Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 05:54:58 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               358         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.083     -836.501                    748                 5675        0.008        0.000                      0                 5675        1.100        0.000                       0                  2393  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.319        0.000                      0                  303        0.198        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  991.245        0.000                      0                  555        0.094        0.000                      0                  555      499.500        0.000                       0                   170  
clk_fpga_0                                -3.083     -836.501                    748                 4673        0.008        0.000                      0                 4673        1.520        0.000                       0                  1950  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.423        0.000                      0                    3        0.094        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               26.400        0.000                      0                  144       30.787        0.000                      0                  144  
clk1Mhz                          clk_fpga_0                             0.407        0.000                      0                  101        0.890        0.000                      0                  101  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.319ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 2.788ns (32.014%)  route 5.921ns (67.986%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.708     1.708    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y24          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     2.164 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.858     3.022    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X2Y23          LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.547 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.547    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.784    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.898    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.126    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.240    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.462 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.592    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.299     5.891 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.990     6.881    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.740     7.745    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.150     7.895 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.640     9.535    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.328     9.863 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.554    10.417    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.492    32.742    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.847    
                         clock uncertainty           -0.089    32.758    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)       -0.023    32.735    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                 22.319    

Slack (MET) :             22.446ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 2.788ns (32.243%)  route 5.859ns (67.757%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 32.787 - 31.250 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.708     1.708    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y24          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     2.164 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.858     3.022    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X2Y23          LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.547 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.547    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.784    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.898    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.126    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.240    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.462 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.592    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.299     5.891 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.990     6.881    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.740     7.745    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.150     7.895 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.808     9.703    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.328    10.031 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.324    10.355    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.537    32.787    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.929    
                         clock uncertainty           -0.089    32.840    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)       -0.040    32.800    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.800    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 22.446    

Slack (MET) :             22.504ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 2.335ns (27.410%)  route 6.184ns (72.590%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.710     1.710    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X0Y29          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     2.228 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.256 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.256    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.806 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.806    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.045 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/O[2]
                         net (fo=1, routed)           1.084     5.129    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[7]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.302     5.431 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_15/O
                         net (fo=1, routed)           0.848     6.280    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_15_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.097     7.501    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X3Y31          LUT4 (Prop_lut4_I0_O)        0.152     7.653 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.686     9.339    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.326     9.665 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.564    10.229    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.492    32.742    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X6Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.847    
                         clock uncertainty           -0.089    32.758    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.026    32.732    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                 22.504    

Slack (MET) :             22.511ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 2.788ns (32.750%)  route 5.725ns (67.250%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.708     1.708    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y24          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     2.164 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.858     3.022    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X2Y23          LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.547 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.547    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.784    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.898    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.126    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.240    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.462 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.592    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.299     5.891 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.990     6.881    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.740     7.745    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.150     7.895 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.403     9.298    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.328     9.626 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.595    10.221    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.492    32.742    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.847    
                         clock uncertainty           -0.089    32.758    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)       -0.026    32.732    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                 22.511    

Slack (MET) :             22.598ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 2.788ns (32.969%)  route 5.668ns (67.031%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 32.787 - 31.250 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.708     1.708    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y24          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     2.164 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.858     3.022    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X2Y23          LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.547 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.547    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.784    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.898    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.126    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.240    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.462 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.592    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.299     5.891 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.990     6.881    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.740     7.745    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.150     7.895 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.407     9.302    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.328     9.630 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.535    10.164    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.537    32.787    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X5Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.929    
                         clock uncertainty           -0.089    32.840    
    SLICE_X5Y22          FDRE (Setup_fdre_C_D)       -0.078    32.762    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.762    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                 22.598    

Slack (MET) :             22.648ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 2.788ns (32.950%)  route 5.673ns (67.050%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 32.787 - 31.250 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.708     1.708    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y24          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     2.164 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.858     3.022    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X2Y23          LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.547 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.547    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.784    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.898    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.126    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.240    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.462 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.592    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.299     5.891 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.990     6.881    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.740     7.745    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.150     7.895 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.300     9.195    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.328     9.523 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.646    10.169    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.537    32.787    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.929    
                         clock uncertainty           -0.089    32.840    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)       -0.023    32.817    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.817    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                 22.648    

Slack (MET) :             22.712ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 2.335ns (28.143%)  route 5.962ns (71.857%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.710     1.710    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X0Y29          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     2.228 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.256 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.256    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.806 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.806    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.045 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/O[2]
                         net (fo=1, routed)           1.084     5.129    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[7]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.302     5.431 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_15/O
                         net (fo=1, routed)           0.848     6.280    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_15_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.097     7.501    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X3Y31          LUT4 (Prop_lut4_I0_O)        0.152     7.653 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.458     9.111    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.326     9.437 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.570    10.007    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.492    32.742    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X6Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.847    
                         clock uncertainty           -0.089    32.758    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.040    32.718    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.718    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 22.712    

Slack (MET) :             22.820ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 2.335ns (28.509%)  route 5.855ns (71.491%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 32.744 - 31.250 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.710     1.710    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X0Y29          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     2.228 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.256 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.256    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.806 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.806    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.045 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/O[2]
                         net (fo=1, routed)           1.084     5.129    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[7]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.302     5.431 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_15/O
                         net (fo=1, routed)           0.848     6.280    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_15_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.097     7.501    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X3Y31          LUT4 (Prop_lut4_I0_O)        0.152     7.653 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.224     8.877    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.326     9.203 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.697     9.900    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.494    32.744    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X6Y28          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.849    
                         clock uncertainty           -0.089    32.760    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)       -0.040    32.720    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.720    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 22.820    

Slack (MET) :             22.844ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 2.788ns (33.499%)  route 5.535ns (66.501%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 32.787 - 31.250 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.708     1.708    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y24          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     2.164 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.858     3.022    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X2Y23          LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.547 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.547    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.784    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.898    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.126    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.240    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.462 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.592    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.299     5.891 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.990     6.881    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.740     7.745    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.150     7.895 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.808     9.703    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.328    10.031 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.000    10.031    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.537    32.787    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.142    32.929    
                         clock uncertainty           -0.089    32.840    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)        0.034    32.874    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.874    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 22.844    

Slack (MET) :             22.846ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 2.105ns (25.997%)  route 5.992ns (74.002%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.710     1.710    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X0Y29          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.518     2.228 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.256 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.256    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.806 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.806    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.045 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/O[2]
                         net (fo=1, routed)           1.084     5.129    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[7]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.302     5.431 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_15/O
                         net (fo=1, routed)           0.848     6.280    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_15_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.097     7.501    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.124     7.625 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.101     8.726    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.957     9.807    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_2_n_0
    SLICE_X7Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.492    32.742    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.847    
                         clock uncertainty           -0.089    32.758    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)       -0.106    32.652    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.652    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                 22.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.586%)  route 0.109ns (36.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 32.090 - 31.250 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 31.825 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.575    31.825    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.146    31.971 r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]/Q
                         net (fo=1, routed)           0.109    32.080    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.045    32.125 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.000    32.125    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.840    32.090    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.262    31.828    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.099    31.927    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                        -31.927    
                         arrival time                          32.125    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.028%)  route 0.141ns (39.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 32.090 - 31.250 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 31.823 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.573    31.823    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.167    31.990 r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[3]/Q
                         net (fo=1, routed)           0.141    32.131    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave[3]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.045    32.176 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.000    32.176    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.840    32.090    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.249    31.841    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.124    31.965    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                        -31.965    
                         arrival time                          32.176    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.577     0.577    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y30          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     0.718 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]/Q
                         net (fo=5, routed)           0.068     0.786    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]
    SLICE_X3Y30          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.913 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.913    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X3Y30          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.843     0.843    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y30          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]/C
                         clock pessimism             -0.266     0.577    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105     0.682    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560     0.560    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[30]/Q
                         net (fo=5, routed)           0.078     0.779    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[30]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.906 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.906    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X25Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.828     0.828    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[31]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.105     0.665    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.268ns (76.974%)  route 0.080ns (23.026%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X15Y38         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]/Q
                         net (fo=5, routed)           0.080     0.782    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[18]
    SLICE_X15Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.909 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.909    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[16]_i_1_n_4
    SLICE_X15Y38         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.829     0.829    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X15Y38         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[19]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.105     0.666    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556     0.556    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X22Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.082     0.779    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[10]
    SLICE_X22Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.906 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.906    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]_i_1_n_4
    SLICE_X22Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823     0.823    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X22Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[11]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.105     0.661    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556     0.556    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X22Y35         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.082     0.779    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[6]
    SLICE_X22Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.906 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.906    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[4]_i_1_n_4
    SLICE_X22Y35         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823     0.823    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X22Y35         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[7]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.105     0.661    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 32.080 - 31.250 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 31.812 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562    31.812    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.146    31.958 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/Q
                         net (fo=1, routed)           0.156    32.114    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[10]
    SLICE_X27Y40         LUT5 (Prop_lut5_I0_O)        0.045    32.159 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1/O
                         net (fo=2, routed)           0.000    32.159    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1_n_0
    SLICE_X27Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830    32.080    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y40         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.265    31.815    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.098    31.913    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]
  -------------------------------------------------------------------
                         required time                        -31.913    
                         arrival time                          32.159    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 32.074 - 31.250 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 31.807 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557    31.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X23Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.146    31.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/Q
                         net (fo=1, routed)           0.156    32.109    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[2]
    SLICE_X23Y37         LUT6 (Prop_lut6_I0_O)        0.045    32.154 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.000    32.154    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1_n_0
    SLICE_X23Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824    32.074    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X23Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.264    31.810    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.098    31.908    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]
  -------------------------------------------------------------------
                         required time                        -31.908    
                         arrival time                          32.154    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 32.073 - 31.250 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 31.806 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556    31.806    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y35         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.146    31.952 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/Q
                         net (fo=1, routed)           0.156    32.108    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[3]
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.045    32.153 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.000    32.153    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1_n_0
    SLICE_X25Y35         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823    32.073    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y35         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.264    31.809    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.098    31.907    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]
  -------------------------------------------------------------------
                         required time                        -31.907    
                         arrival time                          32.153    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X23Y37     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X25Y35     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X23Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X23Y37     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X23Y37     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X23Y37     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y40     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y36     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X23Y37     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X23Y37     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      991.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             991.245ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.125ns  (logic 2.560ns (31.506%)  route 5.566ns (68.495%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 1501.493 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          2.030   509.802    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y15         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.493  1501.493    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y15         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.507    
                         clock uncertainty           -0.035  1501.472    
    SLICE_X26Y15         FDSE (Setup_fdse_C_S)       -0.426  1501.046    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]
  -------------------------------------------------------------------
                         required time                       1501.046    
                         arrival time                        -509.801    
  -------------------------------------------------------------------
                         slack                                991.245    

Slack (MET) :             991.245ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.125ns  (logic 2.560ns (31.506%)  route 5.566ns (68.495%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 1501.493 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          2.030   509.802    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.493  1501.493    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.507    
                         clock uncertainty           -0.035  1501.472    
    SLICE_X26Y15         FDRE (Setup_fdre_C_R)       -0.426  1501.046    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[3]
  -------------------------------------------------------------------
                         required time                       1501.046    
                         arrival time                        -509.801    
  -------------------------------------------------------------------
                         slack                                991.245    

Slack (MET) :             991.245ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.125ns  (logic 2.560ns (31.506%)  route 5.566ns (68.495%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 1501.493 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          2.030   509.802    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.493  1501.493    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.507    
                         clock uncertainty           -0.035  1501.472    
    SLICE_X26Y15         FDRE (Setup_fdre_C_R)       -0.426  1501.046    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[4]
  -------------------------------------------------------------------
                         required time                       1501.046    
                         arrival time                        -509.801    
  -------------------------------------------------------------------
                         slack                                991.245    

Slack (MET) :             991.249ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.121ns  (logic 2.560ns (31.523%)  route 5.561ns (68.479%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 1501.493 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          2.026   509.797    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X27Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.493  1501.493    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.507    
                         clock uncertainty           -0.035  1501.472    
    SLICE_X27Y15         FDRE (Setup_fdre_C_R)       -0.426  1501.046    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]
  -------------------------------------------------------------------
                         required time                       1501.046    
                         arrival time                        -509.797    
  -------------------------------------------------------------------
                         slack                                991.249    

Slack (MET) :             991.392ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.977ns  (logic 2.560ns (32.092%)  route 5.417ns (67.910%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 1501.492 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.882   509.653    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.492  1501.492    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.506    
                         clock uncertainty           -0.035  1501.471    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.426  1501.045    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]
  -------------------------------------------------------------------
                         required time                       1501.045    
                         arrival time                        -509.653    
  -------------------------------------------------------------------
                         slack                                991.392    

Slack (MET) :             991.392ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.977ns  (logic 2.560ns (32.092%)  route 5.417ns (67.910%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 1501.492 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.882   509.653    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.492  1501.492    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.506    
                         clock uncertainty           -0.035  1501.471    
    SLICE_X26Y16         FDSE (Setup_fdse_C_S)       -0.426  1501.045    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]
  -------------------------------------------------------------------
                         required time                       1501.045    
                         arrival time                        -509.653    
  -------------------------------------------------------------------
                         slack                                991.392    

Slack (MET) :             991.392ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.977ns  (logic 2.560ns (32.092%)  route 5.417ns (67.910%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 1501.492 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.882   509.653    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.492  1501.492    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.506    
                         clock uncertainty           -0.035  1501.471    
    SLICE_X26Y16         FDSE (Setup_fdse_C_S)       -0.426  1501.045    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]
  -------------------------------------------------------------------
                         required time                       1501.045    
                         arrival time                        -509.653    
  -------------------------------------------------------------------
                         slack                                991.392    

Slack (MET) :             991.392ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.977ns  (logic 2.560ns (32.092%)  route 5.417ns (67.910%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 1501.492 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.882   509.653    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.492  1501.492    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.506    
                         clock uncertainty           -0.035  1501.471    
    SLICE_X26Y16         FDSE (Setup_fdse_C_S)       -0.426  1501.045    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]
  -------------------------------------------------------------------
                         required time                       1501.045    
                         arrival time                        -509.653    
  -------------------------------------------------------------------
                         slack                                991.392    

Slack (MET) :             991.542ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.826ns  (logic 2.560ns (32.710%)  route 5.266ns (67.292%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 1501.491 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.731   509.503    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y17         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.491  1501.491    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y17         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.505    
                         clock uncertainty           -0.035  1501.470    
    SLICE_X26Y17         FDRE (Setup_fdre_C_R)       -0.426  1501.044    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]
  -------------------------------------------------------------------
                         required time                       1501.044    
                         arrival time                        -509.502    
  -------------------------------------------------------------------
                         slack                                991.542    

Slack (MET) :             991.542ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.826ns  (logic 2.560ns (32.710%)  route 5.266ns (67.292%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 1501.491 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.676   501.676    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=20, routed)          1.041   503.176    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   503.813 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000   503.813    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_21_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   503.930 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   503.930    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.047 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.047    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.164 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.164    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.281 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.281    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.398 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.398    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.515 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000   504.515    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.734 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_13/O[0]
                         net (fo=1, routed)           1.408   506.142    MicroBlaze_i/waveParser_0/inst/wave3Address4[29]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.295   506.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19/O
                         net (fo=1, routed)           0.682   507.119    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_19_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124   507.243 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.405   507.647    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124   507.771 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.731   509.503    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y17         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.491  1501.491    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y17         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.505    
                         clock uncertainty           -0.035  1501.470    
    SLICE_X26Y17         FDSE (Setup_fdse_C_S)       -0.426  1501.044    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]
  -------------------------------------------------------------------
                         required time                       1501.044    
                         arrival time                        -509.502    
  -------------------------------------------------------------------
                         slack                                991.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.330ns  (logic 0.167ns (50.653%)  route 0.163ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 500.557 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.557   500.557    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y20          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.167   500.724 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[5]/Q
                         net (fo=6, routed)           0.163   500.886    MicroBlaze_i/BlockRam_0/inst/wave00Address[5]
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.861   500.861    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.609    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   500.792    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                       -500.792    
                         arrival time                         500.886    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.379ns  (logic 0.146ns (38.473%)  route 0.234ns (61.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.558   500.558    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X9Y19          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.146   500.704 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]/Q
                         net (fo=6, routed)           0.234   500.937    MicroBlaze_i/BlockRam_0/inst/wave1Address[0]
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.867   500.867    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.634    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183   500.817    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1
  -------------------------------------------------------------------
                         required time                       -500.817    
                         arrival time                         500.937    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.367ns  (logic 0.146ns (39.790%)  route 0.221ns (60.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y18         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDSE (Prop_fdse_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/Q
                         net (fo=2, routed)           0.221   500.923    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[8]
    RAMB18_X1Y8          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y8          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.606    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.789    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.789    
                         arrival time                         500.923    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.390ns  (logic 0.167ns (42.845%)  route 0.223ns (57.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X8Y15          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDSE (Prop_fdse_C_Q)         0.167   500.729 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[8]/Q
                         net (fo=6, routed)           0.223   500.951    MicroBlaze_i/BlockRam_0/inst/wave0Address[8]
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.867   500.867    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.634    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.817    MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -500.817    
                         arrival time                         500.951    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.392ns  (logic 0.167ns (42.584%)  route 0.225ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X8Y15          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDSE (Prop_fdse_C_Q)         0.167   500.729 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[7]/Q
                         net (fo=6, routed)           0.225   500.954    MicroBlaze_i/BlockRam_0/inst/wave0Address[7]
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.867   500.867    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.634    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.817    MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -500.817    
                         arrival time                         500.954    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.400ns  (logic 0.146ns (36.494%)  route 0.254ns (63.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.558   500.558    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDSE (Prop_fdse_C_Q)         0.146   500.704 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/Q
                         net (fo=2, routed)           0.254   500.958    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[8]
    RAMB18_X2Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.865   500.865    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.632    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.815    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -500.815    
                         arrival time                         500.958    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave3Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.406ns  (logic 0.146ns (35.917%)  route 0.260ns (64.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 500.557 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.557   500.557    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y12         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave3Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDSE (Prop_fdse_C_Q)         0.146   500.703 r  MicroBlaze_i/waveParser_0/inst/wave3Address_reg[7]/Q
                         net (fo=4, routed)           0.260   500.963    MicroBlaze_i/BlockRam_0/inst/wave3Address[7]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.635    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.818    MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0
  -------------------------------------------------------------------
                         required time                       -500.818    
                         arrival time                         500.963    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.400ns  (logic 0.167ns (41.773%)  route 0.233ns (58.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 500.557 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.557   500.557    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X8Y20          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.167   500.724 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[10]/Q
                         net (fo=6, routed)           0.233   500.956    MicroBlaze_i/BlockRam_0/inst/wave00Address[10]
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.861   500.861    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.628    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   500.811    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                       -500.811    
                         arrival time                         500.956    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.407ns  (logic 0.167ns (41.078%)  route 0.240ns (58.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.561   500.561    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X8Y16          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.167   500.728 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[9]/Q
                         net (fo=6, routed)           0.240   500.967    MicroBlaze_i/BlockRam_0/inst/wave0Address[9]
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.867   500.867    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.634    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.817    MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -500.817    
                         arrival time                         500.967    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.408ns  (logic 0.167ns (40.918%)  route 0.241ns (59.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.561   500.561    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X8Y16          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDSE (Prop_fdse_C_Q)         0.167   500.728 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[0]/Q
                         net (fo=6, routed)           0.241   500.969    MicroBlaze_i/BlockRam_0/inst/wave0Address[0]
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.867   500.867    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.634    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183   500.817    MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -500.817    
                         arrival time                         500.969    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y7   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y8   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y1   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y1   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y1   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y0   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y6   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y14  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y5   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y8   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X17Y33  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          748  Failing Endpoints,  Worst Slack       -3.083ns,  Total Violation     -836.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.959ns  (logic 2.768ns (55.813%)  route 2.191ns (44.187%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.514    10.434    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.083     7.875    
    SLICE_X8Y34          FDRE (Setup_fdre_C_R)       -0.524     7.351    MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 -3.083    

Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.959ns  (logic 2.768ns (55.813%)  route 2.191ns (44.187%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.514    10.434    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[12]/C
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.083     7.875    
    SLICE_X8Y34          FDRE (Setup_fdre_C_R)       -0.524     7.351    MicroBlaze_i/AddressFixer_0/inst/address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 -3.083    

Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.959ns  (logic 2.768ns (55.813%)  route 2.191ns (44.187%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.514    10.434    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[13]/C
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.083     7.875    
    SLICE_X8Y34          FDRE (Setup_fdre_C_R)       -0.524     7.351    MicroBlaze_i/AddressFixer_0/inst/address_reg[13]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 -3.083    

Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.959ns  (logic 2.768ns (55.813%)  route 2.191ns (44.187%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.514    10.434    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/C
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.083     7.875    
    SLICE_X8Y34          FDRE (Setup_fdre_C_R)       -0.524     7.351    MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 -3.083    

Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.959ns  (logic 2.768ns (55.813%)  route 2.191ns (44.187%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.514    10.434    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/C
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.083     7.875    
    SLICE_X8Y34          FDRE (Setup_fdre_C_R)       -0.524     7.351    MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 -3.083    

Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.959ns  (logic 2.768ns (55.813%)  route 2.191ns (44.187%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.514    10.434    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X8Y34          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/C
                         clock pessimism              0.265     7.958    
                         clock uncertainty           -0.083     7.875    
    SLICE_X8Y34          FDRE (Setup_fdre_C_R)       -0.524     7.351    MicroBlaze_i/AddressFixer_0/inst/address_reg[6]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 -3.083    

Slack (VIOLATED) :        -2.860ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.797ns  (logic 2.768ns (57.698%)  route 2.029ns (42.302%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.352    10.272    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
                         clock pessimism              0.231     7.924    
                         clock uncertainty           -0.083     7.841    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     7.412    MicroBlaze_i/AddressFixer_0/inst/address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -2.860    

Slack (VIOLATED) :        -2.860ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.797ns  (logic 2.768ns (57.698%)  route 2.029ns (42.302%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.352    10.272    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.231     7.924    
                         clock uncertainty           -0.083     7.841    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     7.412    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -2.860    

Slack (VIOLATED) :        -2.860ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.797ns  (logic 2.768ns (57.698%)  route 2.029ns (42.302%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.352    10.272    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.231     7.924    
                         clock uncertainty           -0.083     7.841    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     7.412    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -2.860    

Slack (VIOLATED) :        -2.860ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.797ns  (logic 2.768ns (57.698%)  route 2.029ns (42.302%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 5.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.667     5.475    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.459     5.934 r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/Q
                         net (fo=2, routed)           0.531     6.465    MicroBlaze_i/AddressFixer_0/inst/count[4]_repN_alias
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.985 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.985    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.102    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[2]
                         net (fo=3, routed)           0.738     8.079    MicroBlaze_i/AddressFixer_0/inst/address3[13]
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.301     8.380 r  MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.380    MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.912 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.912    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.183 f  MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.408     9.591    MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329     9.920 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.352    10.272    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     7.694    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/C
                         clock pessimism              0.231     7.924    
                         clock uncertainty           -0.083     7.841    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     7.412    MicroBlaze_i/AddressFixer_0/inst/address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -2.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.247ns (62.286%)  route 0.150ns (37.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.567     0.908    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y49          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.148     1.056 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].reg1_reg[9]/Q
                         net (fo=1, routed)           0.150     1.205    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].reg1_reg
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.099     1.304 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.304    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[9]
    SLICE_X6Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[9]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.296    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.552%)  route 0.188ns (53.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.565     0.906    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  <hidden>
                         net (fo=4, routed)           0.188     1.258    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[22]
    SLICE_X8Y49          FDSE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y49          FDSE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[9]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDSE (Hold_fdse_C_D)         0.053     1.229    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.741%)  route 0.190ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.582     0.923    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  <hidden>
                         net (fo=2, routed)           0.190     1.261    <hidden>
    SLICE_X1Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.852     1.222    <hidden>
    SLICE_X1Y48          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.013     1.206    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.505%)  route 0.241ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.565     0.906    <hidden>
    SLICE_X10Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  <hidden>
                         net (fo=4, routed)           0.241     1.310    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_wdata[28]
    SLICE_X13Y47         FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y47         FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y47         FDSE (Hold_fdse_C_D)         0.075     1.251    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.581%)  route 0.272ns (59.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.565     0.906    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.272     1.319    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[10]
    SLICE_X8Y45          LUT5 (Prop_lut5_I0_O)        0.045     1.364 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3[10]_i_1/O
                         net (fo=1, routed)           0.000     1.364    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[10]
    SLICE_X8Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.121     1.296    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.226%)  route 0.244ns (59.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.565     0.906    <hidden>
    SLICE_X10Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  <hidden>
                         net (fo=4, routed)           0.244     1.313    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[28]
    SLICE_X13Y48         FDSE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y48         FDSE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y48         FDSE (Hold_fdse_C_D)         0.066     1.242    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.543%)  route 0.241ns (59.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.565     0.906    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  <hidden>
                         net (fo=4, routed)           0.241     1.310    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X8Y47          FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y47          FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          FDSE (Hold_fdse_C_D)         0.060     1.236    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.261%)  route 0.254ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.565     0.906    <hidden>
    SLICE_X10Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  <hidden>
                         net (fo=4, routed)           0.254     1.323    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_wdata[28]
    SLICE_X11Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.070     1.246    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MicroBlaze_i/CC_0/inst/wave0Address_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/ADDRBWRADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.517%)  route 0.189ns (56.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 3.731 - 2.500 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 3.395 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.554     3.395    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y26          FDRE                                         r  MicroBlaze_i/CC_0/inst/wave0Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.146     3.540 r  MicroBlaze_i/CC_0/inst/wave0Address_reg[8]/Q
                         net (fo=16, routed)          0.189     3.730    MicroBlaze_i/BlockRam_0/inst/wave00AddressB[8]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.861     3.731    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.262     3.469    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     3.652    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.373%)  route 0.232ns (58.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.565     0.906    <hidden>
    SLICE_X10Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  <hidden>
                         net (fo=4, routed)           0.232     1.302    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_wdata[29]
    SLICE_X13Y47         FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y47         FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y47         FDSE (Hold_fdse_C_D)         0.047     1.223    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y7   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y8   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y1   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y1   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y1   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y0   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y6   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y14  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y5   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y8   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y56  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y56  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y54  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y54  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y35   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y35   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y35   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y35   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y34   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y34   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y56  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y56  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y54  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y54  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y35   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y35   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y35   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y35   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y34   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y34   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.423ns  (required time - arrival time)
  Source:                 MicroBlaze_i/testdelaysine_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.759ns  (logic 1.020ns (27.132%)  route 2.740ns (72.872%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 563.992 - 562.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/testdelaysine_0/inst/clk1Mhz
    SLICE_X30Y29         FDRE                                         r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.524   502.185 r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[2]/Q
                         net (fo=1, routed)           0.831   503.016    MicroBlaze_i/Serializer_2/inst/waveIn[2]
    SLICE_X30Y30         LUT6 (Prop_lut6_I1_O)        0.124   503.140 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.750   503.890    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.124   504.014 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.725   504.740    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X27Y33         LUT5 (Prop_lut5_I0_O)        0.124   504.864 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.433   505.296    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I0_O)        0.124   505.420 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.420    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X27Y33         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.492   563.992    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X27Y33         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.992    
                         clock uncertainty           -0.178   563.814    
    SLICE_X27Y33         FDRE (Setup_fdre_C_D)        0.029   563.843    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.843    
                         arrival time                        -505.420    
  -------------------------------------------------------------------
                         slack                                 58.423    

Slack (MET) :             58.915ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.310ns  (logic 0.955ns (28.856%)  route 2.355ns (71.148%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 563.992 - 562.500 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.666   501.666    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X18Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.459   502.125 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/Q
                         net (fo=2, routed)           0.728   502.853    MicroBlaze_i/Serializer_0/inst/waveIn[2]
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.124   502.977 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.655   503.632    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X19Y34         LUT3 (Prop_lut3_I2_O)        0.124   503.756 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.666   504.422    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I0_O)        0.124   504.546 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.306   504.852    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X20Y33         LUT6 (Prop_lut6_I0_O)        0.124   504.976 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   504.976    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.492   563.992    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X20Y33         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   563.992    
                         clock uncertainty           -0.178   563.814    
    SLICE_X20Y33         FDRE (Setup_fdre_C_D)        0.077   563.891    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.891    
                         arrival time                        -504.976    
  -------------------------------------------------------------------
                         slack                                 58.915    

Slack (MET) :             58.958ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.268ns  (logic 0.955ns (29.227%)  route 2.313ns (70.775%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 563.994 - 562.500 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 501.667 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.667   501.667    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X18Y34         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.459   502.126 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/Q
                         net (fo=2, routed)           0.819   502.945    MicroBlaze_i/Serializer_1/inst/waveIn[10]
    SLICE_X18Y34         LUT6 (Prop_lut6_I0_O)        0.124   503.069 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.287   503.357    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X17Y34         LUT3 (Prop_lut3_I2_O)        0.124   503.481 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.526   504.007    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X16Y34         LUT5 (Prop_lut5_I0_O)        0.124   504.131 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.680   504.811    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124   504.935 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   504.935    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X16Y34         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.494   563.994    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X16Y34         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.994    
                         clock uncertainty           -0.178   563.816    
    SLICE_X16Y34         FDRE (Setup_fdre_C_D)        0.077   563.893    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.893    
                         arrival time                        -504.935    
  -------------------------------------------------------------------
                         slack                                 58.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.658ns  (logic 0.281ns (42.682%)  route 0.377ns (57.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 500.823 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.558   500.558    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X18Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.146   500.704 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/Q
                         net (fo=2, routed)           0.151   500.855    MicroBlaze_i/Serializer_0/inst/waveIn[4]
    SLICE_X19Y34         LUT6 (Prop_lut6_I3_O)        0.045   500.900 r  MicroBlaze_i/Serializer_0/inst/MISO_i_12/O
                         net (fo=1, routed)           0.116   501.016    MicroBlaze_i/Serializer_0/inst/MISO_i_12_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I4_O)        0.045   501.061 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.110   501.171    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X20Y33         LUT6 (Prop_lut6_I0_O)        0.045   501.216 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.216    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.823   500.823    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X20Y33         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.823    
                         clock uncertainty            0.178   501.002    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.120   501.122    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.121    
                         arrival time                         501.216    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.705ns  (logic 0.276ns (39.160%)  route 0.429ns (60.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.558   500.558    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X18Y33         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.133   500.691 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/Q
                         net (fo=2, routed)           0.194   500.884    MicroBlaze_i/Serializer_1/inst/waveIn[5]
    SLICE_X17Y34         LUT5 (Prop_lut5_I4_O)        0.098   500.982 r  MicroBlaze_i/Serializer_1/inst/MISO_i_7/O
                         net (fo=1, routed)           0.235   501.217    MicroBlaze_i/Serializer_1/inst/MISO_i_7_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.045   501.262 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.262    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X16Y34         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.825   500.825    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X16Y34         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.178   501.004    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.120   501.124    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.124    
                         arrival time                         501.262    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MicroBlaze_i/testdelaysine_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.720ns  (logic 0.294ns (40.809%)  route 0.426ns (59.193%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 500.824 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.555   500.555    MicroBlaze_i/testdelaysine_0/inst/clk1Mhz
    SLICE_X30Y30         FDRE                                         r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.151   500.706 r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[1]/Q
                         net (fo=1, routed)           0.114   500.819    MicroBlaze_i/Serializer_2/inst/waveIn[1]
    SLICE_X30Y31         LUT5 (Prop_lut5_I2_O)        0.098   500.917 r  MicroBlaze_i/Serializer_2/inst/MISO_i_4/O
                         net (fo=1, routed)           0.313   501.230    MicroBlaze_i/Serializer_2/inst/MISO_i_4_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I2_O)        0.045   501.275 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.275    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X27Y33         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824   500.824    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X27Y33         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.824    
                         clock uncertainty            0.178   501.003    
    SLICE_X27Y33         FDRE (Hold_fdre_C_D)         0.091   501.094    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.094    
                         arrival time                         501.275    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       26.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.400ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.800ns  (logic 0.459ns (12.078%)  route 3.341ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 501.533 - 500.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 470.417 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.667   470.417    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y28          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.459   470.876 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=4, routed)           3.341   474.217    MicroBlaze_i/BlockRam_0/inst/inWave2[9]
    RAMB18_X2Y6          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.533   501.533    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y6          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.533    
                         clock uncertainty           -0.178   501.354    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.617    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                        -474.217    
  -------------------------------------------------------------------
                         slack                                 26.400    

Slack (MET) :             26.437ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.771ns  (logic 0.524ns (13.895%)  route 3.247ns (86.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 470.414 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.664   470.414    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X6Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.524   470.938 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=4, routed)           3.247   474.185    MicroBlaze_i/BlockRam_0/inst/inWave2[0]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.538   501.538    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.622    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -474.185    
  -------------------------------------------------------------------
                         slack                                 26.437    

Slack (MET) :             26.613ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.591ns  (logic 0.459ns (12.782%)  route 3.132ns (87.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 501.533 - 500.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 470.413 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.663   470.413    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y26          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.459   470.872 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=4, routed)           3.132   474.004    MicroBlaze_i/BlockRam_0/inst/inWave2[10]
    RAMB18_X2Y6          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.533   501.533    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y6          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.533    
                         clock uncertainty           -0.178   501.354    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.617    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                        -474.004    
  -------------------------------------------------------------------
                         slack                                 26.613    

Slack (MET) :             26.614ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.592ns  (logic 0.524ns (14.589%)  route 3.068ns (85.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 470.417 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.667   470.417    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X6Y28          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524   470.941 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/Q
                         net (fo=4, routed)           3.068   474.009    MicroBlaze_i/BlockRam_0/inst/inWave2[7]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.538   501.538    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.622    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -474.009    
  -------------------------------------------------------------------
                         slack                                 26.614    

Slack (MET) :             26.658ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.546ns  (logic 0.459ns (12.944%)  route 3.087ns (87.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 501.533 - 500.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 470.413 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.663   470.413    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y26          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.459   470.872 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/Q
                         net (fo=4, routed)           3.087   473.959    MicroBlaze_i/BlockRam_0/inst/inWave2[11]
    RAMB18_X2Y6          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.533   501.533    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y6          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.533    
                         clock uncertainty           -0.178   501.354    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.617    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                        -473.959    
  -------------------------------------------------------------------
                         slack                                 26.658    

Slack (MET) :             26.794ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.410ns  (logic 0.459ns (13.460%)  route 2.951ns (86.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 470.418 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.668   470.418    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y29          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.459   470.877 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=4, routed)           2.951   473.828    MicroBlaze_i/BlockRam_0/inst/inWave2[5]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.538   501.538    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737   500.622    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -473.828    
  -------------------------------------------------------------------
                         slack                                 26.794    

Slack (MET) :             27.000ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.209ns  (logic 0.524ns (16.331%)  route 2.685ns (83.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 470.414 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.664   470.414    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X6Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.524   470.938 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=4, routed)           2.685   473.623    MicroBlaze_i/BlockRam_0/inst/inWave2[2]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.538   501.538    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.622    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -473.623    
  -------------------------------------------------------------------
                         slack                                 27.000    

Slack (MET) :             27.068ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.140ns  (logic 0.524ns (16.690%)  route 2.616ns (83.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 470.414 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.664   470.414    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X6Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.524   470.938 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=4, routed)           2.616   473.554    MicroBlaze_i/BlockRam_0/inst/inWave2[0]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.537   501.537    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.358    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.621    MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0
  -------------------------------------------------------------------
                         required time                        500.621    
                         arrival time                        -473.554    
  -------------------------------------------------------------------
                         slack                                 27.068    

Slack (MET) :             27.113ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.095ns  (logic 0.524ns (16.928%)  route 2.571ns (83.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 470.414 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.664   470.414    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X6Y27          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.524   470.938 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=4, routed)           2.571   473.509    MicroBlaze_i/BlockRam_0/inst/inWave2[3]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.538   501.538    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.622    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -473.509    
  -------------------------------------------------------------------
                         slack                                 27.113    

Slack (MET) :             27.138ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.066ns  (logic 0.459ns (14.968%)  route 2.607ns (85.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 470.418 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.668   470.418    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y29          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.459   470.877 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/Q
                         net (fo=4, routed)           2.607   473.485    MicroBlaze_i/BlockRam_0/inst/inWave2[1]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.538   501.538    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.622    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -473.484    
  -------------------------------------------------------------------
                         slack                                 27.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.787ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.054%)  route 0.178ns (54.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 500.869 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557   531.807    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y29          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=4, routed)           0.178   532.131    MicroBlaze_i/BlockRam_0/inst/inWave2[6]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.869   500.869    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.869    
                         clock uncertainty            0.178   501.048    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.344    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.344    
                         arrival time                         532.131    
  -------------------------------------------------------------------
                         slack                                 30.787    

Slack (MET) :             30.823ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.360ns  (logic 0.146ns (40.542%)  route 0.214ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 500.869 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557   531.807    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y29          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/Q
                         net (fo=4, routed)           0.214   532.167    MicroBlaze_i/BlockRam_0/inst/inWave2[1]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.869   500.869    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.869    
                         clock uncertainty            0.178   501.048    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.344    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.344    
                         arrival time                         532.167    
  -------------------------------------------------------------------
                         slack                                 30.823    

Slack (MET) :             30.836ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.368ns  (logic 0.146ns (39.680%)  route 0.222ns (60.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 531.809 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559   531.809    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.146   531.955 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=4, routed)           0.222   532.176    MicroBlaze_i/BlockRam_0/inst/inWave1[8]
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.866   500.866    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.341    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.177    
  -------------------------------------------------------------------
                         slack                                 30.836    

Slack (MET) :             30.841ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.377ns  (logic 0.146ns (38.771%)  route 0.231ns (61.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.146   531.957 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=4, routed)           0.231   532.187    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X1Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.871   500.871    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.871    
                         clock uncertainty            0.178   501.050    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.346    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                       -501.346    
                         arrival time                         532.187    
  -------------------------------------------------------------------
                         slack                                 30.841    

Slack (MET) :             30.848ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.381ns  (logic 0.146ns (38.361%)  route 0.235ns (61.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 531.809 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559   531.809    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y36         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.146   531.955 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=4, routed)           0.235   532.189    MicroBlaze_i/BlockRam_0/inst/inWave1[5]
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.866   500.866    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.341    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.189    
  -------------------------------------------------------------------
                         slack                                 30.848    

Slack (MET) :             30.849ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.384ns  (logic 0.146ns (37.989%)  route 0.238ns (62.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.146   531.957 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=4, routed)           0.238   532.195    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X1Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.871   500.871    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.871    
                         clock uncertainty            0.178   501.050    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.346    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                       -501.346    
                         arrival time                         532.195    
  -------------------------------------------------------------------
                         slack                                 30.849    

Slack (MET) :             30.854ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.387ns  (logic 0.167ns (43.159%)  route 0.220ns (56.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 531.806 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556   531.806    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.167   531.973 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/Q
                         net (fo=4, routed)           0.220   532.193    MicroBlaze_i/BlockRam_0/inst/inWave3[2]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.864   500.864    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.864    
                         clock uncertainty            0.178   501.043    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.339    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                       -501.339    
                         arrival time                         532.193    
  -------------------------------------------------------------------
                         slack                                 30.854    

Slack (MET) :             30.857ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.395ns  (logic 0.167ns (42.258%)  route 0.228ns (57.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 500.869 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 531.806 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556   531.806    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X6Y28          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.167   531.973 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=4, routed)           0.228   532.201    MicroBlaze_i/BlockRam_0/inst/inWave2[4]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.869   500.869    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.869    
                         clock uncertainty            0.178   501.048    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.344    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.344    
                         arrival time                         532.201    
  -------------------------------------------------------------------
                         slack                                 30.857    

Slack (MET) :             30.857ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.390ns  (logic 0.167ns (42.786%)  route 0.223ns (57.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 531.806 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556   531.806    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.167   531.973 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/Q
                         net (fo=4, routed)           0.223   532.196    MicroBlaze_i/BlockRam_0/inst/inWave3[4]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.864   500.864    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.864    
                         clock uncertainty            0.178   501.043    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.339    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                       -501.339    
                         arrival time                         532.196    
  -------------------------------------------------------------------
                         slack                                 30.857    

Slack (MET) :             30.862ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.373ns  (logic 0.146ns (39.104%)  route 0.227ns (60.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 531.825 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.575   531.825    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X5Y22          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.146   531.971 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=4, routed)           0.227   532.198    MicroBlaze_i/BlockRam_0/inst/inWave3[10]
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.861   500.861    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.861    
                         clock uncertainty            0.178   501.040    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.336    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                       -501.336    
                         arrival time                         532.198    
  -------------------------------------------------------------------
                         slack                                 30.862    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.843ns  (logic 0.583ns (20.508%)  route 2.260ns (79.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 505.195 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.671   504.504    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.503   505.195    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y12          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.195    
                         clock uncertainty           -0.083   505.113    
    SLICE_X9Y12          FDRE (Setup_fdre_C_CE)      -0.202   504.911    MicroBlaze_i/CC_0/inst/xcorr_reg[5]
  -------------------------------------------------------------------
                         required time                        504.911    
                         arrival time                        -504.504    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.843ns  (logic 0.583ns (20.508%)  route 2.260ns (79.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 505.195 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.671   504.504    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.503   505.195    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y12          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.195    
                         clock uncertainty           -0.083   505.113    
    SLICE_X9Y12          FDRE (Setup_fdre_C_CE)      -0.202   504.911    MicroBlaze_i/CC_0/inst/xcorr_reg[6]
  -------------------------------------------------------------------
                         required time                        504.911    
                         arrival time                        -504.504    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.843ns  (logic 0.583ns (20.508%)  route 2.260ns (79.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 505.195 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.671   504.504    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.503   505.195    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y12          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.195    
                         clock uncertainty           -0.083   505.113    
    SLICE_X9Y12          FDRE (Setup_fdre_C_CE)      -0.202   504.911    MicroBlaze_i/CC_0/inst/xcorr_reg[7]
  -------------------------------------------------------------------
                         required time                        504.911    
                         arrival time                        -504.504    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr1_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.765ns  (logic 0.583ns (21.083%)  route 2.182ns (78.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.593   504.426    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X10Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X10Y13         FDRE (Setup_fdre_C_CE)      -0.164   504.948    MicroBlaze_i/CC_0/inst/xcorr1_reg[23]
  -------------------------------------------------------------------
                         required time                        504.948    
                         arrival time                        -504.426    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr1_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.765ns  (logic 0.583ns (21.083%)  route 2.182ns (78.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.593   504.426    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X10Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X10Y13         FDRE (Setup_fdre_C_CE)      -0.164   504.948    MicroBlaze_i/CC_0/inst/xcorr1_reg[4]
  -------------------------------------------------------------------
                         required time                        504.948    
                         arrival time                        -504.426    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.765ns  (logic 0.583ns (21.083%)  route 2.182ns (78.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.593   504.426    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X10Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X10Y13         FDRE (Setup_fdre_C_CE)      -0.164   504.948    MicroBlaze_i/CC_0/inst/xcorr_reg[21]
  -------------------------------------------------------------------
                         required time                        504.948    
                         arrival time                        -504.426    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.765ns  (logic 0.583ns (21.083%)  route 2.182ns (78.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.593   504.426    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X10Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X10Y13         FDRE (Setup_fdre_C_CE)      -0.164   504.948    MicroBlaze_i/CC_0/inst/xcorr_reg[8]
  -------------------------------------------------------------------
                         required time                        504.948    
                         arrival time                        -504.426    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr1_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.717ns  (logic 0.583ns (21.461%)  route 2.134ns (78.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.545   504.378    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X11Y13         FDRE (Setup_fdre_C_CE)      -0.202   504.910    MicroBlaze_i/CC_0/inst/xcorr1_reg[16]
  -------------------------------------------------------------------
                         required time                        504.910    
                         arrival time                        -504.378    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr1_reg[18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.717ns  (logic 0.583ns (21.461%)  route 2.134ns (78.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.545   504.378    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X11Y13         FDRE (Setup_fdre_C_CE)      -0.202   504.910    MicroBlaze_i/CC_0/inst/xcorr1_reg[18]
  -------------------------------------------------------------------
                         required time                        504.910    
                         arrival time                        -504.378    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr1_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.717ns  (logic 0.583ns (21.461%)  route 2.134ns (78.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.661   501.661    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.459   502.120 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.589   502.709    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124   502.833 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.545   504.378    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y13         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X11Y13         FDRE (Setup_fdre_C_CE)      -0.202   504.910    MicroBlaze_i/CC_0/inst/xcorr1_reg[21]
  -------------------------------------------------------------------
                         required time                        504.910    
                         arrival time                        -504.378    
  -------------------------------------------------------------------
                         slack                                  0.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.727ns  (logic 0.100ns (5.792%)  route 1.627ns (94.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 1000.482 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.627  1001.627    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.100  1001.727 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.727    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X26Y49         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.674  1000.482    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X26Y49         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.482    
                         clock uncertainty            0.083  1000.565    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.272  1000.837    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.837    
                         arrival time                        1001.727    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             2.378ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/countMulti_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.483ns  (logic 0.470ns (31.693%)  route 1.013ns (68.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 500.469 - 497.500 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 501.489 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.489   501.489    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.370   501.859 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.566   502.425    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.100   502.525 r  MicroBlaze_i/CC_0/inst/countMulti[0]_i_1/O
                         net (fo=16, routed)          0.447   502.972    MicroBlaze_i/CC_0/inst/countMulti[0]_i_1_n_0
    SLICE_X10Y25         FDRE                                         r  MicroBlaze_i/CC_0/inst/countMulti_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.661   500.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  MicroBlaze_i/CC_0/inst/countMulti_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.469    
                         clock uncertainty            0.083   500.552    
    SLICE_X10Y25         FDRE (Hold_fdre_C_R)         0.042   500.594    MicroBlaze_i/CC_0/inst/countMulti_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.594    
                         arrival time                         502.972    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.485ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[4]_replica_2/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.717ns  (logic 0.191ns (26.644%)  route 0.526ns (73.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 498.689 - 497.500 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.228   500.926    MicroBlaze_i/CC_0/inst/reset
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045   500.971 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=20, routed)          0.298   501.269    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X10Y26         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.819   498.689    MicroBlaze_i/CC_0/inst/clk
    SLICE_X10Y26         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica_2/C  (IS_INVERTED)
                         clock pessimism              0.000   498.689    
                         clock uncertainty            0.083   498.772    
    SLICE_X10Y26         FDSE (Hold_fdse_C_S)         0.013   498.785    MicroBlaze_i/CC_0/inst/count_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                       -498.785    
                         arrival time                         501.269    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.485ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[4]_replica_1/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.696ns  (logic 0.191ns (27.454%)  route 0.505ns (72.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 498.691 - 497.500 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.228   500.926    MicroBlaze_i/CC_0/inst/reset
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045   500.971 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=20, routed)          0.277   501.248    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X13Y27         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica_1/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.821   498.691    MicroBlaze_i/CC_0/inst/clk
    SLICE_X13Y27         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica_1/C  (IS_INVERTED)
                         clock pessimism              0.000   498.691    
                         clock uncertainty            0.083   498.774    
    SLICE_X13Y27         FDSE (Hold_fdse_C_S)        -0.011   498.763    MicroBlaze_i/CC_0/inst/count_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                       -498.763    
                         arrival time                         501.248    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.704ns  (logic 0.191ns (27.144%)  route 0.513ns (72.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 498.694 - 497.500 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.228   500.926    MicroBlaze_i/CC_0/inst/reset
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045   500.971 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=20, routed)          0.285   501.256    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X7Y30          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.824   498.694    MicroBlaze_i/CC_0/inst/clk
    SLICE_X7Y30          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.694    
                         clock uncertainty            0.083   498.777    
    SLICE_X7Y30          FDSE (Hold_fdse_C_S)        -0.011   498.766    MicroBlaze_i/CC_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                       -498.766    
                         arrival time                         501.256    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.704ns  (logic 0.191ns (27.144%)  route 0.513ns (72.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 498.694 - 497.500 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.228   500.926    MicroBlaze_i/CC_0/inst/reset
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045   500.971 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=20, routed)          0.285   501.256    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X7Y30          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.824   498.694    MicroBlaze_i/CC_0/inst/clk
    SLICE_X7Y30          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.694    
                         clock uncertainty            0.083   498.777    
    SLICE_X7Y30          FDSE (Hold_fdse_C_S)        -0.011   498.766    MicroBlaze_i/CC_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                       -498.766    
                         arrival time                         501.256    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.704ns  (logic 0.191ns (27.144%)  route 0.513ns (72.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 498.694 - 497.500 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.228   500.926    MicroBlaze_i/CC_0/inst/reset
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045   500.971 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=20, routed)          0.285   501.256    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.824   498.694    MicroBlaze_i/CC_0/inst/clk
    SLICE_X7Y30          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.694    
                         clock uncertainty            0.083   498.777    
    SLICE_X7Y30          FDRE (Hold_fdre_C_R)        -0.011   498.766    MicroBlaze_i/CC_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                       -498.766    
                         arrival time                         501.256    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.500ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.736ns  (logic 0.191ns (25.959%)  route 0.545ns (74.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 498.692 - 497.500 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.228   500.926    MicroBlaze_i/CC_0/inst/reset
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045   500.971 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=20, routed)          0.317   501.288    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.822   498.692    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y28          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.692    
                         clock uncertainty            0.083   498.775    
    SLICE_X8Y28          FDRE (Hold_fdre_C_R)         0.013   498.788    MicroBlaze_i/CC_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                       -498.788    
                         arrival time                         501.288    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/countMulti_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.743ns  (logic 0.191ns (25.691%)  route 0.552ns (74.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 498.691 - 497.500 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.240   500.938    MicroBlaze_i/CC_0/inst/reset
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.045   500.983 r  MicroBlaze_i/CC_0/inst/countMulti[0]_i_1/O
                         net (fo=16, routed)          0.313   501.296    MicroBlaze_i/CC_0/inst/countMulti[0]_i_1_n_0
    SLICE_X12Y27         FDRE                                         r  MicroBlaze_i/CC_0/inst/countMulti_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.821   498.691    MicroBlaze_i/CC_0/inst/clk
    SLICE_X12Y27         FDRE                                         r  MicroBlaze_i/CC_0/inst/countMulti_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.691    
                         clock uncertainty            0.083   498.774    
    SLICE_X12Y27         FDRE (Hold_fdre_C_R)         0.013   498.787    MicroBlaze_i/CC_0/inst/countMulti_reg[1]
  -------------------------------------------------------------------
                         required time                       -498.787    
                         arrival time                         501.296    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.524ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.736ns  (logic 0.191ns (25.959%)  route 0.545ns (74.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 498.692 - 497.500 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.228   500.926    MicroBlaze_i/CC_0/inst/reset
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045   500.971 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=20, routed)          0.317   501.288    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.822   498.692    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y28          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.692    
                         clock uncertainty            0.083   498.775    
    SLICE_X9Y28          FDSE (Hold_fdse_C_S)        -0.011   498.764    MicroBlaze_i/CC_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                       -498.764    
                         arrival time                         501.288    
  -------------------------------------------------------------------
                         slack                                  2.524    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.356ns  (logic 0.124ns (5.263%)  route 2.232ns (94.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.801     1.801    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.124     1.925 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.431     2.356    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.491     2.683    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.045ns (4.463%)  route 0.963ns (95.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.806     0.806    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.851 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.157     1.008    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.831     1.201    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 0.524ns (13.488%)  route 3.361ns (86.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.668     5.476    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y29          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/Q
                         net (fo=19, routed)          3.361     9.361    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[27]
    SLICE_X16Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.500     2.692    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 0.524ns (13.607%)  route 3.327ns (86.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.668     5.476    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y29          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/Q
                         net (fo=19, routed)          3.327     9.327    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[28]
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     2.693    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 0.524ns (14.093%)  route 3.194ns (85.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.668     5.476    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y29          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/Q
                         net (fo=19, routed)          3.194     9.194    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[18]
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     2.693    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.695ns  (logic 0.524ns (14.182%)  route 3.171ns (85.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.668     5.476    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y29          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/Q
                         net (fo=19, routed)          3.171     9.171    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[19]
    SLICE_X17Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.499     2.691    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X17Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.374ns  (logic 0.524ns (15.531%)  route 2.850ns (84.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.668     5.476    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y29          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/Q
                         net (fo=19, routed)          2.850     8.850    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X17Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.499     2.691    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.225ns  (logic 0.524ns (16.248%)  route 2.701ns (83.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.668     5.476    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y29          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/Q
                         net (fo=19, routed)          2.701     8.701    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X18Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.499     2.691    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X18Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.063ns  (logic 0.524ns (17.108%)  route 2.539ns (82.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.668     5.476    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y29          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/Q
                         net (fo=19, routed)          2.539     8.539    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[20]
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     2.693    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.030ns  (logic 0.524ns (17.296%)  route 2.506ns (82.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.670     5.478    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y31          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.524     6.002 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/Q
                         net (fo=19, routed)          2.506     8.508    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[21]
    SLICE_X8Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.498     2.690    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y51          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.009ns  (logic 0.524ns (17.417%)  route 2.485ns (82.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.670     5.478    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y31          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.524     6.002 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[13]/Q
                         net (fo=19, routed)          2.485     8.487    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[23]
    SLICE_X6Y52          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.497     2.689    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y52          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.005ns  (logic 0.524ns (17.436%)  route 2.481ns (82.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.668     5.476    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X6Y29          FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[13]/Q
                         net (fo=19, routed)          2.481     8.481    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[25]
    SLICE_X19Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.501     2.693    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.359%)  route 0.309ns (59.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.561     0.902    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y54         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.250     1.316    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.361 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.059     1.419    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.830     1.200    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.786%)  route 0.399ns (68.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.563     0.904    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.220     1.264    <hidden>
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  <hidden>
                         net (fo=3, routed)           0.179     1.489    <hidden>
    SLICE_X13Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.833     1.203    <hidden>
    SLICE_X13Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.786%)  route 0.399ns (68.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.563     0.904    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.220     1.264    <hidden>
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  <hidden>
                         net (fo=3, routed)           0.179     1.489    <hidden>
    SLICE_X13Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.833     1.203    <hidden>
    SLICE_X13Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.786%)  route 0.399ns (68.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.563     0.904    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.220     1.264    <hidden>
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  <hidden>
                         net (fo=3, routed)           0.179     1.489    <hidden>
    SLICE_X13Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.833     1.203    <hidden>
    SLICE_X13Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.190ns (28.948%)  route 0.466ns (71.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.563     0.904    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.289     1.334    <hidden>
    SLICE_X8Y58          LUT1 (Prop_lut1_I0_O)        0.049     1.383 f  <hidden>
                         net (fo=3, routed)           0.177     1.560    <hidden>
    SLICE_X8Y58          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.832     1.202    <hidden>
    SLICE_X8Y58          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.190ns (28.948%)  route 0.466ns (71.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.563     0.904    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.289     1.334    <hidden>
    SLICE_X8Y58          LUT1 (Prop_lut1_I0_O)        0.049     1.383 f  <hidden>
                         net (fo=3, routed)           0.177     1.560    <hidden>
    SLICE_X8Y58          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.832     1.202    <hidden>
    SLICE_X8Y58          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.190ns (28.948%)  route 0.466ns (71.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.563     0.904    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.289     1.334    <hidden>
    SLICE_X8Y58          LUT1 (Prop_lut1_I0_O)        0.049     1.383 f  <hidden>
                         net (fo=3, routed)           0.177     1.560    <hidden>
    SLICE_X8Y58          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.832     1.202    <hidden>
    SLICE_X8Y58          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.190ns (28.497%)  route 0.477ns (71.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.563     0.904    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.220     1.264    <hidden>
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.049     1.313 f  <hidden>
                         net (fo=3, routed)           0.257     1.570    <hidden>
    SLICE_X12Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.833     1.203    <hidden>
    SLICE_X12Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.190ns (28.497%)  route 0.477ns (71.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.563     0.904    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.220     1.264    <hidden>
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.049     1.313 f  <hidden>
                         net (fo=3, routed)           0.257     1.570    <hidden>
    SLICE_X12Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.833     1.203    <hidden>
    SLICE_X12Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.190ns (28.497%)  route 0.477ns (71.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.563     0.904    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y58         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.220     1.264    <hidden>
    SLICE_X12Y55         LUT1 (Prop_lut1_I0_O)        0.049     1.313 f  <hidden>
                         net (fo=3, routed)           0.257     1.570    <hidden>
    SLICE_X12Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.833     1.203    <hidden>
    SLICE_X12Y55         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1951, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





