Simulator report for g08_lab5
Tue Nov 28 14:16:52 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 110 nodes    ;
; Simulation Coverage         ;      95.45 % ;
; Total Number of Transitions ; 2762         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                                       ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                             ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                              ;               ;
; Vector input source                                                                        ; C:/Users/Frank/Desktop/My Stuff/School Files/Semester 5/ECSE 323/Labs/Assignments/g08_lab5/g08_stack_decoder.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                               ; On            ;
; Check outputs                                                                              ; Off                                                                                                              ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                              ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      95.45 % ;
; Total nodes checked                                 ; 110          ;
; Total output ports checked                          ; 110          ;
; Total output ports with complete 1/0-value coverage ; 105          ;
; Total output ports with no 1/0-value coverage       ; 4            ;
; Total output ports with no 1-value coverage         ; 4            ;
; Total output ports with no 0-value coverage         ; 5            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |g08_stack_decoder|VALUE~0                                                                                                         ; |g08_stack_decoder|VALUE~0                                                                                                         ; out              ;
; |g08_stack_decoder|VALUE~1                                                                                                         ; |g08_stack_decoder|VALUE~1                                                                                                         ; out              ;
; |g08_stack_decoder|VALUE~2                                                                                                         ; |g08_stack_decoder|VALUE~2                                                                                                         ; out              ;
; |g08_stack_decoder|VALUE~3                                                                                                         ; |g08_stack_decoder|VALUE~3                                                                                                         ; out              ;
; |g08_stack_decoder|VALUE~4                                                                                                         ; |g08_stack_decoder|VALUE~4                                                                                                         ; out              ;
; |g08_stack_decoder|VALUE~5                                                                                                         ; |g08_stack_decoder|VALUE~5                                                                                                         ; out              ;
; |g08_stack_decoder|ENCODED_CARD[0]                                                                                                 ; |g08_stack_decoder|ENCODED_CARD[0]                                                                                                 ; out              ;
; |g08_stack_decoder|ENCODED_CARD[1]                                                                                                 ; |g08_stack_decoder|ENCODED_CARD[1]                                                                                                 ; out              ;
; |g08_stack_decoder|ENCODED_CARD[2]                                                                                                 ; |g08_stack_decoder|ENCODED_CARD[2]                                                                                                 ; out              ;
; |g08_stack_decoder|ENCODED_CARD[3]                                                                                                 ; |g08_stack_decoder|ENCODED_CARD[3]                                                                                                 ; out              ;
; |g08_stack_decoder|ENCODED_CARD[4]                                                                                                 ; |g08_stack_decoder|ENCODED_CARD[4]                                                                                                 ; out              ;
; |g08_stack_decoder|VALUE[0]                                                                                                        ; |g08_stack_decoder|VALUE[0]                                                                                                        ; pin_out          ;
; |g08_stack_decoder|VALUE[1]                                                                                                        ; |g08_stack_decoder|VALUE[1]                                                                                                        ; pin_out          ;
; |g08_stack_decoder|VALUE[2]                                                                                                        ; |g08_stack_decoder|VALUE[2]                                                                                                        ; pin_out          ;
; |g08_stack_decoder|VALUE[3]                                                                                                        ; |g08_stack_decoder|VALUE[3]                                                                                                        ; pin_out          ;
; |g08_stack_decoder|VALUE[4]                                                                                                        ; |g08_stack_decoder|VALUE[4]                                                                                                        ; pin_out          ;
; |g08_stack_decoder|VALUE[5]                                                                                                        ; |g08_stack_decoder|VALUE[5]                                                                                                        ; pin_out          ;
; |g08_stack_decoder|LessThan0~0                                                                                                     ; |g08_stack_decoder|LessThan0~0                                                                                                     ; out0             ;
; |g08_stack_decoder|LessThan0~1                                                                                                     ; |g08_stack_decoder|LessThan0~1                                                                                                     ; out0             ;
; |g08_stack_decoder|LessThan0~2                                                                                                     ; |g08_stack_decoder|LessThan0~2                                                                                                     ; out0             ;
; |g08_stack_decoder|LessThan0~3                                                                                                     ; |g08_stack_decoder|LessThan0~3                                                                                                     ; out0             ;
; |g08_stack_decoder|LessThan0~4                                                                                                     ; |g08_stack_decoder|LessThan0~4                                                                                                     ; out0             ;
; |g08_stack_decoder|LessThan0~5                                                                                                     ; |g08_stack_decoder|LessThan0~5                                                                                                     ; out0             ;
; |g08_stack_decoder|LessThan0~6                                                                                                     ; |g08_stack_decoder|LessThan0~6                                                                                                     ; out0             ;
; |g08_stack_decoder|LessThan0~7                                                                                                     ; |g08_stack_decoder|LessThan0~7                                                                                                     ; out0             ;
; |g08_stack_decoder|Add0~0                                                                                                          ; |g08_stack_decoder|Add0~0                                                                                                          ; out0             ;
; |g08_stack_decoder|Add0~1                                                                                                          ; |g08_stack_decoder|Add0~1                                                                                                          ; out0             ;
; |g08_stack_decoder|Add0~2                                                                                                          ; |g08_stack_decoder|Add0~2                                                                                                          ; out0             ;
; |g08_stack_decoder|Add0~3                                                                                                          ; |g08_stack_decoder|Add0~3                                                                                                          ; out0             ;
; |g08_stack_decoder|Add0~4                                                                                                          ; |g08_stack_decoder|Add0~4                                                                                                          ; out0             ;
; |g08_stack_decoder|Add0~5                                                                                                          ; |g08_stack_decoder|Add0~5                                                                                                          ; out0             ;
; |g08_stack_decoder|Add0~6                                                                                                          ; |g08_stack_decoder|Add0~6                                                                                                          ; out0             ;
; |g08_stack_decoder|Add0~7                                                                                                          ; |g08_stack_decoder|Add0~7                                                                                                          ; out0             ;
; |g08_stack_decoder|Add0~8                                                                                                          ; |g08_stack_decoder|Add0~8                                                                                                          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[34]~1  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[34]~1  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[33]~2  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[33]~2  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~3  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~3  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~4  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~4  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~5  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~5  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[35]~6  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[35]~6  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[34]~7  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[34]~7  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[33]~8  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[33]~8  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~9  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~9  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~10 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~10 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~11 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~11 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[35]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[35]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[34]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[34]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[33]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[33]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]~13 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]~13 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[27]~14 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[27]~14 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~15 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~15 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~16 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~16 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[24]~17 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[24]~17 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[27]~20 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[27]~20 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~21 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~21 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~22 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~22 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[24]~23 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[24]~23 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[27]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[27]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[24]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[24]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]~26 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]~26 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~27 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~27 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[19]~28 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[19]~28 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~29 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~29 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~33 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~33 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[19]~34 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[19]~34 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~35 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~35 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[19]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[19]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]    ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]    ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~0          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~0          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~1          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~1          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~2          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~2          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~3          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~3          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~4          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~4          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~5          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~5          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~6          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_2~6          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~0          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~0          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~1          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~1          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~2          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~2          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~3          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~3          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~4          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~4          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~5          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~5          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~6          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~6          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~7          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~7          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~8          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~8          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~0          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~0          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~1          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~1          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~2          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~2          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~3          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~3          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~4          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~4          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~5          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~5          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~6          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~6          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~7          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~7          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~8          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~8          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~9          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~9          ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~10         ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~10         ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~11         ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~11         ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~12         ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_4~12         ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[35]~0  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[35]~0  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]~19 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]~19 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]~32 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]~32 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~9          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~9          ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |g08_stack_decoder|ENCODED_CARD[5]                                                                                                 ; |g08_stack_decoder|ENCODED_CARD[5]                                                                                                 ; out              ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[35]~0  ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[35]~0  ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]~19 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]~19 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]~32 ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]~32 ; out0             ;
; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~9          ; |g08_stack_decoder|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|op_3~9          ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Nov 28 14:16:51 2017
Info: Command: quartus_sim --simulation_results_format=VWF g08_lab5 -c g08_lab5
Info (324025): Using vector source file "C:/Users/Frank/Desktop/My Stuff/School Files/Semester 5/ECSE 323/Labs/Assignments/g08_lab5/g08_stack_decoder.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      95.45 %
Info (328052): Number of transitions in simulation is 2762
Info (324045): Vector file g08_lab5.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 375 megabytes
    Info: Processing ended: Tue Nov 28 14:16:52 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


