// Seed: 2828823212
module module_0;
  id_1 :
  assert property (@(posedge id_1) id_1(-1) ? -1'b0 : id_1)
  else $signed(79);
  ;
endmodule
module module_0 #(
    parameter id_3 = 32'd41
) (
    id_1,
    id_2,
    module_1,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  output reg id_1;
  always @(id_5) begin : LABEL_0
    id_1 <= id_5[-1];
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_6;
  wire [-1 : id_3] id_7;
endmodule
