

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Wed Mar 27 16:45:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_0_addr_1 = getelementptr i8 %weights_0, i64 0, i64 1" [conv2D0.cpp:29]   --->   Operation 8 'getelementptr' 'weights_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.32ns)   --->   "%weights_0_load_1 = load i1 %weights_0_addr_1" [conv2D0.cpp:29]   --->   Operation 9 'load' 'weights_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%img_in_10_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_10" [conv2D0.cpp:25]   --->   Operation 10 'read' 'img_in_10_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%img_in_11_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_11" [conv2D0.cpp:25]   --->   Operation 11 'read' 'img_in_11_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%img_in_14_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_14" [conv2D0.cpp:25]   --->   Operation 12 'read' 'img_in_14_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%img_in_15_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_15" [conv2D0.cpp:25]   --->   Operation 13 'read' 'img_in_15_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%weights_5_addr = getelementptr i8 %weights_5, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 14 'getelementptr' 'weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%weights_5_load = load i1 %weights_5_addr" [conv2D0.cpp:29]   --->   Operation 15 'load' 'weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%weights_6_addr = getelementptr i8 %weights_6, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 16 'getelementptr' 'weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%weights_6_load = load i1 %weights_6_addr" [conv2D0.cpp:29]   --->   Operation 17 'load' 'weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%weights_7_addr = getelementptr i8 %weights_7, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 18 'getelementptr' 'weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%weights_7_load = load i1 %weights_7_addr" [conv2D0.cpp:29]   --->   Operation 19 'load' 'weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%weights_0_load_1 = load i1 %weights_0_addr_1" [conv2D0.cpp:29]   --->   Operation 20 'load' 'weights_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 21 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln42_7 = mul i8 %weights_0_load_1, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 21 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_12)   --->   "%mul_ln42_16 = mul i8 %weights_0_load_1, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 22 'mul' 'mul_ln42_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_20)   --->   "%mul_ln42_25 = mul i8 %weights_0_load_1, i8 %img_in_14_read" [conv2D0.cpp:42]   --->   Operation 23 'mul' 'mul_ln42_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_28)   --->   "%mul_ln42_34 = mul i8 %weights_0_load_1, i8 %img_in_15_read" [conv2D0.cpp:42]   --->   Operation 24 'mul' 'mul_ln42_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%img_in_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_6" [conv2D0.cpp:25]   --->   Operation 25 'read' 'img_in_6_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%img_in_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_7" [conv2D0.cpp:25]   --->   Operation 26 'read' 'img_in_7_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%img_in_8_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_8" [conv2D0.cpp:25]   --->   Operation 27 'read' 'img_in_8_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%img_in_9_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_9" [conv2D0.cpp:25]   --->   Operation 28 'read' 'img_in_9_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%img_in_12_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_12" [conv2D0.cpp:25]   --->   Operation 29 'read' 'img_in_12_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%img_in_13_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_13" [conv2D0.cpp:25]   --->   Operation 30 'read' 'img_in_13_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i8 %weights_0, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 31 'getelementptr' 'weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%weights_0_load = load i1 %weights_0_addr" [conv2D0.cpp:29]   --->   Operation 32 'load' 'weights_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%weights_3_addr = getelementptr i8 %weights_3, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 33 'getelementptr' 'weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.32ns)   --->   "%weights_3_load = load i1 %weights_3_addr" [conv2D0.cpp:29]   --->   Operation 34 'load' 'weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%weights_4_addr = getelementptr i8 %weights_4, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 35 'getelementptr' 'weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%weights_4_load = load i1 %weights_4_addr" [conv2D0.cpp:29]   --->   Operation 36 'load' 'weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%weights_5_load = load i1 %weights_5_addr" [conv2D0.cpp:29]   --->   Operation 37 'load' 'weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%weights_6_load = load i1 %weights_6_addr" [conv2D0.cpp:29]   --->   Operation 38 'load' 'weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%weights_7_load = load i1 %weights_7_addr" [conv2D0.cpp:29]   --->   Operation 39 'load' 'weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 40 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln42_4 = mul i8 %weights_5_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 40 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_5)   --->   "%mul_ln42_5 = mul i8 %weights_6_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 41 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln42_7 = mul i8 %weights_0_load_1, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 42 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln42_13 = mul i8 %weights_5_load, i8 %img_in_7_read" [conv2D0.cpp:42]   --->   Operation 43 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_13)   --->   "%mul_ln42_14 = mul i8 %weights_6_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 44 'mul' 'mul_ln42_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_12)   --->   "%mul_ln42_16 = mul i8 %weights_0_load_1, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 45 'mul' 'mul_ln42_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln42_22 = mul i8 %weights_5_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 46 'mul' 'mul_ln42_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_21)   --->   "%mul_ln42_23 = mul i8 %weights_6_load, i8 %img_in_12_read" [conv2D0.cpp:42]   --->   Operation 47 'mul' 'mul_ln42_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_20)   --->   "%mul_ln42_25 = mul i8 %weights_0_load_1, i8 %img_in_14_read" [conv2D0.cpp:42]   --->   Operation 48 'mul' 'mul_ln42_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln42_31 = mul i8 %weights_5_load, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 49 'mul' 'mul_ln42_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_29)   --->   "%mul_ln42_32 = mul i8 %weights_6_load, i8 %img_in_13_read" [conv2D0.cpp:42]   --->   Operation 50 'mul' 'mul_ln42_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_28)   --->   "%mul_ln42_34 = mul i8 %weights_0_load_1, i8 %img_in_15_read" [conv2D0.cpp:42]   --->   Operation 51 'mul' 'mul_ln42_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%img_in_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_0" [conv2D0.cpp:25]   --->   Operation 52 'read' 'img_in_0_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%img_in_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_1" [conv2D0.cpp:25]   --->   Operation 53 'read' 'img_in_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%img_in_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_4" [conv2D0.cpp:25]   --->   Operation 54 'read' 'img_in_4_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%img_in_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_5" [conv2D0.cpp:25]   --->   Operation 55 'read' 'img_in_5_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%weights_0_load = load i1 %weights_0_addr" [conv2D0.cpp:29]   --->   Operation 56 'load' 'weights_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr i8 %weights_1, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 57 'getelementptr' 'weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%weights_1_load = load i1 %weights_1_addr" [conv2D0.cpp:29]   --->   Operation 58 'load' 'weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr i8 %weights_2, i64 0, i64 0" [conv2D0.cpp:29]   --->   Operation 59 'getelementptr' 'weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.32ns)   --->   "%weights_2_load = load i1 %weights_2_addr" [conv2D0.cpp:29]   --->   Operation 60 'load' 'weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 61 [1/2] (2.32ns)   --->   "%weights_3_load = load i1 %weights_3_addr" [conv2D0.cpp:29]   --->   Operation 61 'load' 'weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 62 [1/2] (2.32ns)   --->   "%weights_4_load = load i1 %weights_4_addr" [conv2D0.cpp:29]   --->   Operation 62 'load' 'weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln42)   --->   "%acc = mul i8 %weights_0_load, i8 %img_in_0_read" [conv2D0.cpp:42]   --->   Operation 63 'mul' 'acc' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln42_2 = mul i8 %weights_3_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 64 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln42_4 = mul i8 %weights_5_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 65 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_5)   --->   "%mul_ln42_5 = mul i8 %weights_6_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 66 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (4.17ns)   --->   "%mul_ln42_6 = mul i8 %weights_7_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 67 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln42_7 = mul i8 %weights_0_load_1, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 68 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_4 = add i8 %mul_ln42_6, i8 %mul_ln42_7" [conv2D0.cpp:42]   --->   Operation 69 'add' 'add_ln42_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_8)   --->   "%acc_2 = mul i8 %weights_0_load, i8 %img_in_1_read" [conv2D0.cpp:42]   --->   Operation 70 'mul' 'acc_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_9)   --->   "%mul_ln42_11 = mul i8 %weights_3_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 71 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln42_13 = mul i8 %weights_5_load, i8 %img_in_7_read" [conv2D0.cpp:42]   --->   Operation 72 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_13)   --->   "%mul_ln42_14 = mul i8 %weights_6_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 73 'mul' 'mul_ln42_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (4.17ns)   --->   "%mul_ln42_15 = mul i8 %weights_7_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 74 'mul' 'mul_ln42_15' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_12)   --->   "%mul_ln42_16 = mul i8 %weights_0_load_1, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 75 'mul' 'mul_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_12 = add i8 %mul_ln42_15, i8 %mul_ln42_16" [conv2D0.cpp:42]   --->   Operation 76 'add' 'add_ln42_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_16)   --->   "%acc_4 = mul i8 %weights_0_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 77 'mul' 'acc_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_17)   --->   "%mul_ln42_20 = mul i8 %weights_3_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 78 'mul' 'mul_ln42_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln42_22 = mul i8 %weights_5_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 79 'mul' 'mul_ln42_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_21)   --->   "%mul_ln42_23 = mul i8 %weights_6_load, i8 %img_in_12_read" [conv2D0.cpp:42]   --->   Operation 80 'mul' 'mul_ln42_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (4.17ns)   --->   "%mul_ln42_24 = mul i8 %weights_7_load, i8 %img_in_13_read" [conv2D0.cpp:42]   --->   Operation 81 'mul' 'mul_ln42_24' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_20)   --->   "%mul_ln42_25 = mul i8 %weights_0_load_1, i8 %img_in_14_read" [conv2D0.cpp:42]   --->   Operation 82 'mul' 'mul_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_20 = add i8 %mul_ln42_24, i8 %mul_ln42_25" [conv2D0.cpp:42]   --->   Operation 83 'add' 'add_ln42_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_24)   --->   "%acc_6 = mul i8 %weights_0_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 84 'mul' 'acc_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln42_29 = mul i8 %weights_3_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 85 'mul' 'mul_ln42_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln42_31 = mul i8 %weights_5_load, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 86 'mul' 'mul_ln42_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_29)   --->   "%mul_ln42_32 = mul i8 %weights_6_load, i8 %img_in_13_read" [conv2D0.cpp:42]   --->   Operation 87 'mul' 'mul_ln42_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (4.17ns)   --->   "%mul_ln42_33 = mul i8 %weights_7_load, i8 %img_in_14_read" [conv2D0.cpp:42]   --->   Operation 88 'mul' 'mul_ln42_33' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_28)   --->   "%mul_ln42_34 = mul i8 %weights_0_load_1, i8 %img_in_15_read" [conv2D0.cpp:42]   --->   Operation 89 'mul' 'mul_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_28 = add i8 %mul_ln42_33, i8 %mul_ln42_34" [conv2D0.cpp:42]   --->   Operation 90 'add' 'add_ln42_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 91 [1/2] (2.32ns)   --->   "%weights_1_load = load i1 %weights_1_addr" [conv2D0.cpp:29]   --->   Operation 91 'load' 'weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_5 : Operation 92 [1/2] (2.32ns)   --->   "%weights_2_load = load i1 %weights_2_addr" [conv2D0.cpp:29]   --->   Operation 92 'load' 'weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_5 : Operation 93 [2/3] (1.05ns) (grouped into DSP with root node add_ln42)   --->   "%acc = mul i8 %weights_0_load, i8 %img_in_0_read" [conv2D0.cpp:42]   --->   Operation 93 'mul' 'acc' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln42_2 = mul i8 %weights_3_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 94 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (4.17ns)   --->   "%mul_ln42_3 = mul i8 %weights_4_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 95 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln42_4 = mul i8 %weights_5_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 96 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_5)   --->   "%mul_ln42_5 = mul i8 %weights_6_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 97 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_3 = add i8 %mul_ln42_3, i8 %mul_ln42_4" [conv2D0.cpp:42]   --->   Operation 98 'add' 'add_ln42_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_4 = add i8 %mul_ln42_6, i8 %mul_ln42_7" [conv2D0.cpp:42]   --->   Operation 99 'add' 'add_ln42_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_5 = add i8 %add_ln42_4, i8 %mul_ln42_5" [conv2D0.cpp:42]   --->   Operation 100 'add' 'add_ln42_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_8)   --->   "%acc_2 = mul i8 %weights_0_load, i8 %img_in_1_read" [conv2D0.cpp:42]   --->   Operation 101 'mul' 'acc_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_9)   --->   "%mul_ln42_11 = mul i8 %weights_3_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 102 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (4.17ns)   --->   "%mul_ln42_12 = mul i8 %weights_4_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 103 'mul' 'mul_ln42_12' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln42_13 = mul i8 %weights_5_load, i8 %img_in_7_read" [conv2D0.cpp:42]   --->   Operation 104 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_13)   --->   "%mul_ln42_14 = mul i8 %weights_6_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 105 'mul' 'mul_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_11 = add i8 %mul_ln42_12, i8 %mul_ln42_13" [conv2D0.cpp:42]   --->   Operation 106 'add' 'add_ln42_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_12 = add i8 %mul_ln42_15, i8 %mul_ln42_16" [conv2D0.cpp:42]   --->   Operation 107 'add' 'add_ln42_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_13 = add i8 %add_ln42_12, i8 %mul_ln42_14" [conv2D0.cpp:42]   --->   Operation 108 'add' 'add_ln42_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_16)   --->   "%acc_4 = mul i8 %weights_0_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 109 'mul' 'acc_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_17)   --->   "%mul_ln42_20 = mul i8 %weights_3_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 110 'mul' 'mul_ln42_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (4.17ns)   --->   "%mul_ln42_21 = mul i8 %weights_4_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 111 'mul' 'mul_ln42_21' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln42_22 = mul i8 %weights_5_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 112 'mul' 'mul_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_21)   --->   "%mul_ln42_23 = mul i8 %weights_6_load, i8 %img_in_12_read" [conv2D0.cpp:42]   --->   Operation 113 'mul' 'mul_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_19 = add i8 %mul_ln42_21, i8 %mul_ln42_22" [conv2D0.cpp:42]   --->   Operation 114 'add' 'add_ln42_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_20 = add i8 %mul_ln42_24, i8 %mul_ln42_25" [conv2D0.cpp:42]   --->   Operation 115 'add' 'add_ln42_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_21 = add i8 %add_ln42_20, i8 %mul_ln42_23" [conv2D0.cpp:42]   --->   Operation 116 'add' 'add_ln42_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_24)   --->   "%acc_6 = mul i8 %weights_0_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 117 'mul' 'acc_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln42_29 = mul i8 %weights_3_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 118 'mul' 'mul_ln42_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (4.17ns)   --->   "%mul_ln42_30 = mul i8 %weights_4_load, i8 %img_in_10_read" [conv2D0.cpp:42]   --->   Operation 119 'mul' 'mul_ln42_30' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln42_31 = mul i8 %weights_5_load, i8 %img_in_11_read" [conv2D0.cpp:42]   --->   Operation 120 'mul' 'mul_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_29)   --->   "%mul_ln42_32 = mul i8 %weights_6_load, i8 %img_in_13_read" [conv2D0.cpp:42]   --->   Operation 121 'mul' 'mul_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_27 = add i8 %mul_ln42_30, i8 %mul_ln42_31" [conv2D0.cpp:42]   --->   Operation 122 'add' 'add_ln42_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_28 = add i8 %mul_ln42_33, i8 %mul_ln42_34" [conv2D0.cpp:42]   --->   Operation 123 'add' 'add_ln42_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_29 = add i8 %add_ln42_28, i8 %mul_ln42_32" [conv2D0.cpp:42]   --->   Operation 124 'add' 'add_ln42_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.27>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%img_in_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_2" [conv2D0.cpp:25]   --->   Operation 125 'read' 'img_in_2_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%img_in_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %img_in_3" [conv2D0.cpp:25]   --->   Operation 126 'read' 'img_in_3_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln42)   --->   "%acc = mul i8 %weights_0_load, i8 %img_in_0_read" [conv2D0.cpp:42]   --->   Operation 127 'mul' 'acc' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (4.17ns)   --->   "%mul_ln42 = mul i8 %weights_1_load, i8 %img_in_1_read" [conv2D0.cpp:42]   --->   Operation 128 'mul' 'mul_ln42' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (4.17ns)   --->   "%mul_ln42_1 = mul i8 %weights_2_load, i8 %img_in_2_read" [conv2D0.cpp:42]   --->   Operation 129 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln42_2 = mul i8 %weights_3_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 130 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42 = add i8 %mul_ln42, i8 %acc" [conv2D0.cpp:42]   --->   Operation 131 'add' 'add_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_1 = add i8 %mul_ln42_1, i8 %mul_ln42_2" [conv2D0.cpp:42]   --->   Operation 132 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_3 = add i8 %mul_ln42_3, i8 %mul_ln42_4" [conv2D0.cpp:42]   --->   Operation 133 'add' 'add_ln42_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_5 = add i8 %add_ln42_4, i8 %mul_ln42_5" [conv2D0.cpp:42]   --->   Operation 134 'add' 'add_ln42_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/1] (1.91ns)   --->   "%add_ln42_6 = add i8 %add_ln42_5, i8 %add_ln42_3" [conv2D0.cpp:42]   --->   Operation 135 'add' 'add_ln42_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_8)   --->   "%acc_2 = mul i8 %weights_0_load, i8 %img_in_1_read" [conv2D0.cpp:42]   --->   Operation 136 'mul' 'acc_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/1] (4.17ns)   --->   "%mul_ln42_9 = mul i8 %weights_1_load, i8 %img_in_2_read" [conv2D0.cpp:42]   --->   Operation 137 'mul' 'mul_ln42_9' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (4.17ns)   --->   "%mul_ln42_10 = mul i8 %weights_2_load, i8 %img_in_3_read" [conv2D0.cpp:42]   --->   Operation 138 'mul' 'mul_ln42_10' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_9)   --->   "%mul_ln42_11 = mul i8 %weights_3_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 139 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_8 = add i8 %mul_ln42_9, i8 %acc_2" [conv2D0.cpp:42]   --->   Operation 140 'add' 'add_ln42_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_9 = add i8 %mul_ln42_10, i8 %mul_ln42_11" [conv2D0.cpp:42]   --->   Operation 141 'add' 'add_ln42_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_11 = add i8 %mul_ln42_12, i8 %mul_ln42_13" [conv2D0.cpp:42]   --->   Operation 142 'add' 'add_ln42_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_13 = add i8 %add_ln42_12, i8 %mul_ln42_14" [conv2D0.cpp:42]   --->   Operation 143 'add' 'add_ln42_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [1/1] (1.91ns)   --->   "%add_ln42_14 = add i8 %add_ln42_13, i8 %add_ln42_11" [conv2D0.cpp:42]   --->   Operation 144 'add' 'add_ln42_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_16)   --->   "%acc_4 = mul i8 %weights_0_load, i8 %img_in_4_read" [conv2D0.cpp:42]   --->   Operation 145 'mul' 'acc_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (4.17ns)   --->   "%mul_ln42_18 = mul i8 %weights_1_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 146 'mul' 'mul_ln42_18' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (4.17ns)   --->   "%mul_ln42_19 = mul i8 %weights_2_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 147 'mul' 'mul_ln42_19' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_17)   --->   "%mul_ln42_20 = mul i8 %weights_3_load, i8 %img_in_8_read" [conv2D0.cpp:42]   --->   Operation 148 'mul' 'mul_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_16 = add i8 %mul_ln42_18, i8 %acc_4" [conv2D0.cpp:42]   --->   Operation 149 'add' 'add_ln42_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_17 = add i8 %mul_ln42_19, i8 %mul_ln42_20" [conv2D0.cpp:42]   --->   Operation 150 'add' 'add_ln42_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_19 = add i8 %mul_ln42_21, i8 %mul_ln42_22" [conv2D0.cpp:42]   --->   Operation 151 'add' 'add_ln42_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_21 = add i8 %add_ln42_20, i8 %mul_ln42_23" [conv2D0.cpp:42]   --->   Operation 152 'add' 'add_ln42_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [1/1] (1.91ns)   --->   "%add_ln42_22 = add i8 %add_ln42_21, i8 %add_ln42_19" [conv2D0.cpp:42]   --->   Operation 153 'add' 'add_ln42_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_24)   --->   "%acc_6 = mul i8 %weights_0_load, i8 %img_in_5_read" [conv2D0.cpp:42]   --->   Operation 154 'mul' 'acc_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (4.17ns)   --->   "%mul_ln42_27 = mul i8 %weights_1_load, i8 %img_in_6_read" [conv2D0.cpp:42]   --->   Operation 155 'mul' 'mul_ln42_27' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (4.17ns)   --->   "%mul_ln42_28 = mul i8 %weights_2_load, i8 %img_in_7_read" [conv2D0.cpp:42]   --->   Operation 156 'mul' 'mul_ln42_28' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln42_29 = mul i8 %weights_3_load, i8 %img_in_9_read" [conv2D0.cpp:42]   --->   Operation 157 'mul' 'mul_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_24 = add i8 %mul_ln42_27, i8 %acc_6" [conv2D0.cpp:42]   --->   Operation 158 'add' 'add_ln42_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_25 = add i8 %mul_ln42_28, i8 %mul_ln42_29" [conv2D0.cpp:42]   --->   Operation 159 'add' 'add_ln42_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_27 = add i8 %mul_ln42_30, i8 %mul_ln42_31" [conv2D0.cpp:42]   --->   Operation 160 'add' 'add_ln42_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_29 = add i8 %add_ln42_28, i8 %mul_ln42_32" [conv2D0.cpp:42]   --->   Operation 161 'add' 'add_ln42_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/1] (1.91ns)   --->   "%add_ln42_30 = add i8 %add_ln42_29, i8 %add_ln42_27" [conv2D0.cpp:42]   --->   Operation 162 'add' 'add_ln42_30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.76>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [conv2D0.cpp:21]   --->   Operation 163 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [conv2D0.cpp:7]   --->   Operation 164 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_0"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_1"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_2"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_3"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_4"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_5"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_6"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_7"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_8"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_9"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_10"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_11"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_12"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_13"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_14"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_15"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_0"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_1"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_2"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_3"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_0"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_1"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_2"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_3"   --->   Operation 212 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_4"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_5"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_6"   --->   Operation 218 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_7"   --->   Operation 220 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42 = add i8 %mul_ln42, i8 %acc" [conv2D0.cpp:42]   --->   Operation 221 'add' 'add_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_1 = add i8 %mul_ln42_1, i8 %mul_ln42_2" [conv2D0.cpp:42]   --->   Operation 222 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_2 = add i8 %add_ln42_1, i8 %add_ln42" [conv2D0.cpp:42]   --->   Operation 223 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_1 = add i8 %add_ln42_6, i8 %add_ln42_2" [conv2D0.cpp:42]   --->   Operation 224 'add' 'acc_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 225 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_8 = add i8 %mul_ln42_9, i8 %acc_2" [conv2D0.cpp:42]   --->   Operation 225 'add' 'add_ln42_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 226 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_9 = add i8 %mul_ln42_10, i8 %mul_ln42_11" [conv2D0.cpp:42]   --->   Operation 226 'add' 'add_ln42_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_10 = add i8 %add_ln42_9, i8 %add_ln42_8" [conv2D0.cpp:42]   --->   Operation 227 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 228 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_3 = add i8 %add_ln42_14, i8 %add_ln42_10" [conv2D0.cpp:42]   --->   Operation 228 'add' 'acc_3' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_16 = add i8 %mul_ln42_18, i8 %acc_4" [conv2D0.cpp:42]   --->   Operation 229 'add' 'add_ln42_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_17 = add i8 %mul_ln42_19, i8 %mul_ln42_20" [conv2D0.cpp:42]   --->   Operation 230 'add' 'add_ln42_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_18 = add i8 %add_ln42_17, i8 %add_ln42_16" [conv2D0.cpp:42]   --->   Operation 231 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_5 = add i8 %add_ln42_22, i8 %add_ln42_18" [conv2D0.cpp:42]   --->   Operation 232 'add' 'acc_5' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_24 = add i8 %mul_ln42_27, i8 %acc_6" [conv2D0.cpp:42]   --->   Operation 233 'add' 'add_ln42_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_25 = add i8 %mul_ln42_28, i8 %mul_ln42_29" [conv2D0.cpp:42]   --->   Operation 234 'add' 'add_ln42_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_26 = add i8 %add_ln42_25, i8 %add_ln42_24" [conv2D0.cpp:42]   --->   Operation 235 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_7 = add i8 %add_ln42_30, i8 %add_ln42_26" [conv2D0.cpp:42]   --->   Operation 236 'add' 'acc_7' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_0, i8 %acc_1" [conv2D0.cpp:51]   --->   Operation 237 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_1, i8 %acc_3" [conv2D0.cpp:51]   --->   Operation 238 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_2, i8 %acc_5" [conv2D0.cpp:51]   --->   Operation 239 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_3, i8 %acc_7" [conv2D0.cpp:51]   --->   Operation 240 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [conv2D0.cpp:52]   --->   Operation 241 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_0_addr_1  (getelementptr) [ 00100000]
img_in_10_read    (read         ) [ 00011100]
img_in_11_read    (read         ) [ 00011100]
img_in_14_read    (read         ) [ 00011000]
img_in_15_read    (read         ) [ 00011000]
weights_5_addr    (getelementptr) [ 00010000]
weights_6_addr    (getelementptr) [ 00010000]
weights_7_addr    (getelementptr) [ 00010000]
weights_0_load_1  (load         ) [ 00011000]
img_in_6_read     (read         ) [ 00001110]
img_in_7_read     (read         ) [ 00001110]
img_in_8_read     (read         ) [ 00001110]
img_in_9_read     (read         ) [ 00001110]
img_in_12_read    (read         ) [ 00001100]
img_in_13_read    (read         ) [ 00001100]
weights_0_addr    (getelementptr) [ 00001000]
weights_3_addr    (getelementptr) [ 00001000]
weights_4_addr    (getelementptr) [ 00001000]
weights_5_load    (load         ) [ 00001100]
weights_6_load    (load         ) [ 00001100]
weights_7_load    (load         ) [ 00001000]
img_in_0_read     (read         ) [ 00000110]
img_in_1_read     (read         ) [ 00000110]
img_in_4_read     (read         ) [ 00000110]
img_in_5_read     (read         ) [ 00000110]
weights_0_load    (load         ) [ 00000110]
weights_1_addr    (getelementptr) [ 00000100]
weights_2_addr    (getelementptr) [ 00000100]
weights_3_load    (load         ) [ 00000110]
weights_4_load    (load         ) [ 00000100]
mul_ln42_6        (mul          ) [ 00000100]
mul_ln42_7        (mul          ) [ 00000100]
mul_ln42_15       (mul          ) [ 00000100]
mul_ln42_16       (mul          ) [ 00000100]
mul_ln42_24       (mul          ) [ 00000100]
mul_ln42_25       (mul          ) [ 00000100]
mul_ln42_33       (mul          ) [ 00000100]
mul_ln42_34       (mul          ) [ 00000100]
weights_1_load    (load         ) [ 00000010]
weights_2_load    (load         ) [ 00000010]
mul_ln42_3        (mul          ) [ 00000010]
mul_ln42_4        (mul          ) [ 00000010]
mul_ln42_5        (mul          ) [ 00000010]
add_ln42_4        (add          ) [ 00000010]
mul_ln42_12       (mul          ) [ 00000010]
mul_ln42_13       (mul          ) [ 00000010]
mul_ln42_14       (mul          ) [ 00000010]
add_ln42_12       (add          ) [ 00000010]
mul_ln42_21       (mul          ) [ 00000010]
mul_ln42_22       (mul          ) [ 00000010]
mul_ln42_23       (mul          ) [ 00000010]
add_ln42_20       (add          ) [ 00000010]
mul_ln42_30       (mul          ) [ 00000010]
mul_ln42_31       (mul          ) [ 00000010]
mul_ln42_32       (mul          ) [ 00000010]
add_ln42_28       (add          ) [ 00000010]
img_in_2_read     (read         ) [ 00000000]
img_in_3_read     (read         ) [ 00000000]
acc               (mul          ) [ 00000001]
mul_ln42          (mul          ) [ 00000001]
mul_ln42_1        (mul          ) [ 00000001]
mul_ln42_2        (mul          ) [ 00000001]
add_ln42_3        (add          ) [ 00000000]
add_ln42_5        (add          ) [ 00000000]
add_ln42_6        (add          ) [ 00000001]
acc_2             (mul          ) [ 00000001]
mul_ln42_9        (mul          ) [ 00000001]
mul_ln42_10       (mul          ) [ 00000001]
mul_ln42_11       (mul          ) [ 00000001]
add_ln42_11       (add          ) [ 00000000]
add_ln42_13       (add          ) [ 00000000]
add_ln42_14       (add          ) [ 00000001]
acc_4             (mul          ) [ 00000001]
mul_ln42_18       (mul          ) [ 00000001]
mul_ln42_19       (mul          ) [ 00000001]
mul_ln42_20       (mul          ) [ 00000001]
add_ln42_19       (add          ) [ 00000000]
add_ln42_21       (add          ) [ 00000000]
add_ln42_22       (add          ) [ 00000001]
acc_6             (mul          ) [ 00000001]
mul_ln42_27       (mul          ) [ 00000001]
mul_ln42_28       (mul          ) [ 00000001]
mul_ln42_29       (mul          ) [ 00000001]
add_ln42_27       (add          ) [ 00000000]
add_ln42_29       (add          ) [ 00000000]
add_ln42_30       (add          ) [ 00000001]
specpipeline_ln21 (specpipeline ) [ 00000000]
spectopmodule_ln7 (spectopmodule) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
add_ln42          (add          ) [ 00000000]
add_ln42_1        (add          ) [ 00000000]
add_ln42_2        (add          ) [ 00000000]
acc_1             (add          ) [ 00000000]
add_ln42_8        (add          ) [ 00000000]
add_ln42_9        (add          ) [ 00000000]
add_ln42_10       (add          ) [ 00000000]
acc_3             (add          ) [ 00000000]
add_ln42_16       (add          ) [ 00000000]
add_ln42_17       (add          ) [ 00000000]
add_ln42_18       (add          ) [ 00000000]
acc_5             (add          ) [ 00000000]
add_ln42_24       (add          ) [ 00000000]
add_ln42_25       (add          ) [ 00000000]
add_ln42_26       (add          ) [ 00000000]
acc_7             (add          ) [ 00000000]
write_ln51        (write        ) [ 00000000]
write_ln51        (write        ) [ 00000000]
write_ln51        (write        ) [ 00000000]
write_ln51        (write        ) [ 00000000]
ret_ln52          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_in_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_in_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_in_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_in_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_in_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_in_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_in_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_in_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img_in_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="img_in_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="img_in_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="img_in_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="img_out_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="img_out_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="img_out_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="img_out_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="img_in_10_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_10_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="img_in_11_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_11_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="img_in_14_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_14_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="img_in_15_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_15_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="img_in_6_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_6_read/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_in_7_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_7_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img_in_8_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_8_read/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="img_in_9_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_9_read/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="img_in_12_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_12_read/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="img_in_13_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_13_read/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="img_in_0_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_0_read/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="img_in_1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_1_read/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="img_in_4_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_4_read/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="img_in_5_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_5_read/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="img_in_2_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_2_read/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="img_in_3_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_3_read/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln51_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln51_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln51_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln51_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="weights_0_addr_1_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_load_1/1 weights_0_load/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="weights_5_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_5_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_5_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="weights_6_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_6_addr/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_6_load/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="weights_7_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_7_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_7_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="weights_0_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="weights_3_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_3_addr/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_3_load/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="weights_4_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_4_addr/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_4_load/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="weights_1_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_1_load/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="weights_2_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_2_load/4 "/>
</bind>
</comp>

<comp id="331" class="1005" name="reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="weights_0_load_1 weights_0_load "/>
</bind>
</comp>

<comp id="335" class="1004" name="mul_ln42_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="0" index="1" bw="8" slack="1"/>
<pin id="338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_6/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="mul_ln42_15_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="0" index="1" bw="8" slack="2"/>
<pin id="342" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_15/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="mul_ln42_24_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="0" index="1" bw="8" slack="1"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_24/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="mul_ln42_33_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="0" index="1" bw="8" slack="2"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_33/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="mul_ln42_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="0" index="1" bw="8" slack="1"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_3/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="mul_ln42_12_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="0" index="1" bw="8" slack="2"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_12/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="mul_ln42_21_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="0" index="1" bw="8" slack="2"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_21/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="mul_ln42_30_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="0" index="1" bw="8" slack="3"/>
<pin id="366" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_30/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="mul_ln42_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="0" index="1" bw="8" slack="2"/>
<pin id="370" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="mul_ln42_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_1/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln42_6_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_6/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mul_ln42_9_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_9/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="mul_ln42_10_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_10/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln42_14_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_14/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mul_ln42_18_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="0" index="1" bw="8" slack="2"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_18/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mul_ln42_19_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="0" index="1" bw="8" slack="3"/>
<pin id="401" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_19/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln42_22_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_22/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mul_ln42_27_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="0" index="1" bw="8" slack="3"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_27/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mul_ln42_28_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="0" index="1" bw="8" slack="3"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_28/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln42_30_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_30/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln42_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="acc_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln42_10_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_10/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="acc_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln42_18_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_18/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="acc_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_5/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln42_26_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_26/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="acc_7_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_7/7 "/>
</bind>
</comp>

<comp id="458" class="1007" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_7/2 add_ln42_4/4 "/>
</bind>
</comp>

<comp id="466" class="1007" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="8" slack="0"/>
<pin id="470" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_16/2 add_ln42_12/4 "/>
</bind>
</comp>

<comp id="474" class="1007" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="0" index="2" bw="8" slack="0"/>
<pin id="478" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_25/2 add_ln42_20/4 "/>
</bind>
</comp>

<comp id="482" class="1007" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="0" index="2" bw="8" slack="0"/>
<pin id="486" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_34/2 add_ln42_28/4 "/>
</bind>
</comp>

<comp id="490" class="1007" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="0" index="2" bw="8" slack="0"/>
<pin id="494" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_4/3 add_ln42_3/5 "/>
</bind>
</comp>

<comp id="499" class="1007" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="0" index="2" bw="8" slack="0"/>
<pin id="503" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_5/3 add_ln42_5/5 "/>
</bind>
</comp>

<comp id="508" class="1007" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="0" index="2" bw="8" slack="0"/>
<pin id="512" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_13/3 add_ln42_11/5 "/>
</bind>
</comp>

<comp id="517" class="1007" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="0" index="2" bw="8" slack="0"/>
<pin id="521" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_14/3 add_ln42_13/5 "/>
</bind>
</comp>

<comp id="526" class="1007" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="1"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_22/3 add_ln42_19/5 "/>
</bind>
</comp>

<comp id="534" class="1007" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="0" index="2" bw="8" slack="0"/>
<pin id="538" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_23/3 add_ln42_21/5 "/>
</bind>
</comp>

<comp id="543" class="1007" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="1"/>
<pin id="546" dir="0" index="2" bw="8" slack="0"/>
<pin id="547" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_31/3 add_ln42_27/5 "/>
</bind>
</comp>

<comp id="551" class="1007" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="0" index="2" bw="8" slack="0"/>
<pin id="555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_32/3 add_ln42_29/5 "/>
</bind>
</comp>

<comp id="560" class="1007" name="grp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="8" slack="0"/>
<pin id="563" dir="0" index="2" bw="8" slack="0"/>
<pin id="564" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="acc/4 add_ln42/6 "/>
</bind>
</comp>

<comp id="569" class="1007" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="0"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_2/4 add_ln42_1/6 "/>
</bind>
</comp>

<comp id="578" class="1007" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="8" slack="0"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="acc_2/4 add_ln42_8/6 "/>
</bind>
</comp>

<comp id="587" class="1007" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_11/4 add_ln42_9/6 "/>
</bind>
</comp>

<comp id="596" class="1007" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="0" index="2" bw="8" slack="0"/>
<pin id="600" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="acc_4/4 add_ln42_16/6 "/>
</bind>
</comp>

<comp id="605" class="1007" name="grp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="1"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_20/4 add_ln42_17/6 "/>
</bind>
</comp>

<comp id="613" class="1007" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="0" index="2" bw="8" slack="0"/>
<pin id="617" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="acc_6/4 add_ln42_24/6 "/>
</bind>
</comp>

<comp id="622" class="1007" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="1"/>
<pin id="625" dir="0" index="2" bw="8" slack="0"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42_29/4 add_ln42_25/6 "/>
</bind>
</comp>

<comp id="630" class="1005" name="weights_0_addr_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="img_in_10_read_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_10_read "/>
</bind>
</comp>

<comp id="643" class="1005" name="img_in_11_read_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_11_read "/>
</bind>
</comp>

<comp id="649" class="1005" name="img_in_14_read_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_14_read "/>
</bind>
</comp>

<comp id="655" class="1005" name="img_in_15_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="1"/>
<pin id="657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_15_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="weights_5_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weights_5_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="weights_6_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weights_6_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="weights_7_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weights_7_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="img_in_6_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_6_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="img_in_7_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="1"/>
<pin id="685" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_7_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="img_in_8_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="1"/>
<pin id="691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_8_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="img_in_9_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_9_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="img_in_12_read_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="1"/>
<pin id="705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_12_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="img_in_13_read_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_13_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="weights_0_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="weights_3_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weights_3_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="weights_4_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weights_4_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="weights_5_load_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_5_load "/>
</bind>
</comp>

<comp id="737" class="1005" name="weights_6_load_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="1"/>
<pin id="739" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_6_load "/>
</bind>
</comp>

<comp id="745" class="1005" name="weights_7_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="1"/>
<pin id="747" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_7_load "/>
</bind>
</comp>

<comp id="753" class="1005" name="img_in_0_read_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="1"/>
<pin id="755" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_0_read "/>
</bind>
</comp>

<comp id="758" class="1005" name="img_in_1_read_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="1"/>
<pin id="760" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_1_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="img_in_4_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="1"/>
<pin id="766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_4_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="img_in_5_read_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="1"/>
<pin id="772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_5_read "/>
</bind>
</comp>

<comp id="778" class="1005" name="weights_1_addr_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr "/>
</bind>
</comp>

<comp id="783" class="1005" name="weights_2_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="weights_3_load_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_3_load "/>
</bind>
</comp>

<comp id="796" class="1005" name="weights_4_load_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_4_load "/>
</bind>
</comp>

<comp id="804" class="1005" name="mul_ln42_6_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="1"/>
<pin id="806" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_6 "/>
</bind>
</comp>

<comp id="809" class="1005" name="mul_ln42_15_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="1"/>
<pin id="811" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_15 "/>
</bind>
</comp>

<comp id="814" class="1005" name="mul_ln42_24_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="1"/>
<pin id="816" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_24 "/>
</bind>
</comp>

<comp id="819" class="1005" name="mul_ln42_33_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="1"/>
<pin id="821" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_33 "/>
</bind>
</comp>

<comp id="824" class="1005" name="weights_1_load_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_load "/>
</bind>
</comp>

<comp id="832" class="1005" name="weights_2_load_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="1"/>
<pin id="834" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_load "/>
</bind>
</comp>

<comp id="840" class="1005" name="mul_ln42_3_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_3 "/>
</bind>
</comp>

<comp id="845" class="1005" name="add_ln42_4_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="1"/>
<pin id="847" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_4 "/>
</bind>
</comp>

<comp id="850" class="1005" name="mul_ln42_12_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="1"/>
<pin id="852" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_12 "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln42_12_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_12 "/>
</bind>
</comp>

<comp id="860" class="1005" name="mul_ln42_21_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_21 "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln42_20_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="1"/>
<pin id="867" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_20 "/>
</bind>
</comp>

<comp id="870" class="1005" name="mul_ln42_30_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="1"/>
<pin id="872" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_30 "/>
</bind>
</comp>

<comp id="875" class="1005" name="add_ln42_28_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="1"/>
<pin id="877" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_28 "/>
</bind>
</comp>

<comp id="880" class="1005" name="mul_ln42_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="1"/>
<pin id="882" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42 "/>
</bind>
</comp>

<comp id="885" class="1005" name="mul_ln42_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="1"/>
<pin id="887" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="add_ln42_6_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="1"/>
<pin id="892" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_6 "/>
</bind>
</comp>

<comp id="895" class="1005" name="mul_ln42_9_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="1"/>
<pin id="897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_9 "/>
</bind>
</comp>

<comp id="900" class="1005" name="mul_ln42_10_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_10 "/>
</bind>
</comp>

<comp id="905" class="1005" name="add_ln42_14_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_14 "/>
</bind>
</comp>

<comp id="910" class="1005" name="mul_ln42_18_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_18 "/>
</bind>
</comp>

<comp id="915" class="1005" name="mul_ln42_19_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="1"/>
<pin id="917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_19 "/>
</bind>
</comp>

<comp id="920" class="1005" name="add_ln42_22_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="1"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_22 "/>
</bind>
</comp>

<comp id="925" class="1005" name="mul_ln42_27_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_27 "/>
</bind>
</comp>

<comp id="930" class="1005" name="mul_ln42_28_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_28 "/>
</bind>
</comp>

<comp id="935" class="1005" name="add_ln42_30_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="1"/>
<pin id="937" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="60" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="60" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="60" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="60" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="84" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="84" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="84" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="56" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="266" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="56" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="218" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="375"><net_src comp="170" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="384"><net_src comp="170" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="176" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="427"><net_src comp="422" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="437"><net_src comp="432" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="447"><net_src comp="442" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="457"><net_src comp="452" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="463"><net_src comp="218" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="86" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="335" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="218" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="92" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="339" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="218" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="98" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="343" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="218" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="104" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="347" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="232" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="110" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="351" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="490" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="504"><net_src comp="246" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="122" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="458" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="499" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="513"><net_src comp="232" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="116" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="355" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="508" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="522"><net_src comp="246" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="128" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="466" pin="3"/><net_sink comp="517" pin=2"/></net>

<net id="525"><net_src comp="517" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="531"><net_src comp="232" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="359" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="533"><net_src comp="526" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="539"><net_src comp="246" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="134" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="474" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="542"><net_src comp="534" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="548"><net_src comp="232" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="363" pin="2"/><net_sink comp="543" pin=2"/></net>

<net id="550"><net_src comp="543" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="556"><net_src comp="246" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="140" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="482" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="559"><net_src comp="551" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="565"><net_src comp="218" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="146" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="367" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="568"><net_src comp="560" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="574"><net_src comp="283" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="158" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="371" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="577"><net_src comp="569" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="583"><net_src comp="218" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="152" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="380" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="586"><net_src comp="578" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="592"><net_src comp="283" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="164" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="385" pin="2"/><net_sink comp="587" pin=2"/></net>

<net id="595"><net_src comp="587" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="601"><net_src comp="218" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="158" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="394" pin="2"/><net_sink comp="596" pin=2"/></net>

<net id="604"><net_src comp="596" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="610"><net_src comp="283" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="398" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="612"><net_src comp="605" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="618"><net_src comp="218" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="164" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="406" pin="2"/><net_sink comp="613" pin=2"/></net>

<net id="621"><net_src comp="613" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="627"><net_src comp="283" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="410" pin="2"/><net_sink comp="622" pin=2"/></net>

<net id="629"><net_src comp="622" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="633"><net_src comp="210" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="638"><net_src comp="86" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="646"><net_src comp="92" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="652"><net_src comp="98" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="658"><net_src comp="104" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="663"><net_src comp="224" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="668"><net_src comp="238" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="673"><net_src comp="252" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="678"><net_src comp="110" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="686"><net_src comp="116" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="692"><net_src comp="122" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="698"><net_src comp="128" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="702"><net_src comp="695" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="706"><net_src comp="134" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="711"><net_src comp="140" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="717"><net_src comp="266" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="722"><net_src comp="275" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="727"><net_src comp="289" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="732"><net_src comp="232" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="740"><net_src comp="246" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="748"><net_src comp="260" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="756"><net_src comp="146" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="761"><net_src comp="152" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="767"><net_src comp="158" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="773"><net_src comp="164" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="781"><net_src comp="303" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="786"><net_src comp="317" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="791"><net_src comp="283" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="795"><net_src comp="788" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="799"><net_src comp="297" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="803"><net_src comp="796" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="807"><net_src comp="335" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="812"><net_src comp="339" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="817"><net_src comp="343" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="822"><net_src comp="347" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="827"><net_src comp="311" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="835"><net_src comp="325" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="843"><net_src comp="351" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="848"><net_src comp="458" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="853"><net_src comp="355" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="858"><net_src comp="466" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="863"><net_src comp="359" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="868"><net_src comp="474" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="873"><net_src comp="363" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="878"><net_src comp="482" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="883"><net_src comp="367" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="888"><net_src comp="371" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="893"><net_src comp="376" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="898"><net_src comp="380" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="903"><net_src comp="385" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="908"><net_src comp="390" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="913"><net_src comp="394" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="918"><net_src comp="398" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="923"><net_src comp="402" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="928"><net_src comp="406" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="933"><net_src comp="410" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="938"><net_src comp="414" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="452" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_0 | {7 }
	Port: img_out_1 | {7 }
	Port: img_out_2 | {7 }
	Port: img_out_3 | {7 }
 - Input state : 
	Port: conv2D0 : img_in_0 | {4 }
	Port: conv2D0 : img_in_1 | {4 }
	Port: conv2D0 : img_in_2 | {6 }
	Port: conv2D0 : img_in_3 | {6 }
	Port: conv2D0 : img_in_4 | {4 }
	Port: conv2D0 : img_in_5 | {4 }
	Port: conv2D0 : img_in_6 | {3 }
	Port: conv2D0 : img_in_7 | {3 }
	Port: conv2D0 : img_in_8 | {3 }
	Port: conv2D0 : img_in_9 | {3 }
	Port: conv2D0 : img_in_10 | {2 }
	Port: conv2D0 : img_in_11 | {2 }
	Port: conv2D0 : img_in_12 | {3 }
	Port: conv2D0 : img_in_13 | {3 }
	Port: conv2D0 : img_in_14 | {2 }
	Port: conv2D0 : img_in_15 | {2 }
	Port: conv2D0 : weights_0 | {1 2 3 4 }
	Port: conv2D0 : weights_1 | {4 5 }
	Port: conv2D0 : weights_2 | {4 5 }
	Port: conv2D0 : weights_3 | {3 4 }
	Port: conv2D0 : weights_4 | {3 4 }
	Port: conv2D0 : weights_5 | {2 3 }
	Port: conv2D0 : weights_6 | {2 3 }
	Port: conv2D0 : weights_7 | {2 3 }
  - Chain level:
	State 1
		weights_0_load_1 : 1
	State 2
		weights_5_load : 1
		weights_6_load : 1
		weights_7_load : 1
		mul_ln42_7 : 1
		mul_ln42_16 : 1
		mul_ln42_25 : 1
		mul_ln42_34 : 1
	State 3
		weights_0_load : 1
		weights_3_load : 1
		weights_4_load : 1
		mul_ln42_4 : 1
		mul_ln42_5 : 1
		mul_ln42_13 : 1
		mul_ln42_14 : 1
		mul_ln42_22 : 1
		mul_ln42_23 : 1
		mul_ln42_31 : 1
		mul_ln42_32 : 1
	State 4
		weights_1_load : 1
		weights_2_load : 1
		acc : 1
		mul_ln42_2 : 1
		add_ln42_4 : 1
		acc_2 : 1
		mul_ln42_11 : 1
		add_ln42_12 : 1
		acc_4 : 1
		mul_ln42_20 : 1
		add_ln42_20 : 1
		acc_6 : 1
		mul_ln42_29 : 1
		add_ln42_28 : 1
	State 5
		add_ln42_3 : 1
		add_ln42_5 : 1
		add_ln42_11 : 1
		add_ln42_13 : 1
		add_ln42_19 : 1
		add_ln42_21 : 1
		add_ln42_27 : 1
		add_ln42_29 : 1
	State 6
		add_ln42 : 1
		add_ln42_1 : 1
		add_ln42_6 : 1
		add_ln42_8 : 1
		add_ln42_9 : 1
		add_ln42_14 : 1
		add_ln42_16 : 1
		add_ln42_17 : 1
		add_ln42_22 : 1
		add_ln42_24 : 1
		add_ln42_25 : 1
		add_ln42_30 : 1
	State 7
		add_ln42_2 : 1
		acc_1 : 2
		add_ln42_10 : 1
		acc_3 : 2
		add_ln42_18 : 1
		acc_5 : 2
		add_ln42_26 : 1
		acc_7 : 2
		write_ln51 : 3
		write_ln51 : 3
		write_ln51 : 3
		write_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln42_6_fu_335     |    0    |    0    |    41   |
|          |     mul_ln42_15_fu_339     |    0    |    0    |    41   |
|          |     mul_ln42_24_fu_343     |    0    |    0    |    41   |
|          |     mul_ln42_33_fu_347     |    0    |    0    |    41   |
|          |      mul_ln42_3_fu_351     |    0    |    0    |    41   |
|          |     mul_ln42_12_fu_355     |    0    |    0    |    41   |
|          |     mul_ln42_21_fu_359     |    0    |    0    |    41   |
|    mul   |     mul_ln42_30_fu_363     |    0    |    0    |    41   |
|          |       mul_ln42_fu_367      |    0    |    0    |    41   |
|          |      mul_ln42_1_fu_371     |    0    |    0    |    41   |
|          |      mul_ln42_9_fu_380     |    0    |    0    |    41   |
|          |     mul_ln42_10_fu_385     |    0    |    0    |    41   |
|          |     mul_ln42_18_fu_394     |    0    |    0    |    41   |
|          |     mul_ln42_19_fu_398     |    0    |    0    |    41   |
|          |     mul_ln42_27_fu_406     |    0    |    0    |    41   |
|          |     mul_ln42_28_fu_410     |    0    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln42_6_fu_376     |    0    |    0    |    15   |
|          |     add_ln42_14_fu_390     |    0    |    0    |    15   |
|          |     add_ln42_22_fu_402     |    0    |    0    |    15   |
|          |     add_ln42_30_fu_414     |    0    |    0    |    15   |
|          |      add_ln42_2_fu_418     |    0    |    0    |    8    |
|    add   |        acc_1_fu_422        |    0    |    0    |    8    |
|          |     add_ln42_10_fu_428     |    0    |    0    |    8    |
|          |        acc_3_fu_432        |    0    |    0    |    8    |
|          |     add_ln42_18_fu_438     |    0    |    0    |    8    |
|          |        acc_5_fu_442        |    0    |    0    |    8    |
|          |     add_ln42_26_fu_448     |    0    |    0    |    8    |
|          |        acc_7_fu_452        |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_458         |    1    |    0    |    0    |
|          |         grp_fu_466         |    1    |    0    |    0    |
|          |         grp_fu_474         |    1    |    0    |    0    |
|          |         grp_fu_482         |    1    |    0    |    0    |
|          |         grp_fu_490         |    1    |    0    |    0    |
|          |         grp_fu_499         |    1    |    0    |    0    |
|          |         grp_fu_508         |    1    |    0    |    0    |
|          |         grp_fu_517         |    1    |    0    |    0    |
|          |         grp_fu_526         |    1    |    0    |    0    |
|  muladd  |         grp_fu_534         |    1    |    0    |    0    |
|          |         grp_fu_543         |    1    |    0    |    0    |
|          |         grp_fu_551         |    1    |    0    |    0    |
|          |         grp_fu_560         |    1    |    0    |    0    |
|          |         grp_fu_569         |    1    |    0    |    0    |
|          |         grp_fu_578         |    1    |    0    |    0    |
|          |         grp_fu_587         |    1    |    0    |    0    |
|          |         grp_fu_596         |    1    |    0    |    0    |
|          |         grp_fu_605         |    1    |    0    |    0    |
|          |         grp_fu_613         |    1    |    0    |    0    |
|          |         grp_fu_622         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  img_in_10_read_read_fu_86 |    0    |    0    |    0    |
|          |  img_in_11_read_read_fu_92 |    0    |    0    |    0    |
|          |  img_in_14_read_read_fu_98 |    0    |    0    |    0    |
|          | img_in_15_read_read_fu_104 |    0    |    0    |    0    |
|          |  img_in_6_read_read_fu_110 |    0    |    0    |    0    |
|          |  img_in_7_read_read_fu_116 |    0    |    0    |    0    |
|          |  img_in_8_read_read_fu_122 |    0    |    0    |    0    |
|   read   |  img_in_9_read_read_fu_128 |    0    |    0    |    0    |
|          | img_in_12_read_read_fu_134 |    0    |    0    |    0    |
|          | img_in_13_read_read_fu_140 |    0    |    0    |    0    |
|          |  img_in_0_read_read_fu_146 |    0    |    0    |    0    |
|          |  img_in_1_read_read_fu_152 |    0    |    0    |    0    |
|          |  img_in_4_read_read_fu_158 |    0    |    0    |    0    |
|          |  img_in_5_read_read_fu_164 |    0    |    0    |    0    |
|          |  img_in_2_read_read_fu_170 |    0    |    0    |    0    |
|          |  img_in_3_read_read_fu_176 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln51_write_fu_182  |    0    |    0    |    0    |
|   write  |   write_ln51_write_fu_189  |    0    |    0    |    0    |
|          |   write_ln51_write_fu_196  |    0    |    0    |    0    |
|          |   write_ln51_write_fu_203  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    20   |    0    |   780   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln42_12_reg_855  |    8   |
|   add_ln42_14_reg_905  |    8   |
|   add_ln42_20_reg_865  |    8   |
|   add_ln42_22_reg_920  |    8   |
|   add_ln42_28_reg_875  |    8   |
|   add_ln42_30_reg_935  |    8   |
|   add_ln42_4_reg_845   |    8   |
|   add_ln42_6_reg_890   |    8   |
|  img_in_0_read_reg_753 |    8   |
| img_in_10_read_reg_635 |    8   |
| img_in_11_read_reg_643 |    8   |
| img_in_12_read_reg_703 |    8   |
| img_in_13_read_reg_708 |    8   |
| img_in_14_read_reg_649 |    8   |
| img_in_15_read_reg_655 |    8   |
|  img_in_1_read_reg_758 |    8   |
|  img_in_4_read_reg_764 |    8   |
|  img_in_5_read_reg_770 |    8   |
|  img_in_6_read_reg_675 |    8   |
|  img_in_7_read_reg_683 |    8   |
|  img_in_8_read_reg_689 |    8   |
|  img_in_9_read_reg_695 |    8   |
|   mul_ln42_10_reg_900  |    8   |
|   mul_ln42_12_reg_850  |    8   |
|   mul_ln42_15_reg_809  |    8   |
|   mul_ln42_18_reg_910  |    8   |
|   mul_ln42_19_reg_915  |    8   |
|   mul_ln42_1_reg_885   |    8   |
|   mul_ln42_21_reg_860  |    8   |
|   mul_ln42_24_reg_814  |    8   |
|   mul_ln42_27_reg_925  |    8   |
|   mul_ln42_28_reg_930  |    8   |
|   mul_ln42_30_reg_870  |    8   |
|   mul_ln42_33_reg_819  |    8   |
|   mul_ln42_3_reg_840   |    8   |
|   mul_ln42_6_reg_804   |    8   |
|   mul_ln42_9_reg_895   |    8   |
|    mul_ln42_reg_880    |    8   |
|         reg_331        |    8   |
|weights_0_addr_1_reg_630|    1   |
| weights_0_addr_reg_714 |    1   |
| weights_1_addr_reg_778 |    1   |
| weights_1_load_reg_824 |    8   |
| weights_2_addr_reg_783 |    1   |
| weights_2_load_reg_832 |    8   |
| weights_3_addr_reg_719 |    1   |
| weights_3_load_reg_788 |    8   |
| weights_4_addr_reg_724 |    1   |
| weights_4_load_reg_796 |    8   |
| weights_5_addr_reg_660 |    1   |
| weights_5_load_reg_729 |    8   |
| weights_6_addr_reg_665 |    1   |
| weights_6_load_reg_737 |    8   |
| weights_7_addr_reg_670 |    1   |
| weights_7_load_reg_745 |    8   |
+------------------------+--------+
|          Total         |   377  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_218 |  p0  |   4  |   1  |    4   ||    20   |
| grp_access_fu_232 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_246 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_260 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_283 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_297 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_311 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_325 |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_458    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_458    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_466    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_466    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_474    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_474    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_482    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_482    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_490    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_490    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_499    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_499    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_508    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_508    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_517    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_517    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_526    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_534    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_534    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_543    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_551    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_551    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_560    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_560    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_569    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_569    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_578    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_578    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_587    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_587    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_596    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_596    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_605    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_613    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_613    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_622    |  p0  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   690  || 71.5422 ||   467   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |    0   |   780  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   71   |    -   |   467  |
|  Register |    -   |    -   |   377  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   71   |   377  |  1247  |
+-----------+--------+--------+--------+--------+
