#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 23 18:12:44 2024
# Process ID: 52854
# Current directory: /home/nsh1/NSHcx203/project/project.runs/synth_1
# Command line: vivado -log mainFPGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mainFPGA.tcl
# Log file: /home/nsh1/NSHcx203/project/project.runs/synth_1/mainFPGA.vds
# Journal file: /home/nsh1/NSHcx203/project/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mainFPGA.tcl -notrace
Command: synth_design -top mainFPGA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52869 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.676 ; gain = 155.688 ; free physical = 23166 ; free virtual = 34841
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mainFPGA' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mainFPGA.sv:4]
	Parameter n bound to: 32'sb00000000000000000000000000001000 
	Parameter clkdiv bound to: 32'sb00000101111101011110000100000000 
INFO: [Synth 8-6157] synthesizing module 'nbitctr' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/new/nbitctr.sv:23]
	Parameter N bound to: 64'sb0000000000000000000000000000000000000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'nbitctr' (1#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/new/nbitctr.sv:23]
WARNING: [Synth 8-7023] instance 'nBC' of module 'nbitctr' has 4 connections declared, but only 3 given [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mainFPGA.sv:21]
INFO: [Synth 8-6157] synthesizing module 'mainAddedInst' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mainAddedInst.sv:23]
	Parameter n bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'programcounter' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/programcounter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'programcounter' (2#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/programcounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'romAddedInst' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/romAddedInst.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'romAddedInst' (3#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/romAddedInst.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2s' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mux2s.sv:23]
	Parameter n bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'mux2s' (4#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mux2s.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/Decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (5#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/memory.sv:23]
	Parameter n bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'register' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/register.sv:5]
	Parameter n bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'RDff' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/RDff.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'RDff' (6#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/RDff.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'register' (7#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/register.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'memory' (8#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/memory.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/ALU.sv:4]
	Parameter n bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/ALU.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mainAddedInst' (10#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mainAddedInst.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (11#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seg_decoder' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/src/seg_decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'seg_decoder' (12#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/src/seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/src/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (13#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/src/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (14#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'mainFPGA' (15#1) [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mainFPGA.sv:4]
WARNING: [Synth 8-3917] design mainFPGA has port DP driven by constant 1
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[15]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[14]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[13]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[12]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[11]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[10]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[9]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[8]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[7]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[6]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[5]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[4]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[3]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[2]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[1]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.426 ; gain = 210.438 ; free physical = 23096 ; free virtual = 34776
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1835.395 ; gain = 213.406 ; free physical = 23105 ; free virtual = 34785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1835.395 ; gain = 213.406 ; free physical = 23105 ; free virtual = 34785
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nsh1/NSHcx203/project/project.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
Finished Parsing XDC File [/home/nsh1/NSHcx203/project/project.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nsh1/NSHcx203/project/project.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mainFPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mainFPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.051 ; gain = 0.000 ; free physical = 23119 ; free virtual = 34791
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.051 ; gain = 0.000 ; free physical = 23119 ; free virtual = 34791
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23078 ; free virtual = 34806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23078 ; free virtual = 34806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23078 ; free virtual = 34806
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/ALU.sv:14]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/memory.sv:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23102 ; free virtual = 34811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 89    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module programcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux2s 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module RDff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design mainFPGA has port DP driven by constant 1
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[15]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[14]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[13]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[12]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[11]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[10]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[9]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[8]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[7]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[6]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[5]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[4]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[3]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[2]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[1]
WARNING: [Synth 8-3331] design mainFPGA has unconnected port SW[0]
WARNING: [Synth 8-3332] Sequential element (fibo/m/out_reg[7]) is unused and will be removed from module mainFPGA.
WARNING: [Synth 8-3332] Sequential element (fibo/m/out_reg[6]) is unused and will be removed from module mainFPGA.
WARNING: [Synth 8-3332] Sequential element (fibo/m/out_reg[5]) is unused and will be removed from module mainFPGA.
WARNING: [Synth 8-3332] Sequential element (fibo/m/out_reg[4]) is unused and will be removed from module mainFPGA.
WARNING: [Synth 8-3332] Sequential element (fibo/m/out_reg[3]) is unused and will be removed from module mainFPGA.
WARNING: [Synth 8-3332] Sequential element (fibo/m/out_reg[2]) is unused and will be removed from module mainFPGA.
WARNING: [Synth 8-3332] Sequential element (fibo/m/out_reg[1]) is unused and will be removed from module mainFPGA.
WARNING: [Synth 8-3332] Sequential element (fibo/m/out_reg[0]) is unused and will be removed from module mainFPGA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23102 ; free virtual = 34813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23014 ; free virtual = 34706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 22998 ; free virtual = 34690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 22998 ; free virtual = 34690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23002 ; free virtual = 34694
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23002 ; free virtual = 34694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23002 ; free virtual = 34694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23002 ; free virtual = 34694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23002 ; free virtual = 34694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23002 ; free virtual = 34694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     4|
|4     |LUT3   |    10|
|5     |LUT4   |     5|
|6     |LUT5   |    24|
|7     |LUT6   |     8|
|8     |MUXF7  |     3|
|9     |FDCE   |    56|
|10    |FDRE   |    20|
|11    |IBUF   |     2|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-------------------+------+
|      |Instance              |Module             |Cells |
+------+----------------------+-------------------+------+
|1     |top                   |                   |   164|
|2     |  fibo                |mainAddedInst      |    76|
|3     |    RA                |register           |    25|
|4     |      \genloop[0].FF  |RDff_18            |    12|
|5     |      \genloop[1].FF  |RDff_19            |     1|
|6     |      \genloop[2].FF  |RDff_20            |     1|
|7     |      \genloop[3].FF  |RDff_21            |     1|
|8     |      \genloop[4].FF  |RDff_22            |     1|
|9     |      \genloop[5].FF  |RDff_23            |     3|
|10    |      \genloop[6].FF  |RDff_24            |     3|
|11    |      \genloop[7].FF  |RDff_25            |     3|
|12    |    RB                |register_0         |     8|
|13    |      \genloop[0].FF  |RDff_10            |     1|
|14    |      \genloop[1].FF  |RDff_11            |     1|
|15    |      \genloop[2].FF  |RDff_12            |     1|
|16    |      \genloop[3].FF  |RDff_13            |     1|
|17    |      \genloop[4].FF  |RDff_14            |     1|
|18    |      \genloop[5].FF  |RDff_15            |     1|
|19    |      \genloop[6].FF  |RDff_16            |     1|
|20    |      \genloop[7].FF  |RDff_17            |     1|
|21    |    RO                |register_1         |    13|
|22    |      \genloop[0].FF  |RDff_2             |     2|
|23    |      \genloop[1].FF  |RDff_3             |     2|
|24    |      \genloop[2].FF  |RDff_4             |     2|
|25    |      \genloop[3].FF  |RDff_5             |     2|
|26    |      \genloop[4].FF  |RDff_6             |     1|
|27    |      \genloop[5].FF  |RDff_7             |     1|
|28    |      \genloop[6].FF  |RDff_8             |     2|
|29    |      \genloop[7].FF  |RDff_9             |     1|
|30    |    alu               |ALU                |     8|
|31    |    carryff           |RDff               |     1|
|32    |    pc                |programcounter     |    21|
|33    |  nBC                 |nbitctr            |    35|
|34    |  ssc                 |sev_seg_controller |    34|
|35    |    counter           |counter_n_bit      |    34|
+------+----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23002 ; free virtual = 34694
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.051 ; gain = 213.406 ; free physical = 23004 ; free virtual = 34695
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.051 ; gain = 391.062 ; free physical = 23004 ; free virtual = 34695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.051 ; gain = 0.000 ; free physical = 23038 ; free virtual = 34713
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2013.051 ; gain = 629.977 ; free physical = 23038 ; free virtual = 34713
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.051 ; gain = 0.000 ; free physical = 23038 ; free virtual = 34713
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nsh1/NSHcx203/project/project.runs/synth_1/mainFPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mainFPGA_utilization_synth.rpt -pb mainFPGA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 18:13:01 2024...
