

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_48_2'
================================================================
* Date:           Tue Feb 27 22:16:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  23.065 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|      257|  0.392 us|  5.928 us|   17|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_48_2  |       15|      255|        16|         15|          1|  1 ~ 17|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     113|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     164|    -|
|Register         |        -|     -|     119|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     119|     277|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_152_p2                |         +|   0|  0|  13|           4|           1|
    |add_ln50_fu_172_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage8_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln48_fu_146_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 113|          83|          81|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         16|    1|         16|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_6         |   9|          2|    4|          8|
    |gmem_blk_n_AR                |   9|          2|    1|          2|
    |gmem_blk_n_AW                |   9|          2|    1|          2|
    |gmem_blk_n_B                 |   9|          2|    1|          2|
    |gmem_blk_n_R                 |   9|          2|    1|          2|
    |gmem_blk_n_W                 |   9|          2|    1|          2|
    |j_fu_80                      |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 164|         38|   18|         50|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  15|   0|   15|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |gmem_addr_read_reg_235       |  32|   0|   32|          0|
    |gmem_addr_reg_228            |  64|   0|   64|          0|
    |icmp_ln48_reg_224            |   1|   0|    1|          0|
    |j_fu_80                      |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 119|   0|  119|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_625_p_din0    |  out|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_625_p_din1    |  out|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_625_p_dout0   |   in|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_625_p_ce      |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_48_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                            gmem|       pointer|
|indvars_iv79         |   in|    5|     ap_none|                    indvars_iv79|        scalar|
|i_cast1              |   in|    4|     ap_none|                         i_cast1|        scalar|
|C                    |   in|   64|     ap_none|                               C|        scalar|
|beta                 |   in|   32|     ap_none|                            beta|        scalar|
+---------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 15, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 21 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 22 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_cast1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_cast1"   --->   Operation 23 'read' 'i_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv79_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv79"   --->   Operation 24 'read' 'indvars_iv79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_6 = load i4 %j" [syr2k_no_taffo.c:48]   --->   Operation 27 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %j_6" [syr2k_no_taffo.c:48]   --->   Operation 29 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%icmp_ln48 = icmp_eq  i5 %zext_ln48, i5 %indvars_iv79_read" [syr2k_no_taffo.c:48]   --->   Operation 30 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 17, i64 0"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%add_ln48 = add i4 %j_6, i4 1" [syr2k_no_taffo.c:48]   --->   Operation 32 'add' 'add_ln48' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc.split, void %VITIS_LOOP_54_4.preheader.exitStub" [syr2k_no_taffo.c:48]   --->   Operation 33 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %i_cast1_read, i4 %j_6, i2 0" [syr2k_no_taffo.c:50]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i10 %shl_ln" [syr2k_no_taffo.c:50]   --->   Operation 35 'zext' 'zext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.81ns)   --->   "%add_ln50 = add i64 %zext_ln50, i64 %C_read" [syr2k_no_taffo.c:50]   --->   Operation 36 'add' 'add_ln50' <Predicate = (!icmp_ln48)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln50, i32 2, i32 63" [syr2k_no_taffo.c:50]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i62 %trunc_ln" [syr2k_no_taffo.c:50]   --->   Operation 38 'sext' 'sext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln50" [syr2k_no_taffo.c:50]   --->   Operation 39 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%store_ln48 = store i4 %add_ln48, i4 %j" [syr2k_no_taffo.c:48]   --->   Operation 40 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.84>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 41 [7/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:50]   --->   Operation 41 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 42 [6/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:50]   --->   Operation 42 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 43 [5/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:50]   --->   Operation 43 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 44 [4/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:50]   --->   Operation 44 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 45 [3/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:50]   --->   Operation 45 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 46 [2/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:50]   --->   Operation 46 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 47 [1/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:50]   --->   Operation 47 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 48 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [syr2k_no_taffo.c:50]   --->   Operation 48 'read' 'gmem_addr_read' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %gmem_addr_read" [syr2k_no_taffo.c:50]   --->   Operation 49 'bitcast' 'bitcast_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 50 [2/2] (8.46ns)   --->   "%mul4 = fmul i32 %bitcast_ln50, i32 %beta_read" [syr2k_no_taffo.c:50]   --->   Operation 50 'fmul' 'mul4' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (14.6ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:50]   --->   Operation 51 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 23.0>
ST_11 : Operation 52 [1/2] (8.46ns)   --->   "%mul4 = fmul i32 %bitcast_ln50, i32 %beta_read" [syr2k_no_taffo.c:50]   --->   Operation 52 'fmul' 'mul4' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln50_1 = bitcast i32 %mul4" [syr2k_no_taffo.c:50]   --->   Operation 53 'bitcast' 'bitcast_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (14.6ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %bitcast_ln50_1, i4 15" [syr2k_no_taffo.c:50]   --->   Operation 54 'write' 'write_ln50' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 55 [5/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [syr2k_no_taffo.c:50]   --->   Operation 55 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 56 [4/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [syr2k_no_taffo.c:50]   --->   Operation 56 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 57 [3/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [syr2k_no_taffo.c:50]   --->   Operation 57 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 58 [2/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [syr2k_no_taffo.c:50]   --->   Operation 58 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:49]   --->   Operation 59 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [syr2k_no_taffo.c:42]   --->   Operation 60 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [syr2k_no_taffo.c:50]   --->   Operation 61 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [syr2k_no_taffo.c:48]   --->   Operation 62 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ indvars_iv79]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_cast1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 01000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000]
beta_read         (read             ) [ 00111111111100000]
C_read            (read             ) [ 00000000000000000]
i_cast1_read      (read             ) [ 00000000000000000]
indvars_iv79_read (read             ) [ 00000000000000000]
store_ln0         (store            ) [ 00000000000000000]
br_ln0            (br               ) [ 00000000000000000]
j_6               (load             ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000]
zext_ln48         (zext             ) [ 00000000000000000]
icmp_ln48         (icmp             ) [ 01111111111111110]
empty             (speclooptripcount) [ 00000000000000000]
add_ln48          (add              ) [ 00000000000000000]
br_ln48           (br               ) [ 00000000000000000]
shl_ln            (bitconcatenate   ) [ 00000000000000000]
zext_ln50         (zext             ) [ 00000000000000000]
add_ln50          (add              ) [ 00000000000000000]
trunc_ln          (partselect       ) [ 00000000000000000]
sext_ln50         (sext             ) [ 00000000000000000]
gmem_addr         (getelementptr    ) [ 01111111111111111]
store_ln48        (store            ) [ 00000000000000000]
gmem_load_req     (readreq          ) [ 00000000000000000]
gmem_addr_read    (read             ) [ 00000000001000000]
bitcast_ln50      (bitcast          ) [ 00000000000100000]
gmem_addr_req     (writereq         ) [ 00000000000000000]
mul4              (fmul             ) [ 00000000000000000]
bitcast_ln50_1    (bitcast          ) [ 00000000000000000]
write_ln50        (write            ) [ 00000000000000000]
specpipeline_ln49 (specpipeline     ) [ 00000000000000000]
specloopname_ln42 (specloopname     ) [ 00000000000000000]
gmem_addr_resp    (writeresp        ) [ 00000000000000000]
br_ln48           (br               ) [ 00000000000000000]
ret_ln0           (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indvars_iv79">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv79"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_cast1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_cast1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="beta">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="beta_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="C_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_cast1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_cast1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvars_iv79_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv79_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_writeresp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/2 gmem_addr_req/10 gmem_addr_resp/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="gmem_addr_read_read_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="8"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln50_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="10"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="9"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_6_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln48_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln48_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln48_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="shl_ln_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln50_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln50_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="62" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="7" slack="0"/>
<pin id="183" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln50_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="62" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gmem_addr_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln48_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bitcast_ln50_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="bitcast_ln50_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_1/11 "/>
</bind>
</comp>

<comp id="212" class="1005" name="j_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="219" class="1005" name="beta_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="9"/>
<pin id="221" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="224" class="1005" name="icmp_ln48_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="228" class="1005" name="gmem_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="gmem_addr_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="bitcast_ln50_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="102" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="139" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="96" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="139" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="90" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="152" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="210"><net_src comp="130" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="215"><net_src comp="80" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="222"><net_src comp="84" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="227"><net_src comp="146" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="192" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="238"><net_src comp="115" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="243"><net_src comp="203" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="130" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {10 11 12 13 14 15 16 }
 - Input state : 
	Port: syr2k_Pipeline_VITIS_LOOP_48_2 : gmem | {2 3 4 5 6 7 8 9 }
	Port: syr2k_Pipeline_VITIS_LOOP_48_2 : indvars_iv79 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_48_2 : i_cast1 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_48_2 : C | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_48_2 : beta | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_6 : 1
		zext_ln48 : 2
		icmp_ln48 : 3
		add_ln48 : 2
		br_ln48 : 4
		shl_ln : 2
		zext_ln50 : 3
		add_ln50 : 4
		trunc_ln : 5
		sext_ln50 : 6
		gmem_addr : 7
		store_ln48 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		mul4 : 1
	State 11
		bitcast_ln50_1 : 1
		write_ln50 : 2
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_130          |    3    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln48_fu_152        |    0    |    0    |    13   |
|          |        add_ln50_fu_172        |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln48_fu_146       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |      beta_read_read_fu_84     |    0    |    0    |    0    |
|          |       C_read_read_fu_90       |    0    |    0    |    0    |
|   read   |    i_cast1_read_read_fu_96    |    0    |    0    |    0    |
|          | indvars_iv79_read_read_fu_102 |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_115  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_108     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln50_write_fu_121    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |        zext_ln48_fu_142       |    0    |    0    |    0    |
|          |        zext_ln50_fu_168       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_158         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_178        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |        sext_ln50_fu_188       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |   128   |   228   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   beta_read_reg_219  |   32   |
| bitcast_ln50_reg_240 |   32   |
|gmem_addr_read_reg_235|   32   |
|   gmem_addr_reg_228  |   32   |
|   icmp_ln48_reg_224  |    1   |
|       j_reg_212      |    4   |
+----------------------+--------+
|         Total        |   133  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_108 |  p0  |   3  |   1  |    3   |
|      grp_fu_130      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   67   || 1.70214 ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   128  |   228  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   133  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   261  |   237  |
+-----------+--------+--------+--------+--------+
