{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672271268070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672271268071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 02:47:47 2022 " "Processing started: Thu Dec 29 02:47:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672271268071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1672271268071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1672271268071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1672271268373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1672271268373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlunitlogic-rtl " "Found design unit 1: Controlunitlogic-rtl" {  } { { "Controlunitlogic.vhd" "" { Text "C:/ITCE364 Quartus/P/Controlunitlogic.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275635 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlunitlogic " "Found entity 1: Controlunitlogic" {  } { { "Controlunitlogic.vhd" "" { Text "C:/ITCE364 Quartus/P/Controlunitlogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_step_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_step_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Step_Decoder-rtl " "Found design unit 1: Control_Step_Decoder-rtl" {  } { { "Control_Step_Decoder.vhd" "" { Text "C:/ITCE364 Quartus/P/Control_Step_Decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Step_Decoder " "Found entity 1: Control_Step_Decoder" {  } { { "Control_Step_Decoder.vhd" "" { Text "C:/ITCE364 Quartus/P/Control_Step_Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bit_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bit_L-rtl " "Found design unit 1: counter_4bit_L-rtl" {  } { { "counter_4bit_L.vhd" "" { Text "C:/ITCE364 Quartus/P/counter_4bit_L.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275643 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_L " "Found entity 1: counter_4bit_L" {  } { { "counter_4bit_L.vhd" "" { Text "C:/ITCE364 Quartus/P/counter_4bit_L.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Flip_Flop-rtl " "Found design unit 1: D_Flip_Flop-rtl" {  } { { "D_Flip_Flop.vhd" "" { Text "C:/ITCE364 Quartus/P/D_Flip_Flop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275645 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop " "Found entity 1: D_Flip_Flop" {  } { { "D_Flip_Flop.vhd" "" { Text "C:/ITCE364 Quartus/P/D_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Flip_Flop_Load-rtl " "Found design unit 1: D_Flip_Flop_Load-rtl" {  } { { "D_Flip_Flop_Load.vhd" "" { Text "C:/ITCE364 Quartus/P/D_Flip_Flop_Load.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275656 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop_Load " "Found entity 1: D_Flip_Flop_Load" {  } { { "D_Flip_Flop_Load.vhd" "" { Text "C:/ITCE364 Quartus/P/D_Flip_Flop_Load.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop_load_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop_load_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Flip_Flop_load_32-rtl " "Found design unit 1: D_Flip_Flop_load_32-rtl" {  } { { "D_Flip_Flop_load_32.vhd" "" { Text "C:/ITCE364 Quartus/P/D_Flip_Flop_load_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275660 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop_load_32 " "Found entity 1: D_Flip_Flop_load_32" {  } { { "D_Flip_Flop_load_32.vhd" "" { Text "C:/ITCE364 Quartus/P/D_Flip_Flop_load_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_Flip_Flop-rtl " "Found design unit 1: JK_Flip_Flop-rtl" {  } { { "JK_Flip_Flop.vhd" "" { Text "C:/ITCE364 Quartus/P/JK_Flip_Flop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275662 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_Flip_Flop " "Found entity 1: JK_Flip_Flop" {  } { { "JK_Flip_Flop.vhd" "" { Text "C:/ITCE364 Quartus/P/JK_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_code_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op_code_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_code_decoder-rtl " "Found design unit 1: op_code_decoder-rtl" {  } { { "op_code_decoder.vhd" "" { Text "C:/ITCE364 Quartus/P/op_code_decoder.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275666 ""} { "Info" "ISGN_ENTITY_NAME" "1 op_code_decoder " "Found entity 1: op_code_decoder" {  } { { "op_code_decoder.vhd" "" { Text "C:/ITCE364 Quartus/P/op_code_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file step_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_generator-rtl " "Found design unit 1: step_generator-rtl" {  } { { "step_generator.vhd" "" { Text "C:/ITCE364 Quartus/P/step_generator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275669 ""} { "Info" "ISGN_ENTITY_NAME" "1 step_generator " "Found entity 1: step_generator" {  } { { "step_generator.vhd" "" { Text "C:/ITCE364 Quartus/P/step_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocking_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clocking_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clocking_logic-rtl " "Found design unit 1: clocking_logic-rtl" {  } { { "clocking_logic.vhd" "" { Text "C:/ITCE364 Quartus/P/clocking_logic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275673 ""} { "Info" "ISGN_ENTITY_NAME" "1 clocking_logic " "Found entity 1: clocking_logic" {  } { { "clocking_logic.vhd" "" { Text "C:/ITCE364 Quartus/P/clocking_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "C:/ITCE364 Quartus/P/control_unit.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275676 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/ITCE364 Quartus/P/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-rtl " "Found design unit 1: half_adder-rtl" {  } { { "half_adder.vhd" "" { Text "C:/ITCE364 Quartus/P/half_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275677 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/ITCE364 Quartus/P/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder_struct-rtl " "Found design unit 1: fullAdder_struct-rtl" {  } { { "fullAdder_struct.vhd" "" { Text "C:/ITCE364 Quartus/P/fullAdder_struct.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275677 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_struct " "Found entity 1: fullAdder_struct" {  } { { "fullAdder_struct.vhd" "" { Text "C:/ITCE364 Quartus/P/fullAdder_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_32-rtl " "Found design unit 1: adder_32-rtl" {  } { { "adder_32.vhd" "" { Text "C:/ITCE364 Quartus/P/adder_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275681 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.vhd" "" { Text "C:/ITCE364 Quartus/P/adder_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffer_C-rtl " "Found design unit 1: Buffer_C-rtl" {  } { { "Buffer_C.vhd" "" { Text "C:/ITCE364 Quartus/P/Buffer_C.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffer_C " "Found entity 1: Buffer_C" {  } { { "Buffer_C.vhd" "" { Text "C:/ITCE364 Quartus/P/Buffer_C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffer_32-rtl " "Found design unit 1: Buffer_32-rtl" {  } { { "Buffer_32.vhd" "" { Text "C:/ITCE364 Quartus/P/Buffer_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275684 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffer_32 " "Found entity 1: Buffer_32" {  } { { "Buffer_32.vhd" "" { Text "C:/ITCE364 Quartus/P/Buffer_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R_shift-rtl " "Found design unit 1: R_shift-rtl" {  } { { "R_shift.vhd" "" { Text "C:/ITCE364 Quartus/P/R_shift.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275686 ""} { "Info" "ISGN_ENTITY_NAME" "1 R_shift " "Found entity 1: R_shift" {  } { { "R_shift.vhd" "" { Text "C:/ITCE364 Quartus/P/R_shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file l_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L_shift-rtl " "Found design unit 1: L_shift-rtl" {  } { { "L_shift.vhd" "" { Text "C:/ITCE364 Quartus/P/L_shift.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275688 ""} { "Info" "ISGN_ENTITY_NAME" "1 L_shift " "Found entity 1: L_shift" {  } { { "L_shift.vhd" "" { Text "C:/ITCE364 Quartus/P/L_shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderALU-rtl " "Found design unit 1: adderALU-rtl" {  } { { "adderALU.vhd" "" { Text "C:/ITCE364 Quartus/P/adderALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275691 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderALU " "Found entity 1: adderALU" {  } { { "adderALU.vhd" "" { Text "C:/ITCE364 Quartus/P/adderALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_gate-rtl " "Found design unit 1: logic_gate-rtl" {  } { { "logic_gate.vhd" "" { Text "C:/ITCE364 Quartus/P/logic_gate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275694 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_gate " "Found entity 1: logic_gate" {  } { { "logic_gate.vhd" "" { Text "C:/ITCE364 Quartus/P/logic_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_register-rtl " "Found design unit 1: A_register-rtl" {  } { { "A_register.vhd" "" { Text "C:/ITCE364 Quartus/P/A_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275695 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_register " "Found entity 1: A_register" {  } { { "A_register.vhd" "" { Text "C:/ITCE364 Quartus/P/A_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_register-rtl " "Found design unit 1: C_register-rtl" {  } { { "C_register.vhd" "" { Text "C:/ITCE364 Quartus/P/C_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275697 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_register " "Found entity 1: C_register" {  } { { "C_register.vhd" "" { Text "C:/ITCE364 Quartus/P/C_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "alu.vhd" "" { Text "C:/ITCE364 Quartus/P/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275699 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/ITCE364 Quartus/P/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_counter-rtl " "Found design unit 1: shift_counter-rtl" {  } { { "shift_counter.vhd" "" { Text "C:/ITCE364 Quartus/P/shift_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275701 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_counter " "Found entity 1: shift_counter" {  } { { "shift_counter.vhd" "" { Text "C:/ITCE364 Quartus/P/shift_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "PC.vhd" "" { Text "C:/ITCE364 Quartus/P/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275703 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/ITCE364 Quartus/P/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5to32-rtl " "Found design unit 1: decoder_5to32-rtl" {  } { { "decoder_5to32.vhd" "" { Text "C:/ITCE364 Quartus/P/decoder_5to32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275705 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "decoder_5to32.vhd" "" { Text "C:/ITCE364 Quartus/P/decoder_5to32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3to8-rtl " "Found design unit 1: decoder_3to8-rtl" {  } { { "decoder_3to8.vhd" "" { Text "C:/ITCE364 Quartus/P/decoder_3to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275706 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.vhd" "" { Text "C:/ITCE364 Quartus/P/decoder_3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "register_file.vhd" "" { Text "C:/ITCE364 Quartus/P/register_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275708 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/ITCE364 Quartus/P/register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file condition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 condition-rtl " "Found design unit 1: condition-rtl" {  } { { "condition.vhd" "" { Text "C:/ITCE364 Quartus/P/condition.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275712 ""} { "Info" "ISGN_ENTITY_NAME" "1 condition " "Found entity 1: condition" {  } { { "condition.vhd" "" { Text "C:/ITCE364 Quartus/P/condition.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-memory_interface_arch " "Found design unit 1: memory_interface-memory_interface_arch" {  } { { "memory_interface.vhd" "" { Text "C:/ITCE364 Quartus/P/memory_interface.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275713 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "memory_interface.vhd" "" { Text "C:/ITCE364 Quartus/P/memory_interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-instruction_register_arch " "Found design unit 1: instruction_register-instruction_register_arch" {  } { { "instruction_register.vhd" "" { Text "C:/ITCE364 Quartus/P/instruction_register.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275714 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/ITCE364 Quartus/P/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "data_path.vhd" "" { Text "C:/ITCE364 Quartus/P/data_path.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275715 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/ITCE364 Quartus/P/data_path.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "CPU.vhd" "" { Text "C:/ITCE364 Quartus/P/CPU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275716 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/ITCE364 Quartus/P/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "memory.vhd" "" { Text "C:/ITCE364 Quartus/P/memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275719 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/ITCE364 Quartus/P/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 src-rtl " "Found design unit 1: src-rtl" {  } { { "src.vhd" "" { Text "C:/ITCE364 Quartus/P/src.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275720 ""} { "Info" "ISGN_ENTITY_NAME" "1 src " "Found entity 1: src" {  } { { "src.vhd" "" { Text "C:/ITCE364 Quartus/P/src.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672271275720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1672271275720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "src " "Elaborating entity \"src\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1672271275836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpunit " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpunit\"" {  } { { "src.vhd" "cpunit" { Text "C:/ITCE364 Quartus/P/src.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit CPU:cpunit\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"CPU:cpunit\|control_unit:cu\"" {  } { { "CPU.vhd" "cu" { Text "C:/ITCE364 Quartus/P/CPU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_generator CPU:cpunit\|control_unit:cu\|step_generator:st " "Elaborating entity \"step_generator\" for hierarchy \"CPU:cpunit\|control_unit:cu\|step_generator:st\"" {  } { { "control_unit.vhd" "st" { Text "C:/ITCE364 Quartus/P/control_unit.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275980 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_counter_in step_generator.vhd(54) " "VHDL Process Statement warning at step_generator.vhd(54): inferring latch(es) for signal or variable \"sig_counter_in\", which holds its previous value in one or more paths through the process" {  } { { "step_generator.vhd" "" { Text "C:/ITCE364 Quartus/P/step_generator.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1672271275981 "|CPU|control_unit:cu|step_generator:st"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_counter_in\[0\] step_generator.vhd(54) " "Inferred latch for \"sig_counter_in\[0\]\" at step_generator.vhd(54)" {  } { { "step_generator.vhd" "" { Text "C:/ITCE364 Quartus/P/step_generator.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1672271275981 "|CPU|control_unit:cu|step_generator:st"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_counter_in\[1\] step_generator.vhd(54) " "Inferred latch for \"sig_counter_in\[1\]\" at step_generator.vhd(54)" {  } { { "step_generator.vhd" "" { Text "C:/ITCE364 Quartus/P/step_generator.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1672271275981 "|CPU|control_unit:cu|step_generator:st"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_counter_in\[2\] step_generator.vhd(54) " "Inferred latch for \"sig_counter_in\[2\]\" at step_generator.vhd(54)" {  } { { "step_generator.vhd" "" { Text "C:/ITCE364 Quartus/P/step_generator.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1672271275981 "|CPU|control_unit:cu|step_generator:st"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_counter_in\[3\] step_generator.vhd(54) " "Inferred latch for \"sig_counter_in\[3\]\" at step_generator.vhd(54)" {  } { { "step_generator.vhd" "" { Text "C:/ITCE364 Quartus/P/step_generator.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1672271275981 "|CPU|control_unit:cu|step_generator:st"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_L CPU:cpunit\|control_unit:cu\|step_generator:st\|counter_4bit_L:con " "Elaborating entity \"counter_4bit_L\" for hierarchy \"CPU:cpunit\|control_unit:cu\|step_generator:st\|counter_4bit_L:con\"" {  } { { "step_generator.vhd" "con" { Text "C:/ITCE364 Quartus/P/step_generator.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Step_Decoder CPU:cpunit\|control_unit:cu\|step_generator:st\|Control_Step_Decoder:dec " "Elaborating entity \"Control_Step_Decoder\" for hierarchy \"CPU:cpunit\|control_unit:cu\|step_generator:st\|Control_Step_Decoder:dec\"" {  } { { "step_generator.vhd" "dec" { Text "C:/ITCE364 Quartus/P/step_generator.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocking_logic CPU:cpunit\|control_unit:cu\|clocking_logic:clock_logic " "Elaborating entity \"clocking_logic\" for hierarchy \"CPU:cpunit\|control_unit:cu\|clocking_logic:clock_logic\"" {  } { { "control_unit.vhd" "clock_logic" { Text "C:/ITCE364 Quartus/P/control_unit.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_Flip_Flop CPU:cpunit\|control_unit:cu\|clocking_logic:clock_logic\|JK_Flip_Flop:jk0 " "Elaborating entity \"JK_Flip_Flop\" for hierarchy \"CPU:cpunit\|control_unit:cu\|clocking_logic:clock_logic\|JK_Flip_Flop:jk0\"" {  } { { "clocking_logic.vhd" "jk0" { Text "C:/ITCE364 Quartus/P/clocking_logic.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop CPU:cpunit\|control_unit:cu\|clocking_logic:clock_logic\|D_Flip_Flop:dff0 " "Elaborating entity \"D_Flip_Flop\" for hierarchy \"CPU:cpunit\|control_unit:cu\|clocking_logic:clock_logic\|D_Flip_Flop:dff0\"" {  } { { "clocking_logic.vhd" "dff0" { Text "C:/ITCE364 Quartus/P/clocking_logic.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_code_decoder CPU:cpunit\|control_unit:cu\|op_code_decoder:de " "Elaborating entity \"op_code_decoder\" for hierarchy \"CPU:cpunit\|control_unit:cu\|op_code_decoder:de\"" {  } { { "control_unit.vhd" "de" { Text "C:/ITCE364 Quartus/P/control_unit.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlunitlogic CPU:cpunit\|control_unit:cu\|Controlunitlogic:control " "Elaborating entity \"Controlunitlogic\" for hierarchy \"CPU:cpunit\|control_unit:cu\|Controlunitlogic:control\"" {  } { { "control_unit.vhd" "control" { Text "C:/ITCE364 Quartus/P/control_unit.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path CPU:cpunit\|data_path:dp " "Elaborating entity \"data_path\" for hierarchy \"CPU:cpunit\|data_path:dp\"" {  } { { "CPU.vhd" "dp" { Text "C:/ITCE364 Quartus/P/CPU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271275995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:cpunit\|data_path:dp\|register_file:RegFIleL " "Elaborating entity \"register_file\" for hierarchy \"CPU:cpunit\|data_path:dp\|register_file:RegFIleL\"" {  } { { "data_path.vhd" "RegFIleL" { Text "C:/ITCE364 Quartus/P/data_path.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|decoder_5to32:dec " "Elaborating entity \"decoder_5to32\" for hierarchy \"CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|decoder_5to32:dec\"" {  } { { "register_file.vhd" "dec" { Text "C:/ITCE364 Quartus/P/register_file.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop_load_32 CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|D_Flip_Flop_load_32:R0 " "Elaborating entity \"D_Flip_Flop_load_32\" for hierarchy \"CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|D_Flip_Flop_load_32:R0\"" {  } { { "register_file.vhd" "R0" { Text "C:/ITCE364 Quartus/P/register_file.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop_Load CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|D_Flip_Flop_load_32:R0\|D_Flip_Flop_Load:\\c:0:dff32 " "Elaborating entity \"D_Flip_Flop_Load\" for hierarchy \"CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|D_Flip_Flop_load_32:R0\|D_Flip_Flop_Load:\\c:0:dff32\"" {  } { { "D_Flip_Flop_load_32.vhd" "\\c:0:dff32" { Text "C:/ITCE364 Quartus/P/D_Flip_Flop_load_32.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer_32 CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|Buffer_32:buf0 " "Elaborating entity \"Buffer_32\" for hierarchy \"CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|Buffer_32:buf0\"" {  } { { "register_file.vhd" "buf0" { Text "C:/ITCE364 Quartus/P/register_file.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer_C CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|Buffer_32:buf0\|Buffer_C:\\c:0:buf32 " "Elaborating entity \"Buffer_C\" for hierarchy \"CPU:cpunit\|data_path:dp\|register_file:RegFIleL\|Buffer_32:buf0\|Buffer_C:\\c:0:buf32\"" {  } { { "Buffer_32.vhd" "\\c:0:buf32" { Text "C:/ITCE364 Quartus/P/Buffer_32.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:cpunit\|data_path:dp\|alu:ALUL " "Elaborating entity \"alu\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\"" {  } { { "data_path.vhd" "ALUL" { Text "C:/ITCE364 Quartus/P/data_path.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_register CPU:cpunit\|data_path:dp\|alu:ALUL\|A_register:regA " "Elaborating entity \"A_register\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\|A_register:regA\"" {  } { { "alu.vhd" "regA" { Text "C:/ITCE364 Quartus/P/alu.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_register CPU:cpunit\|data_path:dp\|alu:ALUL\|C_register:regC " "Elaborating entity \"C_register\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\|C_register:regC\"" {  } { { "alu.vhd" "regC" { Text "C:/ITCE364 Quartus/P/alu.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_shift CPU:cpunit\|data_path:dp\|alu:ALUL\|R_shift:r_s " "Elaborating entity \"R_shift\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\|R_shift:r_s\"" {  } { { "alu.vhd" "r_s" { Text "C:/ITCE364 Quartus/P/alu.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L_shift CPU:cpunit\|data_path:dp\|alu:ALUL\|L_shift:l_s " "Elaborating entity \"L_shift\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\|L_shift:l_s\"" {  } { { "alu.vhd" "l_s" { Text "C:/ITCE364 Quartus/P/alu.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderALU CPU:cpunit\|data_path:dp\|alu:ALUL\|adderALU:add " "Elaborating entity \"adderALU\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\|adderALU:add\"" {  } { { "alu.vhd" "add" { Text "C:/ITCE364 Quartus/P/alu.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 CPU:cpunit\|data_path:dp\|alu:ALUL\|adderALU:add\|adder_32:add_32 " "Elaborating entity \"adder_32\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\|adderALU:add\|adder_32:add_32\"" {  } { { "adderALU.vhd" "add_32" { Text "C:/ITCE364 Quartus/P/adderALU.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_struct CPU:cpunit\|data_path:dp\|alu:ALUL\|adderALU:add\|adder_32:add_32\|fullAdder_struct:\\Y:0:full32 " "Elaborating entity \"fullAdder_struct\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\|adderALU:add\|adder_32:add_32\|fullAdder_struct:\\Y:0:full32\"" {  } { { "adder_32.vhd" "\\Y:0:full32" { Text "C:/ITCE364 Quartus/P/adder_32.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder CPU:cpunit\|data_path:dp\|alu:ALUL\|adderALU:add\|adder_32:add_32\|fullAdder_struct:\\Y:0:full32\|half_adder:first_HA " "Elaborating entity \"half_adder\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\|adderALU:add\|adder_32:add_32\|fullAdder_struct:\\Y:0:full32\|half_adder:first_HA\"" {  } { { "fullAdder_struct.vhd" "first_HA" { Text "C:/ITCE364 Quartus/P/fullAdder_struct.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271276949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_gate CPU:cpunit\|data_path:dp\|alu:ALUL\|logic_gate:a_b_AndOR " "Elaborating entity \"logic_gate\" for hierarchy \"CPU:cpunit\|data_path:dp\|alu:ALUL\|logic_gate:a_b_AndOR\"" {  } { { "alu.vhd" "a_b_AndOR" { Text "C:/ITCE364 Quartus/P/alu.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271277003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpunit\|data_path:dp\|PC:PCL " "Elaborating entity \"PC\" for hierarchy \"CPU:cpunit\|data_path:dp\|PC:PCL\"" {  } { { "data_path.vhd" "PCL" { Text "C:/ITCE364 Quartus/P/data_path.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271277046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition CPU:cpunit\|data_path:dp\|condition:CONDL " "Elaborating entity \"condition\" for hierarchy \"CPU:cpunit\|data_path:dp\|condition:CONDL\"" {  } { { "data_path.vhd" "CONDL" { Text "C:/ITCE364 Quartus/P/data_path.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271277108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 CPU:cpunit\|data_path:dp\|condition:CONDL\|decoder_3to8:dec " "Elaborating entity \"decoder_3to8\" for hierarchy \"CPU:cpunit\|data_path:dp\|condition:CONDL\|decoder_3to8:dec\"" {  } { { "condition.vhd" "dec" { Text "C:/ITCE364 Quartus/P/condition.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271277115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register CPU:cpunit\|data_path:dp\|instruction_register:IRL " "Elaborating entity \"instruction_register\" for hierarchy \"CPU:cpunit\|data_path:dp\|instruction_register:IRL\"" {  } { { "data_path.vhd" "IRL" { Text "C:/ITCE364 Quartus/P/data_path.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271277117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_interface CPU:cpunit\|data_path:dp\|memory_interface:MEML " "Elaborating entity \"memory_interface\" for hierarchy \"CPU:cpunit\|data_path:dp\|memory_interface:MEML\"" {  } { { "data_path.vhd" "MEML" { Text "C:/ITCE364 Quartus/P/data_path.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271277142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_counter CPU:cpunit\|data_path:dp\|shift_counter:shLable " "Elaborating entity \"shift_counter\" for hierarchy \"CPU:cpunit\|data_path:dp\|shift_counter:shLable\"" {  } { { "data_path.vhd" "shLable" { Text "C:/ITCE364 Quartus/P/data_path.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271277206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "src.vhd" "mem" { Text "C:/ITCE364 Quartus/P/src.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1672271277217 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1672271278363 ""}
