$date
  Fri Mar 27 08:19:37 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux2_tb $end
$var reg 4 ! d0[3:0] $end
$var reg 4 " d1[3:0] $end
$var reg 1 # s $end
$var reg 4 $ y[3:0] $end
$scope module dtu $end
$var reg 4 % d0[3:0] $end
$var reg 4 & d1[3:0] $end
$var reg 1 ' s $end
$var reg 4 ( y[3:0] $end
$var reg 1 ) sbar $end
$scope module t0 $end
$var reg 4 * a[3:0] $end
$var reg 1 + en $end
$var reg 4 , y[3:0] $end
$upscope $end
$scope module t1 $end
$var reg 4 - a[3:0] $end
$var reg 1 . en $end
$var reg 4 / y[3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUU !
bUUUU "
U#
bZZZZ $
bUUUU %
bUUUU &
U'
bZZZZ (
U)
bUUUU *
U+
bZZZZ ,
bUUUU -
U.
bZZZZ /
#20000000
b0010 !
b1000 "
0#
b0010 $
b0010 %
b1000 &
0'
b0010 (
1)
b0010 *
1+
b0010 ,
b1000 -
0.
b0010 /
#40000000
1#
b1000 $
1'
b1000 (
0)
0+
b1000 ,
1.
b1000 /
#60000000
