#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May 20 11:50:02 2025
# Process ID: 9688
# Current directory: C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dell/Desktop/test_ip_fir/test-yt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_matlab_fir'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'User_Company:SysGen:matlab_fir:1.0'. The one found in IP location 'c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_matlab_fir/ip' will take precedence over the same IP in location c:/Users/dell/Desktop/PFA_PROJET_FINAL/ip_fir/ip
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.914 ; gain = 12.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_0' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_0' (1#1) [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dds_compiler_0_0' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dds_compiler_0_0' (2#1) [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_dds_compiler_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'design_1_dds_compiler_0_0' is unconnected for instance 'dds_compiler_0' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:33]
WARNING: [Synth 8-7023] instance 'dds_compiler_0' of module 'design_1_dds_compiler_0_0' has 3 connections declared, but only 2 given [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'design_1_dds_compiler_1_0' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_dds_compiler_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dds_compiler_1_0' (3#1) [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_dds_compiler_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'design_1_dds_compiler_1_0' is unconnected for instance 'dds_compiler_1' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:36]
WARNING: [Synth 8-7023] instance 'dds_compiler_1' of module 'design_1_dds_compiler_1_0' has 3 connections declared, but only 2 given [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:36]
INFO: [Synth 8-6157] synthesizing module 'design_1_dds_compiler_0_1' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_dds_compiler_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dds_compiler_0_1' (4#1) [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_dds_compiler_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'design_1_dds_compiler_0_1' is unconnected for instance 'dds_compiler_2' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7023] instance 'dds_compiler_2' of module 'design_1_dds_compiler_0_1' has 3 connections declared, but only 2 given [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_dds_compiler_1_1' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_dds_compiler_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dds_compiler_1_1' (5#1) [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_dds_compiler_1_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'design_1_dds_compiler_1_1' is unconnected for instance 'dds_compiler_3' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:42]
WARNING: [Synth 8-7023] instance 'dds_compiler_3' of module 'design_1_dds_compiler_1_1' has 3 connections declared, but only 2 given [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_compiler_0_0' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_fir_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_compiler_0_0' (6#1) [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_fir_compiler_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_data_tready' of module 'design_1_fir_compiler_0_0' is unconnected for instance 'fir_compiler_0' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:45]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'design_1_fir_compiler_0_0' is unconnected for instance 'fir_compiler_0' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:45]
WARNING: [Synth 8-7023] instance 'fir_compiler_0' of module 'design_1_fir_compiler_0_0' has 6 connections declared, but only 4 given [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:50]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (7#1) [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_matlab_fir_0_0' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_matlab_fir_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matlab_fir_0_0' (8#1) [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.runs/synth_1/.Xil/Vivado-9688-DESKTOP-3UJVBFA/realtime/design_1_matlab_fir_0_0_stub.v:6]
ERROR: [Synth 8-439] module 'design_1_sim_clk_gen_0_0' not found [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:58]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/synth/design_1.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_wrapper' [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.285 ; gain = 66.152
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 13 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue May 20 11:50:54 2025...
