
MPS2NDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b0c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c4  08006c18  08006c18  00007c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ddc  08006ddc  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006ddc  08006ddc  00007ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006de4  08006de4  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006de4  08006de4  00007de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006de8  08006de8  00007de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006dec  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  20000060  08006e4c  00008060  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003c4  08006e4c  000083c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e15c  00000000  00000000  00008089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000243e  00000000  00000000  000161e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f18  00000000  00000000  00018628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bce  00000000  00000000  00019540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f3a  00000000  00000000  0001a10e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001246f  00000000  00000000  00032048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f8c5  00000000  00000000  000444b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3d7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004490  00000000  00000000  000d3dc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  000d8250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	08006c00 	.word	0x08006c00

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	08006c00 	.word	0x08006c00

0800014c <__aeabi_uldivmod>:
 800014c:	b953      	cbnz	r3, 8000164 <__aeabi_uldivmod+0x18>
 800014e:	b94a      	cbnz	r2, 8000164 <__aeabi_uldivmod+0x18>
 8000150:	2900      	cmp	r1, #0
 8000152:	bf08      	it	eq
 8000154:	2800      	cmpeq	r0, #0
 8000156:	bf1c      	itt	ne
 8000158:	f04f 31ff 	movne.w	r1, #4294967295
 800015c:	f04f 30ff 	movne.w	r0, #4294967295
 8000160:	f000 b98c 	b.w	800047c <__aeabi_idiv0>
 8000164:	f1ad 0c08 	sub.w	ip, sp, #8
 8000168:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800016c:	f000 f806 	bl	800017c <__udivmoddi4>
 8000170:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000174:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000178:	b004      	add	sp, #16
 800017a:	4770      	bx	lr

0800017c <__udivmoddi4>:
 800017c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000180:	9d08      	ldr	r5, [sp, #32]
 8000182:	468e      	mov	lr, r1
 8000184:	4604      	mov	r4, r0
 8000186:	4688      	mov	r8, r1
 8000188:	2b00      	cmp	r3, #0
 800018a:	d14a      	bne.n	8000222 <__udivmoddi4+0xa6>
 800018c:	428a      	cmp	r2, r1
 800018e:	4617      	mov	r7, r2
 8000190:	d962      	bls.n	8000258 <__udivmoddi4+0xdc>
 8000192:	fab2 f682 	clz	r6, r2
 8000196:	b14e      	cbz	r6, 80001ac <__udivmoddi4+0x30>
 8000198:	f1c6 0320 	rsb	r3, r6, #32
 800019c:	fa01 f806 	lsl.w	r8, r1, r6
 80001a0:	fa20 f303 	lsr.w	r3, r0, r3
 80001a4:	40b7      	lsls	r7, r6
 80001a6:	ea43 0808 	orr.w	r8, r3, r8
 80001aa:	40b4      	lsls	r4, r6
 80001ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001b0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001b4:	fa1f fc87 	uxth.w	ip, r7
 80001b8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001bc:	fb01 f20c 	mul.w	r2, r1, ip
 80001c0:	0c23      	lsrs	r3, r4, #16
 80001c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001c6:	429a      	cmp	r2, r3
 80001c8:	d909      	bls.n	80001de <__udivmoddi4+0x62>
 80001ca:	18fb      	adds	r3, r7, r3
 80001cc:	f101 30ff 	add.w	r0, r1, #4294967295
 80001d0:	f080 80eb 	bcs.w	80003aa <__udivmoddi4+0x22e>
 80001d4:	429a      	cmp	r2, r3
 80001d6:	f240 80e8 	bls.w	80003aa <__udivmoddi4+0x22e>
 80001da:	3902      	subs	r1, #2
 80001dc:	443b      	add	r3, r7
 80001de:	1a9a      	subs	r2, r3, r2
 80001e0:	fbb2 f0fe 	udiv	r0, r2, lr
 80001e4:	fb0e 2210 	mls	r2, lr, r0, r2
 80001e8:	fb00 fc0c 	mul.w	ip, r0, ip
 80001ec:	b2a3      	uxth	r3, r4
 80001ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80001f2:	459c      	cmp	ip, r3
 80001f4:	d909      	bls.n	800020a <__udivmoddi4+0x8e>
 80001f6:	18fb      	adds	r3, r7, r3
 80001f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80001fc:	f080 80d7 	bcs.w	80003ae <__udivmoddi4+0x232>
 8000200:	459c      	cmp	ip, r3
 8000202:	f240 80d4 	bls.w	80003ae <__udivmoddi4+0x232>
 8000206:	443b      	add	r3, r7
 8000208:	3802      	subs	r0, #2
 800020a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800020e:	2100      	movs	r1, #0
 8000210:	eba3 030c 	sub.w	r3, r3, ip
 8000214:	b11d      	cbz	r5, 800021e <__udivmoddi4+0xa2>
 8000216:	2200      	movs	r2, #0
 8000218:	40f3      	lsrs	r3, r6
 800021a:	e9c5 3200 	strd	r3, r2, [r5]
 800021e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000222:	428b      	cmp	r3, r1
 8000224:	d905      	bls.n	8000232 <__udivmoddi4+0xb6>
 8000226:	b10d      	cbz	r5, 800022c <__udivmoddi4+0xb0>
 8000228:	e9c5 0100 	strd	r0, r1, [r5]
 800022c:	2100      	movs	r1, #0
 800022e:	4608      	mov	r0, r1
 8000230:	e7f5      	b.n	800021e <__udivmoddi4+0xa2>
 8000232:	fab3 f183 	clz	r1, r3
 8000236:	2900      	cmp	r1, #0
 8000238:	d146      	bne.n	80002c8 <__udivmoddi4+0x14c>
 800023a:	4573      	cmp	r3, lr
 800023c:	d302      	bcc.n	8000244 <__udivmoddi4+0xc8>
 800023e:	4282      	cmp	r2, r0
 8000240:	f200 8108 	bhi.w	8000454 <__udivmoddi4+0x2d8>
 8000244:	1a84      	subs	r4, r0, r2
 8000246:	eb6e 0203 	sbc.w	r2, lr, r3
 800024a:	2001      	movs	r0, #1
 800024c:	4690      	mov	r8, r2
 800024e:	2d00      	cmp	r5, #0
 8000250:	d0e5      	beq.n	800021e <__udivmoddi4+0xa2>
 8000252:	e9c5 4800 	strd	r4, r8, [r5]
 8000256:	e7e2      	b.n	800021e <__udivmoddi4+0xa2>
 8000258:	2a00      	cmp	r2, #0
 800025a:	f000 8091 	beq.w	8000380 <__udivmoddi4+0x204>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	2e00      	cmp	r6, #0
 8000264:	f040 80a5 	bne.w	80003b2 <__udivmoddi4+0x236>
 8000268:	1a8a      	subs	r2, r1, r2
 800026a:	2101      	movs	r1, #1
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000272:	b280      	uxth	r0, r0
 8000274:	b2bc      	uxth	r4, r7
 8000276:	fbb2 fcfe 	udiv	ip, r2, lr
 800027a:	fb0e 221c 	mls	r2, lr, ip, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb04 f20c 	mul.w	r2, r4, ip
 8000286:	429a      	cmp	r2, r3
 8000288:	d907      	bls.n	800029a <__udivmoddi4+0x11e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000290:	d202      	bcs.n	8000298 <__udivmoddi4+0x11c>
 8000292:	429a      	cmp	r2, r3
 8000294:	f200 80e3 	bhi.w	800045e <__udivmoddi4+0x2e2>
 8000298:	46c4      	mov	ip, r8
 800029a:	1a9b      	subs	r3, r3, r2
 800029c:	fbb3 f2fe 	udiv	r2, r3, lr
 80002a0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002a4:	fb02 f404 	mul.w	r4, r2, r4
 80002a8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002ac:	429c      	cmp	r4, r3
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0x144>
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002b6:	d202      	bcs.n	80002be <__udivmoddi4+0x142>
 80002b8:	429c      	cmp	r4, r3
 80002ba:	f200 80cd 	bhi.w	8000458 <__udivmoddi4+0x2dc>
 80002be:	4602      	mov	r2, r0
 80002c0:	1b1b      	subs	r3, r3, r4
 80002c2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002c6:	e7a5      	b.n	8000214 <__udivmoddi4+0x98>
 80002c8:	f1c1 0620 	rsb	r6, r1, #32
 80002cc:	408b      	lsls	r3, r1
 80002ce:	fa22 f706 	lsr.w	r7, r2, r6
 80002d2:	431f      	orrs	r7, r3
 80002d4:	fa2e fa06 	lsr.w	sl, lr, r6
 80002d8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80002dc:	fbba f8f9 	udiv	r8, sl, r9
 80002e0:	fa0e fe01 	lsl.w	lr, lr, r1
 80002e4:	fa20 f306 	lsr.w	r3, r0, r6
 80002e8:	fb09 aa18 	mls	sl, r9, r8, sl
 80002ec:	fa1f fc87 	uxth.w	ip, r7
 80002f0:	ea43 030e 	orr.w	r3, r3, lr
 80002f4:	fa00 fe01 	lsl.w	lr, r0, r1
 80002f8:	fb08 f00c 	mul.w	r0, r8, ip
 80002fc:	0c1c      	lsrs	r4, r3, #16
 80002fe:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000302:	42a0      	cmp	r0, r4
 8000304:	fa02 f201 	lsl.w	r2, r2, r1
 8000308:	d90a      	bls.n	8000320 <__udivmoddi4+0x1a4>
 800030a:	193c      	adds	r4, r7, r4
 800030c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000310:	f080 809e 	bcs.w	8000450 <__udivmoddi4+0x2d4>
 8000314:	42a0      	cmp	r0, r4
 8000316:	f240 809b 	bls.w	8000450 <__udivmoddi4+0x2d4>
 800031a:	f1a8 0802 	sub.w	r8, r8, #2
 800031e:	443c      	add	r4, r7
 8000320:	1a24      	subs	r4, r4, r0
 8000322:	b298      	uxth	r0, r3
 8000324:	fbb4 f3f9 	udiv	r3, r4, r9
 8000328:	fb09 4413 	mls	r4, r9, r3, r4
 800032c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000330:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x1d0>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f103 30ff 	add.w	r0, r3, #4294967295
 800033e:	f080 8085 	bcs.w	800044c <__udivmoddi4+0x2d0>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8082 	bls.w	800044c <__udivmoddi4+0x2d0>
 8000348:	3b02      	subs	r3, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	fba0 8c02 	umull	r8, ip, r0, r2
 8000358:	4564      	cmp	r4, ip
 800035a:	4643      	mov	r3, r8
 800035c:	46e1      	mov	r9, ip
 800035e:	d364      	bcc.n	800042a <__udivmoddi4+0x2ae>
 8000360:	d061      	beq.n	8000426 <__udivmoddi4+0x2aa>
 8000362:	b15d      	cbz	r5, 800037c <__udivmoddi4+0x200>
 8000364:	ebbe 0203 	subs.w	r2, lr, r3
 8000368:	eb64 0409 	sbc.w	r4, r4, r9
 800036c:	fa04 f606 	lsl.w	r6, r4, r6
 8000370:	fa22 f301 	lsr.w	r3, r2, r1
 8000374:	431e      	orrs	r6, r3
 8000376:	40cc      	lsrs	r4, r1
 8000378:	e9c5 6400 	strd	r6, r4, [r5]
 800037c:	2100      	movs	r1, #0
 800037e:	e74e      	b.n	800021e <__udivmoddi4+0xa2>
 8000380:	fbb1 fcf2 	udiv	ip, r1, r2
 8000384:	0c01      	lsrs	r1, r0, #16
 8000386:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800038a:	b280      	uxth	r0, r0
 800038c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000390:	463b      	mov	r3, r7
 8000392:	fbb1 f1f7 	udiv	r1, r1, r7
 8000396:	4638      	mov	r0, r7
 8000398:	463c      	mov	r4, r7
 800039a:	46b8      	mov	r8, r7
 800039c:	46be      	mov	lr, r7
 800039e:	2620      	movs	r6, #32
 80003a0:	eba2 0208 	sub.w	r2, r2, r8
 80003a4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003a8:	e765      	b.n	8000276 <__udivmoddi4+0xfa>
 80003aa:	4601      	mov	r1, r0
 80003ac:	e717      	b.n	80001de <__udivmoddi4+0x62>
 80003ae:	4610      	mov	r0, r2
 80003b0:	e72b      	b.n	800020a <__udivmoddi4+0x8e>
 80003b2:	f1c6 0120 	rsb	r1, r6, #32
 80003b6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ba:	40b7      	lsls	r7, r6
 80003bc:	fa0e fe06 	lsl.w	lr, lr, r6
 80003c0:	fa20 f101 	lsr.w	r1, r0, r1
 80003c4:	ea41 010e 	orr.w	r1, r1, lr
 80003c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003cc:	fbbc f8fe 	udiv	r8, ip, lr
 80003d0:	b2bc      	uxth	r4, r7
 80003d2:	fb0e cc18 	mls	ip, lr, r8, ip
 80003d6:	fb08 f904 	mul.w	r9, r8, r4
 80003da:	0c0a      	lsrs	r2, r1, #16
 80003dc:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80003e0:	40b0      	lsls	r0, r6
 80003e2:	4591      	cmp	r9, r2
 80003e4:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80003e8:	b280      	uxth	r0, r0
 80003ea:	d93e      	bls.n	800046a <__udivmoddi4+0x2ee>
 80003ec:	18ba      	adds	r2, r7, r2
 80003ee:	f108 3cff 	add.w	ip, r8, #4294967295
 80003f2:	d201      	bcs.n	80003f8 <__udivmoddi4+0x27c>
 80003f4:	4591      	cmp	r9, r2
 80003f6:	d81f      	bhi.n	8000438 <__udivmoddi4+0x2bc>
 80003f8:	eba2 0209 	sub.w	r2, r2, r9
 80003fc:	fbb2 f9fe 	udiv	r9, r2, lr
 8000400:	fb09 f804 	mul.w	r8, r9, r4
 8000404:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000408:	b28a      	uxth	r2, r1
 800040a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800040e:	4542      	cmp	r2, r8
 8000410:	d229      	bcs.n	8000466 <__udivmoddi4+0x2ea>
 8000412:	18ba      	adds	r2, r7, r2
 8000414:	f109 31ff 	add.w	r1, r9, #4294967295
 8000418:	d2c2      	bcs.n	80003a0 <__udivmoddi4+0x224>
 800041a:	4542      	cmp	r2, r8
 800041c:	d2c0      	bcs.n	80003a0 <__udivmoddi4+0x224>
 800041e:	f1a9 0102 	sub.w	r1, r9, #2
 8000422:	443a      	add	r2, r7
 8000424:	e7bc      	b.n	80003a0 <__udivmoddi4+0x224>
 8000426:	45c6      	cmp	lr, r8
 8000428:	d29b      	bcs.n	8000362 <__udivmoddi4+0x1e6>
 800042a:	ebb8 0302 	subs.w	r3, r8, r2
 800042e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000432:	3801      	subs	r0, #1
 8000434:	46e1      	mov	r9, ip
 8000436:	e794      	b.n	8000362 <__udivmoddi4+0x1e6>
 8000438:	eba7 0909 	sub.w	r9, r7, r9
 800043c:	444a      	add	r2, r9
 800043e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000442:	f1a8 0c02 	sub.w	ip, r8, #2
 8000446:	fb09 f804 	mul.w	r8, r9, r4
 800044a:	e7db      	b.n	8000404 <__udivmoddi4+0x288>
 800044c:	4603      	mov	r3, r0
 800044e:	e77d      	b.n	800034c <__udivmoddi4+0x1d0>
 8000450:	46d0      	mov	r8, sl
 8000452:	e765      	b.n	8000320 <__udivmoddi4+0x1a4>
 8000454:	4608      	mov	r0, r1
 8000456:	e6fa      	b.n	800024e <__udivmoddi4+0xd2>
 8000458:	443b      	add	r3, r7
 800045a:	3a02      	subs	r2, #2
 800045c:	e730      	b.n	80002c0 <__udivmoddi4+0x144>
 800045e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000462:	443b      	add	r3, r7
 8000464:	e719      	b.n	800029a <__udivmoddi4+0x11e>
 8000466:	4649      	mov	r1, r9
 8000468:	e79a      	b.n	80003a0 <__udivmoddi4+0x224>
 800046a:	eba2 0209 	sub.w	r2, r2, r9
 800046e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000472:	46c4      	mov	ip, r8
 8000474:	fb09 f804 	mul.w	r8, r9, r4
 8000478:	e7c4      	b.n	8000404 <__udivmoddi4+0x288>
 800047a:	bf00      	nop

0800047c <__aeabi_idiv0>:
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop

08000480 <DelayMicro>:
extern I2C_HandleTypeDef hi2c2;
char str1[100];
uint8_t portlcd; //ˇ˜ÂÈÍ‡ ‰Îˇ ı‡ÌÂÌËˇ ‰‡ÌÌ˚ı ÔÓÚ‡ ÏËÍÓÒıÂÏ˚ ‡Ò¯ËÂÌËˇ
//------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
	micros *=(SystemCoreClock / 1000000) / 5;
 8000488:	4b0a      	ldr	r3, [pc, #40]	@ (80004b4 <DelayMicro+0x34>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a0a      	ldr	r2, [pc, #40]	@ (80004b8 <DelayMicro+0x38>)
 800048e:	fba2 2303 	umull	r2, r3, r2, r3
 8000492:	0d5b      	lsrs	r3, r3, #21
 8000494:	687a      	ldr	r2, [r7, #4]
 8000496:	fb02 f303 	mul.w	r3, r2, r3
 800049a:	607b      	str	r3, [r7, #4]
	while (micros--);
 800049c:	bf00      	nop
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	1e5a      	subs	r2, r3, #1
 80004a2:	607a      	str	r2, [r7, #4]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d1fa      	bne.n	800049e <DelayMicro+0x1e>
}
 80004a8:	bf00      	nop
 80004aa:	bf00      	nop
 80004ac:	370c      	adds	r7, #12
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bc80      	pop	{r7}
 80004b2:	4770      	bx	lr
 80004b4:	20000000 	.word	0x20000000
 80004b8:	6b5fca6b 	.word	0x6b5fca6b

080004bc <LCD_WriteByteI2CLCD>:
//------------------------------------------------
void LCD_WriteByteI2CLCD(uint8_t bt)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b084      	sub	sp, #16
 80004c0:	af02      	add	r7, sp, #8
 80004c2:	4603      	mov	r3, r0
 80004c4:	71fb      	strb	r3, [r7, #7]
	buf[0]=bt;
 80004c6:	4a08      	ldr	r2, [pc, #32]	@ (80004e8 <LCD_WriteByteI2CLCD+0x2c>)
 80004c8:	79fb      	ldrb	r3, [r7, #7]
 80004ca:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c2,(uint16_t) 0x4E,buf,1,1000);
 80004cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	2301      	movs	r3, #1
 80004d4:	4a04      	ldr	r2, [pc, #16]	@ (80004e8 <LCD_WriteByteI2CLCD+0x2c>)
 80004d6:	214e      	movs	r1, #78	@ 0x4e
 80004d8:	4804      	ldr	r0, [pc, #16]	@ (80004ec <LCD_WriteByteI2CLCD+0x30>)
 80004da:	f003 ff85 	bl	80043e8 <HAL_I2C_Master_Transmit>
}
 80004de:	bf00      	nop
 80004e0:	3708      	adds	r7, #8
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	2000007c 	.word	0x2000007c
 80004ec:	200000b0 	.word	0x200000b0

080004f0 <sendhalfbyte>:
//------------------------------------------------
void sendhalfbyte(uint8_t c)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	4603      	mov	r3, r0
 80004f8:	71fb      	strb	r3, [r7, #7]
	c<<=4;
 80004fa:	79fb      	ldrb	r3, [r7, #7]
 80004fc:	011b      	lsls	r3, r3, #4
 80004fe:	71fb      	strb	r3, [r7, #7]
	e_set();//‚ÍÎ˛˜‡ÂÏ ÎËÌË˛ E
 8000500:	4b14      	ldr	r3, [pc, #80]	@ (8000554 <sendhalfbyte+0x64>)
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	f043 0304 	orr.w	r3, r3, #4
 8000508:	b2da      	uxtb	r2, r3
 800050a:	4b12      	ldr	r3, [pc, #72]	@ (8000554 <sendhalfbyte+0x64>)
 800050c:	701a      	strb	r2, [r3, #0]
 800050e:	4b11      	ldr	r3, [pc, #68]	@ (8000554 <sendhalfbyte+0x64>)
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	4618      	mov	r0, r3
 8000514:	f7ff ffd2 	bl	80004bc <LCD_WriteByteI2CLCD>
	DelayMicro(50);
 8000518:	2032      	movs	r0, #50	@ 0x32
 800051a:	f7ff ffb1 	bl	8000480 <DelayMicro>
	LCD_WriteByteI2CLCD(portlcd|c);
 800051e:	4b0d      	ldr	r3, [pc, #52]	@ (8000554 <sendhalfbyte+0x64>)
 8000520:	781a      	ldrb	r2, [r3, #0]
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	4313      	orrs	r3, r2
 8000526:	b2db      	uxtb	r3, r3
 8000528:	4618      	mov	r0, r3
 800052a:	f7ff ffc7 	bl	80004bc <LCD_WriteByteI2CLCD>
	e_reset();//‚˚ÍÎ˛˜‡ÂÏ ÎËÌË˛ E
 800052e:	4b09      	ldr	r3, [pc, #36]	@ (8000554 <sendhalfbyte+0x64>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	f023 0304 	bic.w	r3, r3, #4
 8000536:	b2da      	uxtb	r2, r3
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <sendhalfbyte+0x64>)
 800053a:	701a      	strb	r2, [r3, #0]
 800053c:	4b05      	ldr	r3, [pc, #20]	@ (8000554 <sendhalfbyte+0x64>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	4618      	mov	r0, r3
 8000542:	f7ff ffbb 	bl	80004bc <LCD_WriteByteI2CLCD>
	DelayMicro(50);
 8000546:	2032      	movs	r0, #50	@ 0x32
 8000548:	f7ff ff9a 	bl	8000480 <DelayMicro>
}
 800054c:	bf00      	nop
 800054e:	3708      	adds	r7, #8
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	2000007d 	.word	0x2000007d

08000558 <sendbyte>:
//------------------------------------------------
void sendbyte(uint8_t c, uint8_t mode)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	460a      	mov	r2, r1
 8000562:	71fb      	strb	r3, [r7, #7]
 8000564:	4613      	mov	r3, r2
 8000566:	71bb      	strb	r3, [r7, #6]
	if(mode==0) rs_reset();
 8000568:	79bb      	ldrb	r3, [r7, #6]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d10c      	bne.n	8000588 <sendbyte+0x30>
 800056e:	4b15      	ldr	r3, [pc, #84]	@ (80005c4 <sendbyte+0x6c>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	f023 0301 	bic.w	r3, r3, #1
 8000576:	b2da      	uxtb	r2, r3
 8000578:	4b12      	ldr	r3, [pc, #72]	@ (80005c4 <sendbyte+0x6c>)
 800057a:	701a      	strb	r2, [r3, #0]
 800057c:	4b11      	ldr	r3, [pc, #68]	@ (80005c4 <sendbyte+0x6c>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	4618      	mov	r0, r3
 8000582:	f7ff ff9b 	bl	80004bc <LCD_WriteByteI2CLCD>
 8000586:	e00b      	b.n	80005a0 <sendbyte+0x48>
	else rs_set();
 8000588:	4b0e      	ldr	r3, [pc, #56]	@ (80005c4 <sendbyte+0x6c>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	b2da      	uxtb	r2, r3
 8000592:	4b0c      	ldr	r3, [pc, #48]	@ (80005c4 <sendbyte+0x6c>)
 8000594:	701a      	strb	r2, [r3, #0]
 8000596:	4b0b      	ldr	r3, [pc, #44]	@ (80005c4 <sendbyte+0x6c>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	4618      	mov	r0, r3
 800059c:	f7ff ff8e 	bl	80004bc <LCD_WriteByteI2CLCD>
	uint8_t hc=0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	73fb      	strb	r3, [r7, #15]
	hc=c>>4;
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	091b      	lsrs	r3, r3, #4
 80005a8:	73fb      	strb	r3, [r7, #15]
	sendhalfbyte(hc);sendhalfbyte(c);
 80005aa:	7bfb      	ldrb	r3, [r7, #15]
 80005ac:	4618      	mov	r0, r3
 80005ae:	f7ff ff9f 	bl	80004f0 <sendhalfbyte>
 80005b2:	79fb      	ldrb	r3, [r7, #7]
 80005b4:	4618      	mov	r0, r3
 80005b6:	f7ff ff9b 	bl	80004f0 <sendhalfbyte>
}
 80005ba:	bf00      	nop
 80005bc:	3710      	adds	r7, #16
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	2000007d 	.word	0x2000007d

080005c8 <LCD_String>:
{
	sendbyte(ch,1);
}
//------------------------------------------------
void LCD_String(char* st)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	73fb      	strb	r3, [r7, #15]
	while(st[i]!=0)
 80005d4:	e00a      	b.n	80005ec <LCD_String+0x24>
	{
		sendbyte(st[i],1);
 80005d6:	7bfb      	ldrb	r3, [r7, #15]
 80005d8:	687a      	ldr	r2, [r7, #4]
 80005da:	4413      	add	r3, r2
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2101      	movs	r1, #1
 80005e0:	4618      	mov	r0, r3
 80005e2:	f7ff ffb9 	bl	8000558 <sendbyte>
		i++;
 80005e6:	7bfb      	ldrb	r3, [r7, #15]
 80005e8:	3301      	adds	r3, #1
 80005ea:	73fb      	strb	r3, [r7, #15]
	while(st[i]!=0)
 80005ec:	7bfb      	ldrb	r3, [r7, #15]
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	4413      	add	r3, r2
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d1ee      	bne.n	80005d6 <LCD_String+0xe>
	}
}
 80005f8:	bf00      	nop
 80005fa:	bf00      	nop
 80005fc:	3710      	adds	r7, #16
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
	...

08000604 <LCD_SetPos>:
//------------------------------------------------
void LCD_SetPos(uint8_t x, uint8_t y)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	4603      	mov	r3, r0
 800060c:	460a      	mov	r2, r1
 800060e:	71fb      	strb	r3, [r7, #7]
 8000610:	4613      	mov	r3, r2
 8000612:	71bb      	strb	r3, [r7, #6]
	switch(y)
 8000614:	79bb      	ldrb	r3, [r7, #6]
 8000616:	2b03      	cmp	r3, #3
 8000618:	d846      	bhi.n	80006a8 <LCD_SetPos+0xa4>
 800061a:	a201      	add	r2, pc, #4	@ (adr r2, 8000620 <LCD_SetPos+0x1c>)
 800061c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000620:	08000631 	.word	0x08000631
 8000624:	08000649 	.word	0x08000649
 8000628:	08000669 	.word	0x08000669
 800062c:	08000689 	.word	0x08000689
	{
		case 0:
			sendbyte(x|0x80,0);
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000636:	b2db      	uxtb	r3, r3
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f7ff ff8c 	bl	8000558 <sendbyte>
			HAL_Delay(1);
 8000640:	2001      	movs	r0, #1
 8000642:	f002 fc05 	bl	8002e50 <HAL_Delay>
			break;
 8000646:	e02f      	b.n	80006a8 <LCD_SetPos+0xa4>
		case 1:
			sendbyte((0x40+x)|0x80,0);
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	3340      	adds	r3, #64	@ 0x40
 800064c:	b2db      	uxtb	r3, r3
 800064e:	b25b      	sxtb	r3, r3
 8000650:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000654:	b25b      	sxtb	r3, r3
 8000656:	b2db      	uxtb	r3, r3
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f7ff ff7c 	bl	8000558 <sendbyte>
			HAL_Delay(1);
 8000660:	2001      	movs	r0, #1
 8000662:	f002 fbf5 	bl	8002e50 <HAL_Delay>
			break;
 8000666:	e01f      	b.n	80006a8 <LCD_SetPos+0xa4>
		case 2:
			sendbyte((0x14+x)|0x80,0);
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	3314      	adds	r3, #20
 800066c:	b2db      	uxtb	r3, r3
 800066e:	b25b      	sxtb	r3, r3
 8000670:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000674:	b25b      	sxtb	r3, r3
 8000676:	b2db      	uxtb	r3, r3
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f7ff ff6c 	bl	8000558 <sendbyte>
			HAL_Delay(1);
 8000680:	2001      	movs	r0, #1
 8000682:	f002 fbe5 	bl	8002e50 <HAL_Delay>
			break;
 8000686:	e00f      	b.n	80006a8 <LCD_SetPos+0xa4>
		case 3:
			sendbyte((0x54+x)|0x80,0);
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	3354      	adds	r3, #84	@ 0x54
 800068c:	b2db      	uxtb	r3, r3
 800068e:	b25b      	sxtb	r3, r3
 8000690:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000694:	b25b      	sxtb	r3, r3
 8000696:	b2db      	uxtb	r3, r3
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff ff5c 	bl	8000558 <sendbyte>
			HAL_Delay(1);
 80006a0:	2001      	movs	r0, #1
 80006a2:	f002 fbd5 	bl	8002e50 <HAL_Delay>
			break;
 80006a6:	bf00      	nop
	}
}
 80006a8:	bf00      	nop
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <LCD_ini>:
//------------------------------------------------
void LCD_ini(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	HAL_Delay(15);
 80006b4:	200f      	movs	r0, #15
 80006b6:	f002 fbcb 	bl	8002e50 <HAL_Delay>
	sendhalfbyte(0x03);
 80006ba:	2003      	movs	r0, #3
 80006bc:	f7ff ff18 	bl	80004f0 <sendhalfbyte>
	HAL_Delay(4);
 80006c0:	2004      	movs	r0, #4
 80006c2:	f002 fbc5 	bl	8002e50 <HAL_Delay>
	sendhalfbyte(0x03);
 80006c6:	2003      	movs	r0, #3
 80006c8:	f7ff ff12 	bl	80004f0 <sendhalfbyte>
	DelayMicro(100);
 80006cc:	2064      	movs	r0, #100	@ 0x64
 80006ce:	f7ff fed7 	bl	8000480 <DelayMicro>
	sendhalfbyte(0x03);
 80006d2:	2003      	movs	r0, #3
 80006d4:	f7ff ff0c 	bl	80004f0 <sendhalfbyte>
	HAL_Delay(1);
 80006d8:	2001      	movs	r0, #1
 80006da:	f002 fbb9 	bl	8002e50 <HAL_Delay>
	sendhalfbyte(0x02);
 80006de:	2002      	movs	r0, #2
 80006e0:	f7ff ff06 	bl	80004f0 <sendhalfbyte>
	HAL_Delay(1);
 80006e4:	2001      	movs	r0, #1
 80006e6:	f002 fbb3 	bl	8002e50 <HAL_Delay>
	sendbyte(0x28,0);//ÂÊËÏ 4 ·ËÚ, 2 ÎËÌËË (‰Îˇ Ì‡¯Â„Ó ·ÓÎ¸¯Ó„Ó ‰ËÒÔÎÂˇ ˝ÚÓ 4 ÎËÌËË, ¯ËÙÚ 5ı8	
 80006ea:	2100      	movs	r1, #0
 80006ec:	2028      	movs	r0, #40	@ 0x28
 80006ee:	f7ff ff33 	bl	8000558 <sendbyte>
	HAL_Delay(1);
 80006f2:	2001      	movs	r0, #1
 80006f4:	f002 fbac 	bl	8002e50 <HAL_Delay>
	sendbyte(0x0C,0);//‰ËÒÔÎÂÈ ‚ÍÎ˛˜‡ÂÏ (D=1), ÍÛÒÓ˚ ÌËÍ‡ÍËÂ ÌÂ ÌÛÊÌ˚
 80006f8:	2100      	movs	r1, #0
 80006fa:	200c      	movs	r0, #12
 80006fc:	f7ff ff2c 	bl	8000558 <sendbyte>
	HAL_Delay(1);
 8000700:	2001      	movs	r0, #1
 8000702:	f002 fba5 	bl	8002e50 <HAL_Delay>
	sendbyte(0x01,0);//Û·ÂÂÏ ÏÛÒÓ
 8000706:	2100      	movs	r1, #0
 8000708:	2001      	movs	r0, #1
 800070a:	f7ff ff25 	bl	8000558 <sendbyte>
	HAL_Delay(2);
 800070e:	2002      	movs	r0, #2
 8000710:	f002 fb9e 	bl	8002e50 <HAL_Delay>
	sendbyte(0x06,0);//ÔË¯ÂÏ ‚ÎÂ‚Ó
 8000714:	2100      	movs	r1, #0
 8000716:	2006      	movs	r0, #6
 8000718:	f7ff ff1e 	bl	8000558 <sendbyte>
	HAL_Delay(1);
 800071c:	2001      	movs	r0, #1
 800071e:	f002 fb97 	bl	8002e50 <HAL_Delay>
	setled();//ÔÓ‰Ò‚ÂÚÍ‡
 8000722:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <LCD_ini+0xa8>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	f043 0308 	orr.w	r3, r3, #8
 800072a:	b2da      	uxtb	r2, r3
 800072c:	4b0a      	ldr	r3, [pc, #40]	@ (8000758 <LCD_ini+0xa8>)
 800072e:	701a      	strb	r2, [r3, #0]
 8000730:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <LCD_ini+0xa8>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fec1 	bl	80004bc <LCD_WriteByteI2CLCD>
	setwrite();//Á‡ÔËÒ¸
 800073a:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <LCD_ini+0xa8>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	f023 0302 	bic.w	r3, r3, #2
 8000742:	b2da      	uxtb	r2, r3
 8000744:	4b04      	ldr	r3, [pc, #16]	@ (8000758 <LCD_ini+0xa8>)
 8000746:	701a      	strb	r2, [r3, #0]
 8000748:	4b03      	ldr	r3, [pc, #12]	@ (8000758 <LCD_ini+0xa8>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	4618      	mov	r0, r3
 800074e:	f7ff feb5 	bl	80004bc <LCD_WriteByteI2CLCD>
}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	2000007d 	.word	0x2000007d

0800075c <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 800075c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000760:	b088      	sub	sp, #32
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000764:	f002 fb12 	bl	8002d8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000768:	f000 fe5c 	bl	8001424 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800076c:	f001 f884 	bl	8001878 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000770:	f001 f802 	bl	8001778 <MX_TIM4_Init>
  MX_ADC1_Init();
 8000774:	f000 febc 	bl	80014f0 <MX_ADC1_Init>
  MX_I2C2_Init();
 8000778:	f000 ff2c 	bl	80015d4 <MX_I2C2_Init>
  MX_TIM1_Init();
 800077c:	f000 ff5e 	bl	800163c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000780:	f000 ffae 	bl	80016e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	LCD_ini();  //–í–∫–ª—é—á–∞–µ–º –ñ–ö –¥–∏—Å–ø–ª–µ–π
 8000784:	f7ff ff94 	bl	80006b0 <LCD_ini>
	TM1637_brightness(BRIGHTEST); //–í—ã—Å—Ç–∞–≤–ª—è–µ–º —è—Ä–∫–æ—Å—Ç—å LED –¥–∏—Å–ø–ª–µ—è –Ω–∞ –º–∞–∫—Å–∏–º—É–º
 8000788:	2007      	movs	r0, #7
 800078a:	f002 fab1 	bl	8002cf0 <TM1637_brightness>
	        /*–ü—Ä–æ–≤–µ—Ä–∫–∞ –ø—Ä–∏ —Å—Ç–∞—Ä—Ç–µ*/
////////////////////////////////////////////////////////////////
/*–í—Å–µ —Å–≤–µ—Ç–æ–¥–∏–æ–¥—ã –≤–∫–ª—é—á–∞—Ç—Å—è*/
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_8,GPIO_PIN_SET);
 800078e:	2201      	movs	r2, #1
 8000790:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000794:	48e3      	ldr	r0, [pc, #908]	@ (8000b24 <main+0x3c8>)
 8000796:	f003 fc9a 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 800079a:	2201      	movs	r2, #1
 800079c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007a0:	48e0      	ldr	r0, [pc, #896]	@ (8000b24 <main+0x3c8>)
 80007a2:	f003 fc94 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_10,GPIO_PIN_SET);
 80007a6:	2201      	movs	r2, #1
 80007a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007ac:	48dd      	ldr	r0, [pc, #884]	@ (8000b24 <main+0x3c8>)
 80007ae:	f003 fc8e 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_11,GPIO_PIN_SET);
 80007b2:	2201      	movs	r2, #1
 80007b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007b8:	48da      	ldr	r0, [pc, #872]	@ (8000b24 <main+0x3c8>)
 80007ba:	f003 fc88 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_4,GPIO_PIN_SET);
 80007be:	2201      	movs	r2, #1
 80007c0:	2110      	movs	r1, #16
 80007c2:	48d9      	ldr	r0, [pc, #868]	@ (8000b28 <main+0x3cc>)
 80007c4:	f003 fc83 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_5,GPIO_PIN_SET);
 80007c8:	2201      	movs	r2, #1
 80007ca:	2120      	movs	r1, #32
 80007cc:	48d6      	ldr	r0, [pc, #856]	@ (8000b28 <main+0x3cc>)
 80007ce:	f003 fc7e 	bl	80040ce <HAL_GPIO_WritePin>
////////////////////////////////////////////////////////////////
/*–ù–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ –∑–∞–≥–æ—Ä–∞—é—Ç—Å—è –≤—Å–µ —ç–ª–µ–º–µ–Ω—Ç—ã*/
		LCD_SetPos(15, 0);
 80007d2:	2100      	movs	r1, #0
 80007d4:	200f      	movs	r0, #15
 80007d6:	f7ff ff15 	bl	8000604 <LCD_SetPos>
		sprintf(str,"|");
 80007da:	49d4      	ldr	r1, [pc, #848]	@ (8000b2c <main+0x3d0>)
 80007dc:	48d4      	ldr	r0, [pc, #848]	@ (8000b30 <main+0x3d4>)
 80007de:	f005 fd67 	bl	80062b0 <siprintf>
		LCD_String(str);
 80007e2:	48d3      	ldr	r0, [pc, #844]	@ (8000b30 <main+0x3d4>)
 80007e4:	f7ff fef0 	bl	80005c8 <LCD_String>
		LCD_SetPos(15, 1);
 80007e8:	2101      	movs	r1, #1
 80007ea:	200f      	movs	r0, #15
 80007ec:	f7ff ff0a 	bl	8000604 <LCD_SetPos>
		sprintf(str,"|");
 80007f0:	49ce      	ldr	r1, [pc, #824]	@ (8000b2c <main+0x3d0>)
 80007f2:	48cf      	ldr	r0, [pc, #828]	@ (8000b30 <main+0x3d4>)
 80007f4:	f005 fd5c 	bl	80062b0 <siprintf>
		LCD_String(str);
 80007f8:	48cd      	ldr	r0, [pc, #820]	@ (8000b30 <main+0x3d4>)
 80007fa:	f7ff fee5 	bl	80005c8 <LCD_String>
		LCD_SetPos(15, 2);
 80007fe:	2102      	movs	r1, #2
 8000800:	200f      	movs	r0, #15
 8000802:	f7ff feff 	bl	8000604 <LCD_SetPos>
		sprintf(str,"|");
 8000806:	49c9      	ldr	r1, [pc, #804]	@ (8000b2c <main+0x3d0>)
 8000808:	48c9      	ldr	r0, [pc, #804]	@ (8000b30 <main+0x3d4>)
 800080a:	f005 fd51 	bl	80062b0 <siprintf>
		LCD_String(str);
 800080e:	48c8      	ldr	r0, [pc, #800]	@ (8000b30 <main+0x3d4>)
 8000810:	f7ff feda 	bl	80005c8 <LCD_String>
		LCD_SetPos(15, 3);
 8000814:	2103      	movs	r1, #3
 8000816:	200f      	movs	r0, #15
 8000818:	f7ff fef4 	bl	8000604 <LCD_SetPos>
		sprintf(str,"|");
 800081c:	49c3      	ldr	r1, [pc, #780]	@ (8000b2c <main+0x3d0>)
 800081e:	48c4      	ldr	r0, [pc, #784]	@ (8000b30 <main+0x3d4>)
 8000820:	f005 fd46 	bl	80062b0 <siprintf>
		LCD_String(str);
 8000824:	48c2      	ldr	r0, [pc, #776]	@ (8000b30 <main+0x3d4>)
 8000826:	f7ff fecf 	bl	80005c8 <LCD_String>
		LCD_SetPos(0, 0);
 800082a:	2100      	movs	r1, #0
 800082c:	2000      	movs	r0, #0
 800082e:	f7ff fee9 	bl	8000604 <LCD_SetPos>
		sprintf(str,"Power\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF");
 8000832:	49c0      	ldr	r1, [pc, #768]	@ (8000b34 <main+0x3d8>)
 8000834:	48be      	ldr	r0, [pc, #760]	@ (8000b30 <main+0x3d4>)
 8000836:	f005 fd3b 	bl	80062b0 <siprintf>
		LCD_String(str);
 800083a:	48bd      	ldr	r0, [pc, #756]	@ (8000b30 <main+0x3d4>)
 800083c:	f7ff fec4 	bl	80005c8 <LCD_String>
		LCD_SetPos(0, 1);
 8000840:	2101      	movs	r1, #1
 8000842:	2000      	movs	r0, #0
 8000844:	f7ff fede 	bl	8000604 <LCD_SetPos>
		sprintf(str,"Mileage:0000000");
 8000848:	49bb      	ldr	r1, [pc, #748]	@ (8000b38 <main+0x3dc>)
 800084a:	48b9      	ldr	r0, [pc, #740]	@ (8000b30 <main+0x3d4>)
 800084c:	f005 fd30 	bl	80062b0 <siprintf>
		LCD_String(str);
 8000850:	48b7      	ldr	r0, [pc, #732]	@ (8000b30 <main+0x3d4>)
 8000852:	f7ff feb9 	bl	80005c8 <LCD_String>
		LCD_SetPos(0, 2);
 8000856:	2102      	movs	r1, #2
 8000858:	2000      	movs	r0, #0
 800085a:	f7ff fed3 	bl	8000604 <LCD_SetPos>
		sprintf(str,"RPM:0000  0000");
 800085e:	49b7      	ldr	r1, [pc, #732]	@ (8000b3c <main+0x3e0>)
 8000860:	48b3      	ldr	r0, [pc, #716]	@ (8000b30 <main+0x3d4>)
 8000862:	f005 fd25 	bl	80062b0 <siprintf>
		LCD_String(str);
 8000866:	48b2      	ldr	r0, [pc, #712]	@ (8000b30 <main+0x3d4>)
 8000868:	f7ff feae 	bl	80005c8 <LCD_String>
		LCD_SetPos(0, 3);
 800086c:	2103      	movs	r1, #3
 800086e:	2000      	movs	r0, #0
 8000870:	f7ff fec8 	bl	8000604 <LCD_SetPos>
		sprintf(str,"DNR");
 8000874:	49b2      	ldr	r1, [pc, #712]	@ (8000b40 <main+0x3e4>)
 8000876:	48ae      	ldr	r0, [pc, #696]	@ (8000b30 <main+0x3d4>)
 8000878:	f005 fd1a 	bl	80062b0 <siprintf>
		LCD_String(str);
 800087c:	48ac      	ldr	r0, [pc, #688]	@ (8000b30 <main+0x3d4>)
 800087e:	f7ff fea3 	bl	80005c8 <LCD_String>
		LCD_SetPos(4, 3);
 8000882:	2103      	movs	r1, #3
 8000884:	2004      	movs	r0, #4
 8000886:	f7ff febd 	bl	8000604 <LCD_SetPos>
		sprintf(str,"!WARNING!");
 800088a:	49ae      	ldr	r1, [pc, #696]	@ (8000b44 <main+0x3e8>)
 800088c:	48a8      	ldr	r0, [pc, #672]	@ (8000b30 <main+0x3d4>)
 800088e:	f005 fd0f 	bl	80062b0 <siprintf>
		LCD_String(str);
 8000892:	48a7      	ldr	r0, [pc, #668]	@ (8000b30 <main+0x3d4>)
 8000894:	f7ff fe98 	bl	80005c8 <LCD_String>
		LCD_SetPos(17, 0);
 8000898:	2100      	movs	r1, #0
 800089a:	2011      	movs	r0, #17
 800089c:	f7ff feb2 	bl	8000604 <LCD_SetPos>
		sprintf(str,"ABS");
 80008a0:	49a9      	ldr	r1, [pc, #676]	@ (8000b48 <main+0x3ec>)
 80008a2:	48a3      	ldr	r0, [pc, #652]	@ (8000b30 <main+0x3d4>)
 80008a4:	f005 fd04 	bl	80062b0 <siprintf>
		LCD_String(str);
 80008a8:	48a1      	ldr	r0, [pc, #644]	@ (8000b30 <main+0x3d4>)
 80008aa:	f7ff fe8d 	bl	80005c8 <LCD_String>
		LCD_SetPos(17, 1);
 80008ae:	2101      	movs	r1, #1
 80008b0:	2011      	movs	r0, #17
 80008b2:	f7ff fea7 	bl	8000604 <LCD_SetPos>
		sprintf(str,"<!>");
 80008b6:	49a5      	ldr	r1, [pc, #660]	@ (8000b4c <main+0x3f0>)
 80008b8:	489d      	ldr	r0, [pc, #628]	@ (8000b30 <main+0x3d4>)
 80008ba:	f005 fcf9 	bl	80062b0 <siprintf>
		LCD_String(str);
 80008be:	489c      	ldr	r0, [pc, #624]	@ (8000b30 <main+0x3d4>)
 80008c0:	f7ff fe82 	bl	80005c8 <LCD_String>
		LCD_SetPos(18, 2);
 80008c4:	2102      	movs	r1, #2
 80008c6:	2012      	movs	r0, #18
 80008c8:	f7ff fe9c 	bl	8000604 <LCD_SetPos>
		sprintf(str,"=D");
 80008cc:	49a0      	ldr	r1, [pc, #640]	@ (8000b50 <main+0x3f4>)
 80008ce:	4898      	ldr	r0, [pc, #608]	@ (8000b30 <main+0x3d4>)
 80008d0:	f005 fcee 	bl	80062b0 <siprintf>
		LCD_String(str);
 80008d4:	4896      	ldr	r0, [pc, #600]	@ (8000b30 <main+0x3d4>)
 80008d6:	f7ff fe77 	bl	80005c8 <LCD_String>
		LCD_SetPos(16, 3);
 80008da:	2103      	movs	r1, #3
 80008dc:	2010      	movs	r0, #16
 80008de:	f7ff fe91 	bl	8000604 <LCD_SetPos>
		sprintf(str,"STOP");
 80008e2:	499c      	ldr	r1, [pc, #624]	@ (8000b54 <main+0x3f8>)
 80008e4:	4892      	ldr	r0, [pc, #584]	@ (8000b30 <main+0x3d4>)
 80008e6:	f005 fce3 	bl	80062b0 <siprintf>
		LCD_String(str);
 80008ea:	4891      	ldr	r0, [pc, #580]	@ (8000b30 <main+0x3d4>)
 80008ec:	f7ff fe6c 	bl	80005c8 <LCD_String>
///////////////////////////////////////////////////////////////////////////////////////////
/*–ù–∞ LED –¥–∏—Å–ø–ª–µ–µ –¥–æ—Ä–æ–∂–∫–∞ –¥–µ–ª–∞–µ—Ç 2 –∫—Ä—É–≥–∞, —Å–∏–º–≤–æ–ª–∏–∑–∏—Ä—É—è –∑–∞–≥—Ä—É–∑–∫—É*/
		TM1637_display(0,18);TM1637_display(1,18);TM1637_display(2,18);TM1637_display(3,18);
 80008f0:	2112      	movs	r1, #18
 80008f2:	2000      	movs	r0, #0
 80008f4:	f002 f984 	bl	8002c00 <TM1637_display>
 80008f8:	2112      	movs	r1, #18
 80008fa:	2001      	movs	r0, #1
 80008fc:	f002 f980 	bl	8002c00 <TM1637_display>
 8000900:	2112      	movs	r1, #18
 8000902:	2002      	movs	r0, #2
 8000904:	f002 f97c 	bl	8002c00 <TM1637_display>
 8000908:	2112      	movs	r1, #18
 800090a:	2003      	movs	r0, #3
 800090c:	f002 f978 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 8000910:	2032      	movs	r0, #50	@ 0x32
 8000912:	f002 fa9d 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,19);	TM1637_display(1,19);	TM1637_display(2,19);	TM1637_display(3,19);
 8000916:	2113      	movs	r1, #19
 8000918:	2000      	movs	r0, #0
 800091a:	f002 f971 	bl	8002c00 <TM1637_display>
 800091e:	2113      	movs	r1, #19
 8000920:	2001      	movs	r0, #1
 8000922:	f002 f96d 	bl	8002c00 <TM1637_display>
 8000926:	2113      	movs	r1, #19
 8000928:	2002      	movs	r0, #2
 800092a:	f002 f969 	bl	8002c00 <TM1637_display>
 800092e:	2113      	movs	r1, #19
 8000930:	2003      	movs	r0, #3
 8000932:	f002 f965 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 8000936:	2032      	movs	r0, #50	@ 0x32
 8000938:	f002 fa8a 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,20);TM1637_display(1,20);TM1637_display(2,20);TM1637_display(3,20);
 800093c:	2114      	movs	r1, #20
 800093e:	2000      	movs	r0, #0
 8000940:	f002 f95e 	bl	8002c00 <TM1637_display>
 8000944:	2114      	movs	r1, #20
 8000946:	2001      	movs	r0, #1
 8000948:	f002 f95a 	bl	8002c00 <TM1637_display>
 800094c:	2114      	movs	r1, #20
 800094e:	2002      	movs	r0, #2
 8000950:	f002 f956 	bl	8002c00 <TM1637_display>
 8000954:	2114      	movs	r1, #20
 8000956:	2003      	movs	r0, #3
 8000958:	f002 f952 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 800095c:	2032      	movs	r0, #50	@ 0x32
 800095e:	f002 fa77 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,21);TM1637_display(1,21);TM1637_display(2,21);TM1637_display(3,21);
 8000962:	2115      	movs	r1, #21
 8000964:	2000      	movs	r0, #0
 8000966:	f002 f94b 	bl	8002c00 <TM1637_display>
 800096a:	2115      	movs	r1, #21
 800096c:	2001      	movs	r0, #1
 800096e:	f002 f947 	bl	8002c00 <TM1637_display>
 8000972:	2115      	movs	r1, #21
 8000974:	2002      	movs	r0, #2
 8000976:	f002 f943 	bl	8002c00 <TM1637_display>
 800097a:	2115      	movs	r1, #21
 800097c:	2003      	movs	r0, #3
 800097e:	f002 f93f 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 8000982:	2032      	movs	r0, #50	@ 0x32
 8000984:	f002 fa64 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,22);TM1637_display(1,22);TM1637_display(2,22);TM1637_display(3,22);
 8000988:	2116      	movs	r1, #22
 800098a:	2000      	movs	r0, #0
 800098c:	f002 f938 	bl	8002c00 <TM1637_display>
 8000990:	2116      	movs	r1, #22
 8000992:	2001      	movs	r0, #1
 8000994:	f002 f934 	bl	8002c00 <TM1637_display>
 8000998:	2116      	movs	r1, #22
 800099a:	2002      	movs	r0, #2
 800099c:	f002 f930 	bl	8002c00 <TM1637_display>
 80009a0:	2116      	movs	r1, #22
 80009a2:	2003      	movs	r0, #3
 80009a4:	f002 f92c 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 80009a8:	2032      	movs	r0, #50	@ 0x32
 80009aa:	f002 fa51 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,23);TM1637_display(1,23);TM1637_display(2,23);TM1637_display(3,23);
 80009ae:	2117      	movs	r1, #23
 80009b0:	2000      	movs	r0, #0
 80009b2:	f002 f925 	bl	8002c00 <TM1637_display>
 80009b6:	2117      	movs	r1, #23
 80009b8:	2001      	movs	r0, #1
 80009ba:	f002 f921 	bl	8002c00 <TM1637_display>
 80009be:	2117      	movs	r1, #23
 80009c0:	2002      	movs	r0, #2
 80009c2:	f002 f91d 	bl	8002c00 <TM1637_display>
 80009c6:	2117      	movs	r1, #23
 80009c8:	2003      	movs	r0, #3
 80009ca:	f002 f919 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 80009ce:	2032      	movs	r0, #50	@ 0x32
 80009d0:	f002 fa3e 	bl	8002e50 <HAL_Delay>

		TM1637_display(0,18);TM1637_display(1,18);TM1637_display(2,18);TM1637_display(3,18);
 80009d4:	2112      	movs	r1, #18
 80009d6:	2000      	movs	r0, #0
 80009d8:	f002 f912 	bl	8002c00 <TM1637_display>
 80009dc:	2112      	movs	r1, #18
 80009de:	2001      	movs	r0, #1
 80009e0:	f002 f90e 	bl	8002c00 <TM1637_display>
 80009e4:	2112      	movs	r1, #18
 80009e6:	2002      	movs	r0, #2
 80009e8:	f002 f90a 	bl	8002c00 <TM1637_display>
 80009ec:	2112      	movs	r1, #18
 80009ee:	2003      	movs	r0, #3
 80009f0:	f002 f906 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 80009f4:	2032      	movs	r0, #50	@ 0x32
 80009f6:	f002 fa2b 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,19);TM1637_display(1,19);TM1637_display(2,19);TM1637_display(3,19);
 80009fa:	2113      	movs	r1, #19
 80009fc:	2000      	movs	r0, #0
 80009fe:	f002 f8ff 	bl	8002c00 <TM1637_display>
 8000a02:	2113      	movs	r1, #19
 8000a04:	2001      	movs	r0, #1
 8000a06:	f002 f8fb 	bl	8002c00 <TM1637_display>
 8000a0a:	2113      	movs	r1, #19
 8000a0c:	2002      	movs	r0, #2
 8000a0e:	f002 f8f7 	bl	8002c00 <TM1637_display>
 8000a12:	2113      	movs	r1, #19
 8000a14:	2003      	movs	r0, #3
 8000a16:	f002 f8f3 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 8000a1a:	2032      	movs	r0, #50	@ 0x32
 8000a1c:	f002 fa18 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,20);TM1637_display(1,20);TM1637_display(2,20);TM1637_display(3,20);
 8000a20:	2114      	movs	r1, #20
 8000a22:	2000      	movs	r0, #0
 8000a24:	f002 f8ec 	bl	8002c00 <TM1637_display>
 8000a28:	2114      	movs	r1, #20
 8000a2a:	2001      	movs	r0, #1
 8000a2c:	f002 f8e8 	bl	8002c00 <TM1637_display>
 8000a30:	2114      	movs	r1, #20
 8000a32:	2002      	movs	r0, #2
 8000a34:	f002 f8e4 	bl	8002c00 <TM1637_display>
 8000a38:	2114      	movs	r1, #20
 8000a3a:	2003      	movs	r0, #3
 8000a3c:	f002 f8e0 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 8000a40:	2032      	movs	r0, #50	@ 0x32
 8000a42:	f002 fa05 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,21);TM1637_display(1,21);TM1637_display(2,21);TM1637_display(3,21);
 8000a46:	2115      	movs	r1, #21
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f002 f8d9 	bl	8002c00 <TM1637_display>
 8000a4e:	2115      	movs	r1, #21
 8000a50:	2001      	movs	r0, #1
 8000a52:	f002 f8d5 	bl	8002c00 <TM1637_display>
 8000a56:	2115      	movs	r1, #21
 8000a58:	2002      	movs	r0, #2
 8000a5a:	f002 f8d1 	bl	8002c00 <TM1637_display>
 8000a5e:	2115      	movs	r1, #21
 8000a60:	2003      	movs	r0, #3
 8000a62:	f002 f8cd 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 8000a66:	2032      	movs	r0, #50	@ 0x32
 8000a68:	f002 f9f2 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,22);TM1637_display(1,22);TM1637_display(2,22);TM1637_display(3,22);
 8000a6c:	2116      	movs	r1, #22
 8000a6e:	2000      	movs	r0, #0
 8000a70:	f002 f8c6 	bl	8002c00 <TM1637_display>
 8000a74:	2116      	movs	r1, #22
 8000a76:	2001      	movs	r0, #1
 8000a78:	f002 f8c2 	bl	8002c00 <TM1637_display>
 8000a7c:	2116      	movs	r1, #22
 8000a7e:	2002      	movs	r0, #2
 8000a80:	f002 f8be 	bl	8002c00 <TM1637_display>
 8000a84:	2116      	movs	r1, #22
 8000a86:	2003      	movs	r0, #3
 8000a88:	f002 f8ba 	bl	8002c00 <TM1637_display>
		HAL_Delay(50);
 8000a8c:	2032      	movs	r0, #50	@ 0x32
 8000a8e:	f002 f9df 	bl	8002e50 <HAL_Delay>
		TM1637_display(0,24);TM1637_display(1,24);TM1637_display(2,24);TM1637_display(3,24);
 8000a92:	2118      	movs	r1, #24
 8000a94:	2000      	movs	r0, #0
 8000a96:	f002 f8b3 	bl	8002c00 <TM1637_display>
 8000a9a:	2118      	movs	r1, #24
 8000a9c:	2001      	movs	r0, #1
 8000a9e:	f002 f8af 	bl	8002c00 <TM1637_display>
 8000aa2:	2118      	movs	r1, #24
 8000aa4:	2002      	movs	r0, #2
 8000aa6:	f002 f8ab 	bl	8002c00 <TM1637_display>
 8000aaa:	2118      	movs	r1, #24
 8000aac:	2003      	movs	r0, #3
 8000aae:	f002 f8a7 	bl	8002c00 <TM1637_display>
		HAL_Delay(100);
 8000ab2:	2064      	movs	r0, #100	@ 0x64
 8000ab4:	f002 f9cc 	bl	8002e50 <HAL_Delay>
		TM1637_clearDisplay();
 8000ab8:	f002 f92c 	bl	8002d14 <TM1637_clearDisplay>
		HAL_Delay(500);
 8000abc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ac0:	f002 f9c6 	bl	8002e50 <HAL_Delay>
/////////////////////////////////////////////////////////////////////////////////////////////
/*–í—Å–µ —Å–≤–µ—Ç–æ–¥–∏–æ–¥—ã –ø–æ—Ç—É—Ö–∞—é—Ç*/
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_8,GPIO_PIN_RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000aca:	4816      	ldr	r0, [pc, #88]	@ (8000b24 <main+0x3c8>)
 8000acc:	f003 faff 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ad6:	4813      	ldr	r0, [pc, #76]	@ (8000b24 <main+0x3c8>)
 8000ad8:	f003 faf9 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_10,GPIO_PIN_RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ae2:	4810      	ldr	r0, [pc, #64]	@ (8000b24 <main+0x3c8>)
 8000ae4:	f003 faf3 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_11,GPIO_PIN_RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000aee:	480d      	ldr	r0, [pc, #52]	@ (8000b24 <main+0x3c8>)
 8000af0:	f003 faed 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_4,GPIO_PIN_RESET);
 8000af4:	2200      	movs	r2, #0
 8000af6:	2110      	movs	r1, #16
 8000af8:	480b      	ldr	r0, [pc, #44]	@ (8000b28 <main+0x3cc>)
 8000afa:	f003 fae8 	bl	80040ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_5,GPIO_PIN_RESET);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2120      	movs	r1, #32
 8000b02:	4809      	ldr	r0, [pc, #36]	@ (8000b28 <main+0x3cc>)
 8000b04:	f003 fae3 	bl	80040ce <HAL_GPIO_WritePin>
////////////////////////////////////////////////////////
/*–ì–∞—Å–Ω—É—Ç —ç–ª–µ–º–µ–Ω—Ç—ã –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ, –∏–º–µ—é—â–∏–µ –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ*/
	LCD_SetPos(0, 0);
 8000b08:	2100      	movs	r1, #0
 8000b0a:	2000      	movs	r0, #0
 8000b0c:	f7ff fd7a 	bl	8000604 <LCD_SetPos>
	sprintf(str,"Power          "); //–î–æ—Ä–æ–∂–∫–∞ POWER
 8000b10:	4911      	ldr	r1, [pc, #68]	@ (8000b58 <main+0x3fc>)
 8000b12:	4807      	ldr	r0, [pc, #28]	@ (8000b30 <main+0x3d4>)
 8000b14:	f005 fbcc 	bl	80062b0 <siprintf>
	LCD_String(str);
 8000b18:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <main+0x3d4>)
 8000b1a:	f7ff fd55 	bl	80005c8 <LCD_String>
	LCD_SetPos(0, 3);
 8000b1e:	2103      	movs	r1, #3
 8000b20:	e01c      	b.n	8000b5c <main+0x400>
 8000b22:	bf00      	nop
 8000b24:	40010800 	.word	0x40010800
 8000b28:	40010c00 	.word	0x40010c00
 8000b2c:	08006c18 	.word	0x08006c18
 8000b30:	2000020c 	.word	0x2000020c
 8000b34:	08006c1c 	.word	0x08006c1c
 8000b38:	08006c2c 	.word	0x08006c2c
 8000b3c:	08006c3c 	.word	0x08006c3c
 8000b40:	08006c4c 	.word	0x08006c4c
 8000b44:	08006c50 	.word	0x08006c50
 8000b48:	08006c5c 	.word	0x08006c5c
 8000b4c:	08006c60 	.word	0x08006c60
 8000b50:	08006c64 	.word	0x08006c64
 8000b54:	08006c68 	.word	0x08006c68
 8000b58:	08006c70 	.word	0x08006c70
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f7ff fd51 	bl	8000604 <LCD_SetPos>
	sprintf(str,"   "); //Drive mode
 8000b62:	49ba      	ldr	r1, [pc, #744]	@ (8000e4c <main+0x6f0>)
 8000b64:	48ba      	ldr	r0, [pc, #744]	@ (8000e50 <main+0x6f4>)
 8000b66:	f005 fba3 	bl	80062b0 <siprintf>
	LCD_String(str);
 8000b6a:	48b9      	ldr	r0, [pc, #740]	@ (8000e50 <main+0x6f4>)
 8000b6c:	f7ff fd2c 	bl	80005c8 <LCD_String>
	LCD_SetPos(4, 3);
 8000b70:	2103      	movs	r1, #3
 8000b72:	2004      	movs	r0, #4
 8000b74:	f7ff fd46 	bl	8000604 <LCD_SetPos>
	sprintf(str,"         "); //–í—ã–∫–ª—é—á–∞–µ–º !WARNING!
 8000b78:	49b6      	ldr	r1, [pc, #728]	@ (8000e54 <main+0x6f8>)
 8000b7a:	48b5      	ldr	r0, [pc, #724]	@ (8000e50 <main+0x6f4>)
 8000b7c:	f005 fb98 	bl	80062b0 <siprintf>
	LCD_String(str);
 8000b80:	48b3      	ldr	r0, [pc, #716]	@ (8000e50 <main+0x6f4>)
 8000b82:	f7ff fd21 	bl	80005c8 <LCD_String>
	LCD_SetPos(17, 0);
 8000b86:	2100      	movs	r1, #0
 8000b88:	2011      	movs	r0, #17
 8000b8a:	f7ff fd3b 	bl	8000604 <LCD_SetPos>
	sprintf(str,"   "); //–í—ã–∫–ª—é—á–∞–µ–º ABS
 8000b8e:	49af      	ldr	r1, [pc, #700]	@ (8000e4c <main+0x6f0>)
 8000b90:	48af      	ldr	r0, [pc, #700]	@ (8000e50 <main+0x6f4>)
 8000b92:	f005 fb8d 	bl	80062b0 <siprintf>
	LCD_String(str);
 8000b96:	48ae      	ldr	r0, [pc, #696]	@ (8000e50 <main+0x6f4>)
 8000b98:	f7ff fd16 	bl	80005c8 <LCD_String>
	LCD_SetPos(17, 1);
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	2011      	movs	r0, #17
 8000ba0:	f7ff fd30 	bl	8000604 <LCD_SetPos>
	sprintf(str,"   "); //–í—ã–∫–ª—é—á–∞–µ–º –∞–≤–∞—Ä–∏–π–∫—É –∏ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∏
 8000ba4:	49a9      	ldr	r1, [pc, #676]	@ (8000e4c <main+0x6f0>)
 8000ba6:	48aa      	ldr	r0, [pc, #680]	@ (8000e50 <main+0x6f4>)
 8000ba8:	f005 fb82 	bl	80062b0 <siprintf>
	LCD_String(str);
 8000bac:	48a8      	ldr	r0, [pc, #672]	@ (8000e50 <main+0x6f4>)
 8000bae:	f7ff fd0b 	bl	80005c8 <LCD_String>
	LCD_SetPos(18, 2);
 8000bb2:	2102      	movs	r1, #2
 8000bb4:	2012      	movs	r0, #18
 8000bb6:	f7ff fd25 	bl	8000604 <LCD_SetPos>
	sprintf(str,"  "); //–í—ã–∫–ª—é—á–∞–µ–º —Ñ–∞—Ä—ã
 8000bba:	49a7      	ldr	r1, [pc, #668]	@ (8000e58 <main+0x6fc>)
 8000bbc:	48a4      	ldr	r0, [pc, #656]	@ (8000e50 <main+0x6f4>)
 8000bbe:	f005 fb77 	bl	80062b0 <siprintf>
	LCD_String(str);
 8000bc2:	48a3      	ldr	r0, [pc, #652]	@ (8000e50 <main+0x6f4>)
 8000bc4:	f7ff fd00 	bl	80005c8 <LCD_String>
	LCD_SetPos(16, 3);
 8000bc8:	2103      	movs	r1, #3
 8000bca:	2010      	movs	r0, #16
 8000bcc:	f7ff fd1a 	bl	8000604 <LCD_SetPos>
	sprintf(str,"    "); //–í—ã–∫–ª—é—á–∞–µ–º —Ä—É—á–Ω–∏–∫ "STOP"
 8000bd0:	49a2      	ldr	r1, [pc, #648]	@ (8000e5c <main+0x700>)
 8000bd2:	489f      	ldr	r0, [pc, #636]	@ (8000e50 <main+0x6f4>)
 8000bd4:	f005 fb6c 	bl	80062b0 <siprintf>
	LCD_String(str);
 8000bd8:	489d      	ldr	r0, [pc, #628]	@ (8000e50 <main+0x6f4>)
 8000bda:	f7ff fcf5 	bl	80005c8 <LCD_String>

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
  HAL_TIM_Base_Start_IT(&htim1); //–°—Ç–∞—Ä—Ç—É–µ–º —Ç–∞–π–º–µ—Ä 1 –ø–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—é (–¥–ª—è —Å–≤–µ—Ç–æ–¥–∏–æ–¥–æ–≤).
 8000bde:	48a0      	ldr	r0, [pc, #640]	@ (8000e60 <main+0x704>)
 8000be0:	f004 fc5c 	bl	800549c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2); //–°—Ç–∞—Ä—Ç—É–µ–º —Ç–∞–π–º–µ—Ä 1 –ø–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—é (–¥–ª—è –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–≥–æ —Ä–µ–∑–∏—Å—Ç–æ—Ä–∞).
 8000be4:	489f      	ldr	r0, [pc, #636]	@ (8000e64 <main+0x708>)
 8000be6:	f004 fc59 	bl	800549c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); //–°—Ç–∞—Ä—Ç—É–µ–º —Ç–∞–π–º–µ—Ä 4 (–ø–æ –®–ò–ú –∫–∞–Ω–∞–ª—É 1) –¥–ª—è –¥—Ä–∞–π–≤–µ—Ä–∞
 8000bea:	2100      	movs	r1, #0
 8000bec:	489e      	ldr	r0, [pc, #632]	@ (8000e68 <main+0x70c>)
 8000bee:	f004 fcf7 	bl	80055e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); //–°—Ç–∞—Ä—Ç—É–µ–º —Ç–∞–π–º–µ—Ä 4 (–ø–æ –®–ò–ú –∫–∞–Ω–∞–ª—É 2) –¥–ª—è –¥—Ä–∞–π–≤–µ—Ä–∞
 8000bf2:	2104      	movs	r1, #4
 8000bf4:	489c      	ldr	r0, [pc, #624]	@ (8000e68 <main+0x70c>)
 8000bf6:	f004 fcf3 	bl	80055e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); //–°—Ç–∞—Ä—Ç—É–µ–º —Ç–∞–π–º–µ—Ä 4 (–ø–æ –®–ò–ú –∫–∞–Ω–∞–ª—É 3) –¥–ª—è –¥—Ä–∞–π–≤–µ—Ä–∞
 8000bfa:	2108      	movs	r1, #8
 8000bfc:	489a      	ldr	r0, [pc, #616]	@ (8000e68 <main+0x70c>)
 8000bfe:	f004 fcef 	bl	80055e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); //–°—Ç–∞—Ä—Ç—É–µ–º —Ç–∞–π–º–µ—Ä 4 (–ø–æ –®–ò–ú –∫–∞–Ω–∞–ª—É 4) –¥–ª—è –¥—Ä–∞–π–≤–µ—Ä–∞
 8000c02:	210c      	movs	r1, #12
 8000c04:	4898      	ldr	r0, [pc, #608]	@ (8000e68 <main+0x70c>)
 8000c06:	f004 fceb 	bl	80055e0 <HAL_TIM_PWM_Start>
	HAL_ADC_Start_IT(&hadc1);  //–°—Ç–∞—Ä—Ç—É–µ–º –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –ê–¶–ü 1
 8000c0a:	4898      	ldr	r0, [pc, #608]	@ (8000e6c <main+0x710>)
 8000c0c:	f002 fa1c 	bl	8003048 <HAL_ADC_Start_IT>
 // TM1637_brightness(BRIGHTEST); //–í—ã—Å—Ç–∞–≤–ª—è–µ–º —è—Ä–∫–æ—Å—Ç—å LED –¥–∏—Å–ø–ª–µ—è –Ω–∞ –º–∞–∫—Å–∏–º—É–º
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
/*–í–≤–æ–¥–∏–º –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–ª—è –≤—ã–≤–æ–¥–∞ –Ω–∞ –¥–∏—Å–ø–ª–µ–∏ —ç–ª–µ–º–µ–Ω—Ç–æ–≤ –≤ –º–æ–º–µ–Ω—Ç –∏—Ö –≤—ã–∑–æ–≤–∞*/
uint16_t led=0; //–°–∫–æ—Ä–æ—Å—Ç—å –Ω–∞ LED –¥–∏—Å–ø–ª–µ–µ (–º/–º–∏–Ω)
 8000c10:	2300      	movs	r3, #0
 8000c12:	83fb      	strh	r3, [r7, #30]
  uint64_t Mileages=0; //–ü—Ä–æ–±–µ–≥
 8000c14:	f04f 0200 	mov.w	r2, #0
 8000c18:	f04f 0300 	mov.w	r3, #0
 8000c1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint16_t RPMls=0; //–û–±–æ—Ä–æ—Ç—ã –ª–µ–≤–æ–≥–æ –∫–æ–ª–µ—Å–∞
 8000c20:	2300      	movs	r3, #0
 8000c22:	81fb      	strh	r3, [r7, #14]
	uint16_t RPMrs=0; //–û–±–æ—Ä–æ—Ç—ã –ø—Ä–∞–≤–æ–≥–æ –∫–æ–ª–µ—Å–∞
 8000c24:	2300      	movs	r3, #0
 8000c26:	81bb      	strh	r3, [r7, #12]
	uint8_t lights=0; //–§–∞—Ä—ã
 8000c28:	2300      	movs	r3, #0
 8000c2a:	72fb      	strb	r3, [r7, #11]
	uint8_t lp=0; //–õ–µ–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	72bb      	strb	r3, [r7, #10]
  uint8_t rp=0;  //–ü—Ä–∞–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫
 8000c30:	2300      	movs	r3, #0
 8000c32:	727b      	strb	r3, [r7, #9]
	uint8_t p=0;  //–ê–≤–∞—Ä–∏–π–∫–∞
 8000c34:	2300      	movs	r3, #0
 8000c36:	723b      	strb	r3, [r7, #8]
	uint8_t ff=0;  //POWER- –¥–æ—Ä–æ–∂–∫–∞
 8000c38:	2300      	movs	r3, #0
 8000c3a:	71fb      	strb	r3, [r7, #7]
	uint8_t hb=0;  //–†—É—á–Ω–∏–∫ (HandBreak)
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	71bb      	strb	r3, [r7, #6]
	uint8_t w=0; //!WARNING!
 8000c40:	2300      	movs	r3, #0
 8000c42:	717b      	strb	r3, [r7, #5]
	uint8_t abs=0; //ABS
 8000c44:	2300      	movs	r3, #0
 8000c46:	713b      	strb	r3, [r7, #4]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		/*–í—ã–≤–æ–¥ –∑–Ω–∞—á–µ–Ω–∏—è –Ω–∞ LED –¥–∏—Å–ø–ª–µ–π*/
///////////////////////////////////////////////////////////////////////////
		if(led!=(RPMl+RPMr)/175){
 8000c48:	8bfa      	ldrh	r2, [r7, #30]
 8000c4a:	4b89      	ldr	r3, [pc, #548]	@ (8000e70 <main+0x714>)
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4b88      	ldr	r3, [pc, #544]	@ (8000e74 <main+0x718>)
 8000c52:	881b      	ldrh	r3, [r3, #0]
 8000c54:	440b      	add	r3, r1
 8000c56:	4988      	ldr	r1, [pc, #544]	@ (8000e78 <main+0x71c>)
 8000c58:	fb81 0103 	smull	r0, r1, r1, r3
 8000c5c:	1189      	asrs	r1, r1, #6
 8000c5e:	17db      	asrs	r3, r3, #31
 8000c60:	1acb      	subs	r3, r1, r3
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d01c      	beq.n	8000ca0 <main+0x544>
	    TM1637_display_all((RPMl+RPMr)/175);  //–í—ã–≤–æ–¥–∏–º —Å–∫–æ—Ä–æ—Å—Ç—å –≤ –º–µ—Ç—Ä–∞—Ö –≤ –º–∏–Ω—É—Ç—É
 8000c66:	4b82      	ldr	r3, [pc, #520]	@ (8000e70 <main+0x714>)
 8000c68:	881b      	ldrh	r3, [r3, #0]
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	4b81      	ldr	r3, [pc, #516]	@ (8000e74 <main+0x718>)
 8000c6e:	881b      	ldrh	r3, [r3, #0]
 8000c70:	4413      	add	r3, r2
 8000c72:	4a81      	ldr	r2, [pc, #516]	@ (8000e78 <main+0x71c>)
 8000c74:	fb82 1203 	smull	r1, r2, r2, r3
 8000c78:	1192      	asrs	r2, r2, #6
 8000c7a:	17db      	asrs	r3, r3, #31
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	4618      	mov	r0, r3
 8000c82:	f001 fff1 	bl	8002c68 <TM1637_display_all>
			led=(RPMl+RPMr)/175;
 8000c86:	4b7a      	ldr	r3, [pc, #488]	@ (8000e70 <main+0x714>)
 8000c88:	881b      	ldrh	r3, [r3, #0]
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	4b79      	ldr	r3, [pc, #484]	@ (8000e74 <main+0x718>)
 8000c8e:	881b      	ldrh	r3, [r3, #0]
 8000c90:	4413      	add	r3, r2
 8000c92:	4a79      	ldr	r2, [pc, #484]	@ (8000e78 <main+0x71c>)
 8000c94:	fb82 1203 	smull	r1, r2, r2, r3
 8000c98:	1192      	asrs	r2, r2, #6
 8000c9a:	17db      	asrs	r3, r3, #31
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	83fb      	strh	r3, [r7, #30]

  /* USER CODE BEGIN 3 */
		                                /*–í—ã–≤–æ–¥ –∑–Ω–∞—á–µ–Ω–∏–π –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–π*/
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	  /*–ü—Ä–æ–±–µ–≥*/
		if(Mileages!=(Mileage1+Mileage2)/3806){
 8000ca0:	4b76      	ldr	r3, [pc, #472]	@ (8000e7c <main+0x720>)
 8000ca2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ca6:	4b76      	ldr	r3, [pc, #472]	@ (8000e80 <main+0x724>)
 8000ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cac:	1884      	adds	r4, r0, r2
 8000cae:	eb41 0503 	adc.w	r5, r1, r3
 8000cb2:	f640 62de 	movw	r2, #3806	@ 0xede
 8000cb6:	f04f 0300 	mov.w	r3, #0
 8000cba:	4620      	mov	r0, r4
 8000cbc:	4629      	mov	r1, r5
 8000cbe:	f7ff fa45 	bl	800014c <__aeabi_uldivmod>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	4610      	mov	r0, r2
 8000cc8:	4619      	mov	r1, r3
 8000cca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4282      	cmpeq	r2, r0
 8000cd4:	d034      	beq.n	8000d40 <main+0x5e4>
			LCD_SetPos(8, 1);
 8000cd6:	2101      	movs	r1, #1
 8000cd8:	2008      	movs	r0, #8
 8000cda:	f7ff fc93 	bl	8000604 <LCD_SetPos>
			sprintf(str,"%07d",(Mileage1+Mileage2)/3806); //–í—ã–≤–æ–¥–∏–º –ø—Ä–æ–±–µ–≥
 8000cde:	4b67      	ldr	r3, [pc, #412]	@ (8000e7c <main+0x720>)
 8000ce0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ce4:	4b66      	ldr	r3, [pc, #408]	@ (8000e80 <main+0x724>)
 8000ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cea:	eb10 0802 	adds.w	r8, r0, r2
 8000cee:	eb41 0903 	adc.w	r9, r1, r3
 8000cf2:	f640 62de 	movw	r2, #3806	@ 0xede
 8000cf6:	f04f 0300 	mov.w	r3, #0
 8000cfa:	4640      	mov	r0, r8
 8000cfc:	4649      	mov	r1, r9
 8000cfe:	f7ff fa25 	bl	800014c <__aeabi_uldivmod>
 8000d02:	4602      	mov	r2, r0
 8000d04:	460b      	mov	r3, r1
 8000d06:	495f      	ldr	r1, [pc, #380]	@ (8000e84 <main+0x728>)
 8000d08:	4851      	ldr	r0, [pc, #324]	@ (8000e50 <main+0x6f4>)
 8000d0a:	f005 fad1 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000d0e:	4850      	ldr	r0, [pc, #320]	@ (8000e50 <main+0x6f4>)
 8000d10:	f7ff fc5a 	bl	80005c8 <LCD_String>
			Mileages=(Mileage1+Mileage2)/3806;
 8000d14:	4b59      	ldr	r3, [pc, #356]	@ (8000e7c <main+0x720>)
 8000d16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d1a:	4b59      	ldr	r3, [pc, #356]	@ (8000e80 <main+0x724>)
 8000d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d20:	eb10 0a02 	adds.w	sl, r0, r2
 8000d24:	eb41 0b03 	adc.w	fp, r1, r3
 8000d28:	f640 62de 	movw	r2, #3806	@ 0xede
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	4650      	mov	r0, sl
 8000d32:	4659      	mov	r1, fp
 8000d34:	f7ff fa0a 	bl	800014c <__aeabi_uldivmod>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
		}
////////////////////////////////////
	  /*RPM*/
		if(RPMls!=RPMl/34){
 8000d40:	4b4b      	ldr	r3, [pc, #300]	@ (8000e70 <main+0x714>)
 8000d42:	881b      	ldrh	r3, [r3, #0]
 8000d44:	4a50      	ldr	r2, [pc, #320]	@ (8000e88 <main+0x72c>)
 8000d46:	fba2 2303 	umull	r2, r3, r2, r3
 8000d4a:	095b      	lsrs	r3, r3, #5
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	89fa      	ldrh	r2, [r7, #14]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d019      	beq.n	8000d88 <main+0x62c>
			LCD_SetPos(4, 2);
 8000d54:	2102      	movs	r1, #2
 8000d56:	2004      	movs	r0, #4
 8000d58:	f7ff fc54 	bl	8000604 <LCD_SetPos>
			sprintf(str,"%04d",RPMl/34); //–í—ã–≤–æ–¥–∏–º –æ–±–æ—Ä–æ—Ç—ã –ø–µ—Ä–≤–æ–≥–æ –¥–≤–∏–≥–∞—Ç–µ–ª—è
 8000d5c:	4b44      	ldr	r3, [pc, #272]	@ (8000e70 <main+0x714>)
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	4a49      	ldr	r2, [pc, #292]	@ (8000e88 <main+0x72c>)
 8000d62:	fba2 2303 	umull	r2, r3, r2, r3
 8000d66:	095b      	lsrs	r3, r3, #5
 8000d68:	b29b      	uxth	r3, r3
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	4947      	ldr	r1, [pc, #284]	@ (8000e8c <main+0x730>)
 8000d6e:	4838      	ldr	r0, [pc, #224]	@ (8000e50 <main+0x6f4>)
 8000d70:	f005 fa9e 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000d74:	4836      	ldr	r0, [pc, #216]	@ (8000e50 <main+0x6f4>)
 8000d76:	f7ff fc27 	bl	80005c8 <LCD_String>
			RPMls=RPMl/34;
 8000d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e70 <main+0x714>)
 8000d7c:	881b      	ldrh	r3, [r3, #0]
 8000d7e:	4a42      	ldr	r2, [pc, #264]	@ (8000e88 <main+0x72c>)
 8000d80:	fba2 2303 	umull	r2, r3, r2, r3
 8000d84:	095b      	lsrs	r3, r3, #5
 8000d86:	81fb      	strh	r3, [r7, #14]
		}
		if(RPMrs!=RPMr/34){
 8000d88:	4b3a      	ldr	r3, [pc, #232]	@ (8000e74 <main+0x718>)
 8000d8a:	881b      	ldrh	r3, [r3, #0]
 8000d8c:	4a3e      	ldr	r2, [pc, #248]	@ (8000e88 <main+0x72c>)
 8000d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d92:	095b      	lsrs	r3, r3, #5
 8000d94:	b29b      	uxth	r3, r3
 8000d96:	89ba      	ldrh	r2, [r7, #12]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d019      	beq.n	8000dd0 <main+0x674>
			LCD_SetPos(10, 2);
 8000d9c:	2102      	movs	r1, #2
 8000d9e:	200a      	movs	r0, #10
 8000da0:	f7ff fc30 	bl	8000604 <LCD_SetPos>
			sprintf(str,"%04d",RPMr/34); //–í—ã–≤–æ–¥–∏–º –æ–±–æ—Ä–æ—Ç—ã –≤—Ç–æ—Ä–æ–≥–æ –¥–≤–∏–≥–∞—Ç–µ–ª—è
 8000da4:	4b33      	ldr	r3, [pc, #204]	@ (8000e74 <main+0x718>)
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	4a37      	ldr	r2, [pc, #220]	@ (8000e88 <main+0x72c>)
 8000daa:	fba2 2303 	umull	r2, r3, r2, r3
 8000dae:	095b      	lsrs	r3, r3, #5
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	461a      	mov	r2, r3
 8000db4:	4935      	ldr	r1, [pc, #212]	@ (8000e8c <main+0x730>)
 8000db6:	4826      	ldr	r0, [pc, #152]	@ (8000e50 <main+0x6f4>)
 8000db8:	f005 fa7a 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000dbc:	4824      	ldr	r0, [pc, #144]	@ (8000e50 <main+0x6f4>)
 8000dbe:	f7ff fc03 	bl	80005c8 <LCD_String>
			RPMrs=RPMr/34;
 8000dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8000e74 <main+0x718>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	4a30      	ldr	r2, [pc, #192]	@ (8000e88 <main+0x72c>)
 8000dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dcc:	095b      	lsrs	r3, r3, #5
 8000dce:	81bb      	strh	r3, [r7, #12]
		}
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	  /*–§–∞—Ä—ã*/
		if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_9)==GPIO_PIN_RESET&&lights==0){
 8000dd0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dd4:	482e      	ldr	r0, [pc, #184]	@ (8000e90 <main+0x734>)
 8000dd6:	f003 f963 	bl	80040a0 <HAL_GPIO_ReadPin>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d10f      	bne.n	8000e00 <main+0x6a4>
 8000de0:	7afb      	ldrb	r3, [r7, #11]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d10c      	bne.n	8000e00 <main+0x6a4>
			LCD_SetPos(18, 2);
 8000de6:	2102      	movs	r1, #2
 8000de8:	2012      	movs	r0, #18
 8000dea:	f7ff fc0b 	bl	8000604 <LCD_SetPos>
			sprintf(str,"  ");
 8000dee:	491a      	ldr	r1, [pc, #104]	@ (8000e58 <main+0x6fc>)
 8000df0:	4817      	ldr	r0, [pc, #92]	@ (8000e50 <main+0x6f4>)
 8000df2:	f005 fa5d 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000df6:	4816      	ldr	r0, [pc, #88]	@ (8000e50 <main+0x6f4>)
 8000df8:	f7ff fbe6 	bl	80005c8 <LCD_String>
			lights=1;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	72fb      	strb	r3, [r7, #11]
		}
		if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_9)==GPIO_PIN_SET&&lights==1){
 8000e00:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e04:	4822      	ldr	r0, [pc, #136]	@ (8000e90 <main+0x734>)
 8000e06:	f003 f94b 	bl	80040a0 <HAL_GPIO_ReadPin>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d10f      	bne.n	8000e30 <main+0x6d4>
 8000e10:	7afb      	ldrb	r3, [r7, #11]
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d10c      	bne.n	8000e30 <main+0x6d4>
			LCD_SetPos(18, 2);
 8000e16:	2102      	movs	r1, #2
 8000e18:	2012      	movs	r0, #18
 8000e1a:	f7ff fbf3 	bl	8000604 <LCD_SetPos>
			sprintf(str,"=D");
 8000e1e:	491d      	ldr	r1, [pc, #116]	@ (8000e94 <main+0x738>)
 8000e20:	480b      	ldr	r0, [pc, #44]	@ (8000e50 <main+0x6f4>)
 8000e22:	f005 fa45 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000e26:	480a      	ldr	r0, [pc, #40]	@ (8000e50 <main+0x6f4>)
 8000e28:	f7ff fbce 	bl	80005c8 <LCD_String>
			lights=0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	72fb      	strb	r3, [r7, #11]
		}
/////////////////////////////////////////////////////////////
		/*Drive mode*/
			if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_0)==GPIO_PIN_SET){
 8000e30:	2101      	movs	r1, #1
 8000e32:	4819      	ldr	r0, [pc, #100]	@ (8000e98 <main+0x73c>)
 8000e34:	f003 f934 	bl	80040a0 <HAL_GPIO_ReadPin>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d136      	bne.n	8000eac <main+0x750>
				LCD_SetPos(0, 3);
 8000e3e:	2103      	movs	r1, #3
 8000e40:	2000      	movs	r0, #0
 8000e42:	f7ff fbdf 	bl	8000604 <LCD_SetPos>
				sprintf(str,"D  ");
 8000e46:	4915      	ldr	r1, [pc, #84]	@ (8000e9c <main+0x740>)
 8000e48:	e02a      	b.n	8000ea0 <main+0x744>
 8000e4a:	bf00      	nop
 8000e4c:	08006c80 	.word	0x08006c80
 8000e50:	2000020c 	.word	0x2000020c
 8000e54:	08006c84 	.word	0x08006c84
 8000e58:	08006c90 	.word	0x08006c90
 8000e5c:	08006c94 	.word	0x08006c94
 8000e60:	20000104 	.word	0x20000104
 8000e64:	2000014c 	.word	0x2000014c
 8000e68:	20000194 	.word	0x20000194
 8000e6c:	20000080 	.word	0x20000080
 8000e70:	200001ec 	.word	0x200001ec
 8000e74:	200001ee 	.word	0x200001ee
 8000e78:	5d9f7391 	.word	0x5d9f7391
 8000e7c:	200001f8 	.word	0x200001f8
 8000e80:	20000200 	.word	0x20000200
 8000e84:	08006c9c 	.word	0x08006c9c
 8000e88:	f0f0f0f1 	.word	0xf0f0f0f1
 8000e8c:	08006ca4 	.word	0x08006ca4
 8000e90:	40010800 	.word	0x40010800
 8000e94:	08006c64 	.word	0x08006c64
 8000e98:	40010c00 	.word	0x40010c00
 8000e9c:	08006cac 	.word	0x08006cac
 8000ea0:	48b0      	ldr	r0, [pc, #704]	@ (8001164 <main+0xa08>)
 8000ea2:	f005 fa05 	bl	80062b0 <siprintf>
				LCD_String(str);
 8000ea6:	48af      	ldr	r0, [pc, #700]	@ (8001164 <main+0xa08>)
 8000ea8:	f7ff fb8e 	bl	80005c8 <LCD_String>
			}
			if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_1)==GPIO_PIN_SET){
 8000eac:	2102      	movs	r1, #2
 8000eae:	48ae      	ldr	r0, [pc, #696]	@ (8001168 <main+0xa0c>)
 8000eb0:	f003 f8f6 	bl	80040a0 <HAL_GPIO_ReadPin>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d10a      	bne.n	8000ed0 <main+0x774>
				LCD_SetPos(0, 3);
 8000eba:	2103      	movs	r1, #3
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	f7ff fba1 	bl	8000604 <LCD_SetPos>
				sprintf(str,"  R");
 8000ec2:	49aa      	ldr	r1, [pc, #680]	@ (800116c <main+0xa10>)
 8000ec4:	48a7      	ldr	r0, [pc, #668]	@ (8001164 <main+0xa08>)
 8000ec6:	f005 f9f3 	bl	80062b0 <siprintf>
				LCD_String(str);
 8000eca:	48a6      	ldr	r0, [pc, #664]	@ (8001164 <main+0xa08>)
 8000ecc:	f7ff fb7c 	bl	80005c8 <LCD_String>
			}
		 if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_0)==GPIO_PIN_RESET&&HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_1)==GPIO_PIN_RESET){
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	48a5      	ldr	r0, [pc, #660]	@ (8001168 <main+0xa0c>)
 8000ed4:	f003 f8e4 	bl	80040a0 <HAL_GPIO_ReadPin>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d111      	bne.n	8000f02 <main+0x7a6>
 8000ede:	2102      	movs	r1, #2
 8000ee0:	48a1      	ldr	r0, [pc, #644]	@ (8001168 <main+0xa0c>)
 8000ee2:	f003 f8dd 	bl	80040a0 <HAL_GPIO_ReadPin>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d10a      	bne.n	8000f02 <main+0x7a6>
				LCD_SetPos(0, 3);
 8000eec:	2103      	movs	r1, #3
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f7ff fb88 	bl	8000604 <LCD_SetPos>
				sprintf(str," N ");
 8000ef4:	499e      	ldr	r1, [pc, #632]	@ (8001170 <main+0xa14>)
 8000ef6:	489b      	ldr	r0, [pc, #620]	@ (8001164 <main+0xa08>)
 8000ef8:	f005 f9da 	bl	80062b0 <siprintf>
				LCD_String(str);
 8000efc:	4899      	ldr	r0, [pc, #612]	@ (8001164 <main+0xa08>)
 8000efe:	f7ff fb63 	bl	80005c8 <LCD_String>
			 }
//////////////////////////////////////////////////////////////
 /*–ü–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∏*/
		 /*–õ–µ–≤—ã–π*/
		if(LpLCD==3){
 8000f02:	4b9c      	ldr	r3, [pc, #624]	@ (8001174 <main+0xa18>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d10c      	bne.n	8000f24 <main+0x7c8>
			LCD_SetPos(17, 1);
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	2011      	movs	r0, #17
 8000f0e:	f7ff fb79 	bl	8000604 <LCD_SetPos>
			sprintf(str,"<");
 8000f12:	4999      	ldr	r1, [pc, #612]	@ (8001178 <main+0xa1c>)
 8000f14:	4893      	ldr	r0, [pc, #588]	@ (8001164 <main+0xa08>)
 8000f16:	f005 f9cb 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000f1a:	4892      	ldr	r0, [pc, #584]	@ (8001164 <main+0xa08>)
 8000f1c:	f7ff fb54 	bl	80005c8 <LCD_String>
			lp=0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	72bb      	strb	r3, [r7, #10]
			}
    if(LpLCD==2){
 8000f24:	4b93      	ldr	r3, [pc, #588]	@ (8001174 <main+0xa18>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d10a      	bne.n	8000f42 <main+0x7e6>
		 LCD_SetPos(17, 1);
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	2011      	movs	r0, #17
 8000f30:	f7ff fb68 	bl	8000604 <LCD_SetPos>
			sprintf(str," ");
 8000f34:	4991      	ldr	r1, [pc, #580]	@ (800117c <main+0xa20>)
 8000f36:	488b      	ldr	r0, [pc, #556]	@ (8001164 <main+0xa08>)
 8000f38:	f005 f9ba 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000f3c:	4889      	ldr	r0, [pc, #548]	@ (8001164 <main+0xa08>)
 8000f3e:	f7ff fb43 	bl	80005c8 <LCD_String>
		}
		if(LpLCD==1&&lp==0){
 8000f42:	4b8c      	ldr	r3, [pc, #560]	@ (8001174 <main+0xa18>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d112      	bne.n	8000f70 <main+0x814>
 8000f4a:	7abb      	ldrb	r3, [r7, #10]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d10f      	bne.n	8000f70 <main+0x814>
			LCD_SetPos(17, 1);
 8000f50:	2101      	movs	r1, #1
 8000f52:	2011      	movs	r0, #17
 8000f54:	f7ff fb56 	bl	8000604 <LCD_SetPos>
			sprintf(str," ");
 8000f58:	4988      	ldr	r1, [pc, #544]	@ (800117c <main+0xa20>)
 8000f5a:	4882      	ldr	r0, [pc, #520]	@ (8001164 <main+0xa08>)
 8000f5c:	f005 f9a8 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000f60:	4880      	ldr	r0, [pc, #512]	@ (8001164 <main+0xa08>)
 8000f62:	f7ff fb31 	bl	80005c8 <LCD_String>
			LpLCD=0;
 8000f66:	4b83      	ldr	r3, [pc, #524]	@ (8001174 <main+0xa18>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	701a      	strb	r2, [r3, #0]
			lp=1;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	72bb      	strb	r3, [r7, #10]
		}
		/*–ü—Ä–∞–≤—ã–π*/
		if(RpLCD==3){
 8000f70:	4b83      	ldr	r3, [pc, #524]	@ (8001180 <main+0xa24>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b03      	cmp	r3, #3
 8000f76:	d10c      	bne.n	8000f92 <main+0x836>
			LCD_SetPos(19, 1);
 8000f78:	2101      	movs	r1, #1
 8000f7a:	2013      	movs	r0, #19
 8000f7c:	f7ff fb42 	bl	8000604 <LCD_SetPos>
			sprintf(str,">");
 8000f80:	4980      	ldr	r1, [pc, #512]	@ (8001184 <main+0xa28>)
 8000f82:	4878      	ldr	r0, [pc, #480]	@ (8001164 <main+0xa08>)
 8000f84:	f005 f994 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000f88:	4876      	ldr	r0, [pc, #472]	@ (8001164 <main+0xa08>)
 8000f8a:	f7ff fb1d 	bl	80005c8 <LCD_String>
			rp=0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	727b      	strb	r3, [r7, #9]
			}
    if(RpLCD==2){
 8000f92:	4b7b      	ldr	r3, [pc, #492]	@ (8001180 <main+0xa24>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d10a      	bne.n	8000fb0 <main+0x854>
		 LCD_SetPos(19, 1);
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	2013      	movs	r0, #19
 8000f9e:	f7ff fb31 	bl	8000604 <LCD_SetPos>
			sprintf(str," ");
 8000fa2:	4976      	ldr	r1, [pc, #472]	@ (800117c <main+0xa20>)
 8000fa4:	486f      	ldr	r0, [pc, #444]	@ (8001164 <main+0xa08>)
 8000fa6:	f005 f983 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000faa:	486e      	ldr	r0, [pc, #440]	@ (8001164 <main+0xa08>)
 8000fac:	f7ff fb0c 	bl	80005c8 <LCD_String>
		}
		if(RpLCD==1&&rp==0){
 8000fb0:	4b73      	ldr	r3, [pc, #460]	@ (8001180 <main+0xa24>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d112      	bne.n	8000fde <main+0x882>
 8000fb8:	7a7b      	ldrb	r3, [r7, #9]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d10f      	bne.n	8000fde <main+0x882>
			LCD_SetPos(19, 1);
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	2013      	movs	r0, #19
 8000fc2:	f7ff fb1f 	bl	8000604 <LCD_SetPos>
			sprintf(str," ");
 8000fc6:	496d      	ldr	r1, [pc, #436]	@ (800117c <main+0xa20>)
 8000fc8:	4866      	ldr	r0, [pc, #408]	@ (8001164 <main+0xa08>)
 8000fca:	f005 f971 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000fce:	4865      	ldr	r0, [pc, #404]	@ (8001164 <main+0xa08>)
 8000fd0:	f7ff fafa 	bl	80005c8 <LCD_String>
			RpLCD=0;
 8000fd4:	4b6a      	ldr	r3, [pc, #424]	@ (8001180 <main+0xa24>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]
			rp=1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	727b      	strb	r3, [r7, #9]
		}

//////////////////////////////////////////////////////////////
		/*–ê–≤–∞—Ä–∏–π–∫–∞*/
		if(PLCD==3){
 8000fde:	4b6a      	ldr	r3, [pc, #424]	@ (8001188 <main+0xa2c>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b03      	cmp	r3, #3
 8000fe4:	d10c      	bne.n	8001000 <main+0x8a4>
			LCD_SetPos(17, 1);
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	2011      	movs	r0, #17
 8000fea:	f7ff fb0b 	bl	8000604 <LCD_SetPos>
			sprintf(str,"<!>");
 8000fee:	4967      	ldr	r1, [pc, #412]	@ (800118c <main+0xa30>)
 8000ff0:	485c      	ldr	r0, [pc, #368]	@ (8001164 <main+0xa08>)
 8000ff2:	f005 f95d 	bl	80062b0 <siprintf>
			LCD_String(str);
 8000ff6:	485b      	ldr	r0, [pc, #364]	@ (8001164 <main+0xa08>)
 8000ff8:	f7ff fae6 	bl	80005c8 <LCD_String>
	    p=0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	723b      	strb	r3, [r7, #8]
		}
		if(PLCD==2){
 8001000:	4b61      	ldr	r3, [pc, #388]	@ (8001188 <main+0xa2c>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b02      	cmp	r3, #2
 8001006:	d10a      	bne.n	800101e <main+0x8c2>
			LCD_SetPos(17, 1);
 8001008:	2101      	movs	r1, #1
 800100a:	2011      	movs	r0, #17
 800100c:	f7ff fafa 	bl	8000604 <LCD_SetPos>
			sprintf(str," ! ");
 8001010:	495f      	ldr	r1, [pc, #380]	@ (8001190 <main+0xa34>)
 8001012:	4854      	ldr	r0, [pc, #336]	@ (8001164 <main+0xa08>)
 8001014:	f005 f94c 	bl	80062b0 <siprintf>
			LCD_String(str);
 8001018:	4852      	ldr	r0, [pc, #328]	@ (8001164 <main+0xa08>)
 800101a:	f7ff fad5 	bl	80005c8 <LCD_String>
		}
		if(PLCD==1&&p==0){
 800101e:	4b5a      	ldr	r3, [pc, #360]	@ (8001188 <main+0xa2c>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	2b01      	cmp	r3, #1
 8001024:	d112      	bne.n	800104c <main+0x8f0>
 8001026:	7a3b      	ldrb	r3, [r7, #8]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d10f      	bne.n	800104c <main+0x8f0>
			LCD_SetPos(17, 1);
 800102c:	2101      	movs	r1, #1
 800102e:	2011      	movs	r0, #17
 8001030:	f7ff fae8 	bl	8000604 <LCD_SetPos>
			sprintf(str,"   ");
 8001034:	4957      	ldr	r1, [pc, #348]	@ (8001194 <main+0xa38>)
 8001036:	484b      	ldr	r0, [pc, #300]	@ (8001164 <main+0xa08>)
 8001038:	f005 f93a 	bl	80062b0 <siprintf>
			LCD_String(str);
 800103c:	4849      	ldr	r0, [pc, #292]	@ (8001164 <main+0xa08>)
 800103e:	f7ff fac3 	bl	80005c8 <LCD_String>
			PLCD=0;
 8001042:	4b51      	ldr	r3, [pc, #324]	@ (8001188 <main+0xa2c>)
 8001044:	2200      	movs	r2, #0
 8001046:	701a      	strb	r2, [r3, #0]
			p=1;
 8001048:	2301      	movs	r3, #1
 800104a:	723b      	strb	r3, [r7, #8]
		}
////////////////////////////////////////////////////////////////////
		/*ABS*/
		if(ABS==0&&abs==0){
 800104c:	4b52      	ldr	r3, [pc, #328]	@ (8001198 <main+0xa3c>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d10f      	bne.n	8001074 <main+0x918>
 8001054:	793b      	ldrb	r3, [r7, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d10c      	bne.n	8001074 <main+0x918>
			LCD_SetPos(17, 0);
 800105a:	2100      	movs	r1, #0
 800105c:	2011      	movs	r0, #17
 800105e:	f7ff fad1 	bl	8000604 <LCD_SetPos>
			sprintf(str,"   ");
 8001062:	494c      	ldr	r1, [pc, #304]	@ (8001194 <main+0xa38>)
 8001064:	483f      	ldr	r0, [pc, #252]	@ (8001164 <main+0xa08>)
 8001066:	f005 f923 	bl	80062b0 <siprintf>
			LCD_String(str);
 800106a:	483e      	ldr	r0, [pc, #248]	@ (8001164 <main+0xa08>)
 800106c:	f7ff faac 	bl	80005c8 <LCD_String>
			abs=1;
 8001070:	2301      	movs	r3, #1
 8001072:	713b      	strb	r3, [r7, #4]
		}
		if(ABS==1&&abs==1){
 8001074:	4b48      	ldr	r3, [pc, #288]	@ (8001198 <main+0xa3c>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d10f      	bne.n	800109c <main+0x940>
 800107c:	793b      	ldrb	r3, [r7, #4]
 800107e:	2b01      	cmp	r3, #1
 8001080:	d10c      	bne.n	800109c <main+0x940>
			LCD_SetPos(17, 0);
 8001082:	2100      	movs	r1, #0
 8001084:	2011      	movs	r0, #17
 8001086:	f7ff fabd 	bl	8000604 <LCD_SetPos>
			sprintf(str,"ABS");
 800108a:	4944      	ldr	r1, [pc, #272]	@ (800119c <main+0xa40>)
 800108c:	4835      	ldr	r0, [pc, #212]	@ (8001164 <main+0xa08>)
 800108e:	f005 f90f 	bl	80062b0 <siprintf>
			LCD_String(str);
 8001092:	4834      	ldr	r0, [pc, #208]	@ (8001164 <main+0xa08>)
 8001094:	f7ff fa98 	bl	80005c8 <LCD_String>
			abs=0;
 8001098:	2300      	movs	r3, #0
 800109a:	713b      	strb	r3, [r7, #4]
		}
//////////////////////////////////////////////////////////////
		/*–†—É—á–Ω–∏–∫*/
		if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_7)==GPIO_PIN_RESET&&hb==0){
 800109c:	2180      	movs	r1, #128	@ 0x80
 800109e:	4840      	ldr	r0, [pc, #256]	@ (80011a0 <main+0xa44>)
 80010a0:	f002 fffe 	bl	80040a0 <HAL_GPIO_ReadPin>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d10f      	bne.n	80010ca <main+0x96e>
 80010aa:	79bb      	ldrb	r3, [r7, #6]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d10c      	bne.n	80010ca <main+0x96e>
			LCD_SetPos(16, 3);
 80010b0:	2103      	movs	r1, #3
 80010b2:	2010      	movs	r0, #16
 80010b4:	f7ff faa6 	bl	8000604 <LCD_SetPos>
			sprintf(str,"    ");
 80010b8:	493a      	ldr	r1, [pc, #232]	@ (80011a4 <main+0xa48>)
 80010ba:	482a      	ldr	r0, [pc, #168]	@ (8001164 <main+0xa08>)
 80010bc:	f005 f8f8 	bl	80062b0 <siprintf>
			LCD_String(str);
 80010c0:	4828      	ldr	r0, [pc, #160]	@ (8001164 <main+0xa08>)
 80010c2:	f7ff fa81 	bl	80005c8 <LCD_String>
			hb=1;
 80010c6:	2301      	movs	r3, #1
 80010c8:	71bb      	strb	r3, [r7, #6]
		}
		if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_7)==GPIO_PIN_SET){
 80010ca:	2180      	movs	r1, #128	@ 0x80
 80010cc:	4834      	ldr	r0, [pc, #208]	@ (80011a0 <main+0xa44>)
 80010ce:	f002 ffe7 	bl	80040a0 <HAL_GPIO_ReadPin>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d10c      	bne.n	80010f2 <main+0x996>
			LCD_SetPos(16, 3);
 80010d8:	2103      	movs	r1, #3
 80010da:	2010      	movs	r0, #16
 80010dc:	f7ff fa92 	bl	8000604 <LCD_SetPos>
			sprintf(str,"STOP");
 80010e0:	4931      	ldr	r1, [pc, #196]	@ (80011a8 <main+0xa4c>)
 80010e2:	4820      	ldr	r0, [pc, #128]	@ (8001164 <main+0xa08>)
 80010e4:	f005 f8e4 	bl	80062b0 <siprintf>
			LCD_String(str);
 80010e8:	481e      	ldr	r0, [pc, #120]	@ (8001164 <main+0xa08>)
 80010ea:	f7ff fa6d 	bl	80005c8 <LCD_String>
			hb=0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	71bb      	strb	r3, [r7, #6]
		}
///////////////////////////////////////////////////////////////
		/*!WARNING!*/
		if(W==0&&w==0){
 80010f2:	4b2e      	ldr	r3, [pc, #184]	@ (80011ac <main+0xa50>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d10f      	bne.n	800111a <main+0x9be>
 80010fa:	797b      	ldrb	r3, [r7, #5]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d10c      	bne.n	800111a <main+0x9be>
			LCD_SetPos(4, 3);
 8001100:	2103      	movs	r1, #3
 8001102:	2004      	movs	r0, #4
 8001104:	f7ff fa7e 	bl	8000604 <LCD_SetPos>
			sprintf(str,"         ");
 8001108:	4929      	ldr	r1, [pc, #164]	@ (80011b0 <main+0xa54>)
 800110a:	4816      	ldr	r0, [pc, #88]	@ (8001164 <main+0xa08>)
 800110c:	f005 f8d0 	bl	80062b0 <siprintf>
			LCD_String(str);
 8001110:	4814      	ldr	r0, [pc, #80]	@ (8001164 <main+0xa08>)
 8001112:	f7ff fa59 	bl	80005c8 <LCD_String>
			w=1;
 8001116:	2301      	movs	r3, #1
 8001118:	717b      	strb	r3, [r7, #5]
		}
		if(W==1&&w==1){
 800111a:	4b24      	ldr	r3, [pc, #144]	@ (80011ac <main+0xa50>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d10f      	bne.n	8001142 <main+0x9e6>
 8001122:	797b      	ldrb	r3, [r7, #5]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d10c      	bne.n	8001142 <main+0x9e6>
			LCD_SetPos(4, 3);
 8001128:	2103      	movs	r1, #3
 800112a:	2004      	movs	r0, #4
 800112c:	f7ff fa6a 	bl	8000604 <LCD_SetPos>
			sprintf(str,"!WARNING!");
 8001130:	4920      	ldr	r1, [pc, #128]	@ (80011b4 <main+0xa58>)
 8001132:	480c      	ldr	r0, [pc, #48]	@ (8001164 <main+0xa08>)
 8001134:	f005 f8bc 	bl	80062b0 <siprintf>
			LCD_String(str);
 8001138:	480a      	ldr	r0, [pc, #40]	@ (8001164 <main+0xa08>)
 800113a:	f7ff fa45 	bl	80005c8 <LCD_String>
			w=0;
 800113e:	2300      	movs	r3, #0
 8001140:	717b      	strb	r3, [r7, #5]
		}
///////////////////////////////////////////////////////////////
    /*POWER*/
		if(R1==0&&ff!=0){ //–ï—Å–ª–∏ R1=0%
 8001142:	4b1d      	ldr	r3, [pc, #116]	@ (80011b8 <main+0xa5c>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d13f      	bne.n	80011ca <main+0xa6e>
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d03c      	beq.n	80011ca <main+0xa6e>
		  LCD_SetPos(5, 0);
 8001150:	2100      	movs	r1, #0
 8001152:	2005      	movs	r0, #5
 8001154:	f7ff fa56 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"          ");
 8001158:	4918      	ldr	r1, [pc, #96]	@ (80011bc <main+0xa60>)
 800115a:	4802      	ldr	r0, [pc, #8]	@ (8001164 <main+0xa08>)
 800115c:	f005 f8a8 	bl	80062b0 <siprintf>
 8001160:	e02e      	b.n	80011c0 <main+0xa64>
 8001162:	bf00      	nop
 8001164:	2000020c 	.word	0x2000020c
 8001168:	40010c00 	.word	0x40010c00
 800116c:	08006cb0 	.word	0x08006cb0
 8001170:	08006cb4 	.word	0x08006cb4
 8001174:	200001e5 	.word	0x200001e5
 8001178:	08006cb8 	.word	0x08006cb8
 800117c:	08006cbc 	.word	0x08006cbc
 8001180:	200001e6 	.word	0x200001e6
 8001184:	08006cc0 	.word	0x08006cc0
 8001188:	200001e4 	.word	0x200001e4
 800118c:	08006c60 	.word	0x08006c60
 8001190:	08006cc4 	.word	0x08006cc4
 8001194:	08006c80 	.word	0x08006c80
 8001198:	20000208 	.word	0x20000208
 800119c:	08006c5c 	.word	0x08006c5c
 80011a0:	40010800 	.word	0x40010800
 80011a4:	08006c94 	.word	0x08006c94
 80011a8:	08006c68 	.word	0x08006c68
 80011ac:	200001e7 	.word	0x200001e7
 80011b0:	08006c84 	.word	0x08006c84
 80011b4:	08006c50 	.word	0x08006c50
 80011b8:	200001e0 	.word	0x200001e0
 80011bc:	08006cc8 	.word	0x08006cc8
		  LCD_String(str);
 80011c0:	488b      	ldr	r0, [pc, #556]	@ (80013f0 <main+0xc94>)
 80011c2:	f7ff fa01 	bl	80005c8 <LCD_String>
			ff=0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	71fb      	strb	r3, [r7, #7]
		}
    if(R1>=402.8&&R1<805.6&&ff!=1){  //–ï—Å–ª–∏ R1=10%
 80011ca:	4b8a      	ldr	r3, [pc, #552]	@ (80013f4 <main+0xc98>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	f5b3 7fc9 	cmp.w	r3, #402	@ 0x192
 80011d2:	d915      	bls.n	8001200 <main+0xaa4>
 80011d4:	4b87      	ldr	r3, [pc, #540]	@ (80013f4 <main+0xc98>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	f240 3225 	movw	r2, #805	@ 0x325
 80011dc:	4293      	cmp	r3, r2
 80011de:	d80f      	bhi.n	8001200 <main+0xaa4>
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d00c      	beq.n	8001200 <main+0xaa4>
		  LCD_SetPos(5, 0);
 80011e6:	2100      	movs	r1, #0
 80011e8:	2005      	movs	r0, #5
 80011ea:	f7ff fa0b 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF         ");
 80011ee:	4982      	ldr	r1, [pc, #520]	@ (80013f8 <main+0xc9c>)
 80011f0:	487f      	ldr	r0, [pc, #508]	@ (80013f0 <main+0xc94>)
 80011f2:	f005 f85d 	bl	80062b0 <siprintf>
		  LCD_String(str);
 80011f6:	487e      	ldr	r0, [pc, #504]	@ (80013f0 <main+0xc94>)
 80011f8:	f7ff f9e6 	bl	80005c8 <LCD_String>
			ff=1;
 80011fc:	2301      	movs	r3, #1
 80011fe:	71fb      	strb	r3, [r7, #7]
		}
   if(R1>=805.6&&R1<1208.4&&ff!=2){  //–ï—Å–ª–∏ R1=20%
 8001200:	4b7c      	ldr	r3, [pc, #496]	@ (80013f4 <main+0xc98>)
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	f240 3225 	movw	r2, #805	@ 0x325
 8001208:	4293      	cmp	r3, r2
 800120a:	d914      	bls.n	8001236 <main+0xada>
 800120c:	4b79      	ldr	r3, [pc, #484]	@ (80013f4 <main+0xc98>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	f5b3 6f97 	cmp.w	r3, #1208	@ 0x4b8
 8001214:	d80f      	bhi.n	8001236 <main+0xada>
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b02      	cmp	r3, #2
 800121a:	d00c      	beq.n	8001236 <main+0xada>
		  LCD_SetPos(5, 0);
 800121c:	2100      	movs	r1, #0
 800121e:	2005      	movs	r0, #5
 8001220:	f7ff f9f0 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF\xFF        ");
 8001224:	4975      	ldr	r1, [pc, #468]	@ (80013fc <main+0xca0>)
 8001226:	4872      	ldr	r0, [pc, #456]	@ (80013f0 <main+0xc94>)
 8001228:	f005 f842 	bl	80062b0 <siprintf>
		  LCD_String(str);
 800122c:	4870      	ldr	r0, [pc, #448]	@ (80013f0 <main+0xc94>)
 800122e:	f7ff f9cb 	bl	80005c8 <LCD_String>
			ff=2;
 8001232:	2302      	movs	r3, #2
 8001234:	71fb      	strb	r3, [r7, #7]
		}
   if(R1>=1208.4&&R1<1611.2&&ff!=3){  //–ï—Å–ª–∏ R1=30%
 8001236:	4b6f      	ldr	r3, [pc, #444]	@ (80013f4 <main+0xc98>)
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	f5b3 6f97 	cmp.w	r3, #1208	@ 0x4b8
 800123e:	d915      	bls.n	800126c <main+0xb10>
 8001240:	4b6c      	ldr	r3, [pc, #432]	@ (80013f4 <main+0xc98>)
 8001242:	881b      	ldrh	r3, [r3, #0]
 8001244:	f240 624b 	movw	r2, #1611	@ 0x64b
 8001248:	4293      	cmp	r3, r2
 800124a:	d80f      	bhi.n	800126c <main+0xb10>
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	2b03      	cmp	r3, #3
 8001250:	d00c      	beq.n	800126c <main+0xb10>
		  LCD_SetPos(5, 0);
 8001252:	2100      	movs	r1, #0
 8001254:	2005      	movs	r0, #5
 8001256:	f7ff f9d5 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF\xFF\xFF       ");
 800125a:	4969      	ldr	r1, [pc, #420]	@ (8001400 <main+0xca4>)
 800125c:	4864      	ldr	r0, [pc, #400]	@ (80013f0 <main+0xc94>)
 800125e:	f005 f827 	bl	80062b0 <siprintf>
		  LCD_String(str);
 8001262:	4863      	ldr	r0, [pc, #396]	@ (80013f0 <main+0xc94>)
 8001264:	f7ff f9b0 	bl	80005c8 <LCD_String>
			ff=3;
 8001268:	2303      	movs	r3, #3
 800126a:	71fb      	strb	r3, [r7, #7]
		}
   if(R1>=1611.2&&R1<2014.0&&ff!=4){  //–ï—Å–ª–∏ R1=40%
 800126c:	4b61      	ldr	r3, [pc, #388]	@ (80013f4 <main+0xc98>)
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	f240 624b 	movw	r2, #1611	@ 0x64b
 8001274:	4293      	cmp	r3, r2
 8001276:	d915      	bls.n	80012a4 <main+0xb48>
 8001278:	4b5e      	ldr	r3, [pc, #376]	@ (80013f4 <main+0xc98>)
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	f240 72dd 	movw	r2, #2013	@ 0x7dd
 8001280:	4293      	cmp	r3, r2
 8001282:	d80f      	bhi.n	80012a4 <main+0xb48>
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	2b04      	cmp	r3, #4
 8001288:	d00c      	beq.n	80012a4 <main+0xb48>
		  LCD_SetPos(5, 0);
 800128a:	2100      	movs	r1, #0
 800128c:	2005      	movs	r0, #5
 800128e:	f7ff f9b9 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF\xFF\xFF\xFF      ");
 8001292:	495c      	ldr	r1, [pc, #368]	@ (8001404 <main+0xca8>)
 8001294:	4856      	ldr	r0, [pc, #344]	@ (80013f0 <main+0xc94>)
 8001296:	f005 f80b 	bl	80062b0 <siprintf>
		  LCD_String(str);
 800129a:	4855      	ldr	r0, [pc, #340]	@ (80013f0 <main+0xc94>)
 800129c:	f7ff f994 	bl	80005c8 <LCD_String>
			ff=4;
 80012a0:	2304      	movs	r3, #4
 80012a2:	71fb      	strb	r3, [r7, #7]
		}
   if(R1>=2014.0&&R1<2416.8&&ff!=5){  //–ï—Å–ª–∏ R1=50%
 80012a4:	4b53      	ldr	r3, [pc, #332]	@ (80013f4 <main+0xc98>)
 80012a6:	881b      	ldrh	r3, [r3, #0]
 80012a8:	f240 72dd 	movw	r2, #2013	@ 0x7dd
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d914      	bls.n	80012da <main+0xb7e>
 80012b0:	4b50      	ldr	r3, [pc, #320]	@ (80013f4 <main+0xc98>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	f5b3 6f17 	cmp.w	r3, #2416	@ 0x970
 80012b8:	d80f      	bhi.n	80012da <main+0xb7e>
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	2b05      	cmp	r3, #5
 80012be:	d00c      	beq.n	80012da <main+0xb7e>
		  LCD_SetPos(5, 0);
 80012c0:	2100      	movs	r1, #0
 80012c2:	2005      	movs	r0, #5
 80012c4:	f7ff f99e 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF\xFF\xFF\xFF\xFF     ");
 80012c8:	494f      	ldr	r1, [pc, #316]	@ (8001408 <main+0xcac>)
 80012ca:	4849      	ldr	r0, [pc, #292]	@ (80013f0 <main+0xc94>)
 80012cc:	f004 fff0 	bl	80062b0 <siprintf>
		  LCD_String(str);
 80012d0:	4847      	ldr	r0, [pc, #284]	@ (80013f0 <main+0xc94>)
 80012d2:	f7ff f979 	bl	80005c8 <LCD_String>
			ff=5;
 80012d6:	2305      	movs	r3, #5
 80012d8:	71fb      	strb	r3, [r7, #7]
		}
   if(R1>=2416.8&&R1<2819.6&&ff!=6){  //–ï—Å–ª–∏ R1=60%
 80012da:	4b46      	ldr	r3, [pc, #280]	@ (80013f4 <main+0xc98>)
 80012dc:	881b      	ldrh	r3, [r3, #0]
 80012de:	f5b3 6f17 	cmp.w	r3, #2416	@ 0x970
 80012e2:	d915      	bls.n	8001310 <main+0xbb4>
 80012e4:	4b43      	ldr	r3, [pc, #268]	@ (80013f4 <main+0xc98>)
 80012e6:	881b      	ldrh	r3, [r3, #0]
 80012e8:	f640 3203 	movw	r2, #2819	@ 0xb03
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d80f      	bhi.n	8001310 <main+0xbb4>
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	2b06      	cmp	r3, #6
 80012f4:	d00c      	beq.n	8001310 <main+0xbb4>
		  LCD_SetPos(5, 0);
 80012f6:	2100      	movs	r1, #0
 80012f8:	2005      	movs	r0, #5
 80012fa:	f7ff f983 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF\xFF\xFF\xFF\xFF\xFF    ");
 80012fe:	4943      	ldr	r1, [pc, #268]	@ (800140c <main+0xcb0>)
 8001300:	483b      	ldr	r0, [pc, #236]	@ (80013f0 <main+0xc94>)
 8001302:	f004 ffd5 	bl	80062b0 <siprintf>
		  LCD_String(str);
 8001306:	483a      	ldr	r0, [pc, #232]	@ (80013f0 <main+0xc94>)
 8001308:	f7ff f95e 	bl	80005c8 <LCD_String>
			ff=6;
 800130c:	2306      	movs	r3, #6
 800130e:	71fb      	strb	r3, [r7, #7]
		}
   if(R1>=2819.6&&R1<3222.4&&ff!=7){  //–ï—Å–ª–∏ R1=70%
 8001310:	4b38      	ldr	r3, [pc, #224]	@ (80013f4 <main+0xc98>)
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	f640 3203 	movw	r2, #2819	@ 0xb03
 8001318:	4293      	cmp	r3, r2
 800131a:	d915      	bls.n	8001348 <main+0xbec>
 800131c:	4b35      	ldr	r3, [pc, #212]	@ (80013f4 <main+0xc98>)
 800131e:	881b      	ldrh	r3, [r3, #0]
 8001320:	f640 4296 	movw	r2, #3222	@ 0xc96
 8001324:	4293      	cmp	r3, r2
 8001326:	d80f      	bhi.n	8001348 <main+0xbec>
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	2b07      	cmp	r3, #7
 800132c:	d00c      	beq.n	8001348 <main+0xbec>
		  LCD_SetPos(5, 0);
 800132e:	2100      	movs	r1, #0
 8001330:	2005      	movs	r0, #5
 8001332:	f7ff f967 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF\xFF\xFF\xFF\xFF\xFF\xFF   ");
 8001336:	4936      	ldr	r1, [pc, #216]	@ (8001410 <main+0xcb4>)
 8001338:	482d      	ldr	r0, [pc, #180]	@ (80013f0 <main+0xc94>)
 800133a:	f004 ffb9 	bl	80062b0 <siprintf>
		  LCD_String(str);
 800133e:	482c      	ldr	r0, [pc, #176]	@ (80013f0 <main+0xc94>)
 8001340:	f7ff f942 	bl	80005c8 <LCD_String>
			ff=7;
 8001344:	2307      	movs	r3, #7
 8001346:	71fb      	strb	r3, [r7, #7]
		}
   if(R1>=3222.4&&R1<3625.2&&ff!=8){  //–ï—Å–ª–∏ R1=80%
 8001348:	4b2a      	ldr	r3, [pc, #168]	@ (80013f4 <main+0xc98>)
 800134a:	881b      	ldrh	r3, [r3, #0]
 800134c:	f640 4296 	movw	r2, #3222	@ 0xc96
 8001350:	4293      	cmp	r3, r2
 8001352:	d915      	bls.n	8001380 <main+0xc24>
 8001354:	4b27      	ldr	r3, [pc, #156]	@ (80013f4 <main+0xc98>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	f640 6229 	movw	r2, #3625	@ 0xe29
 800135c:	4293      	cmp	r3, r2
 800135e:	d80f      	bhi.n	8001380 <main+0xc24>
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	2b08      	cmp	r3, #8
 8001364:	d00c      	beq.n	8001380 <main+0xc24>
		  LCD_SetPos(5, 0);
 8001366:	2100      	movs	r1, #0
 8001368:	2005      	movs	r0, #5
 800136a:	f7ff f94b 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF  ");
 800136e:	4929      	ldr	r1, [pc, #164]	@ (8001414 <main+0xcb8>)
 8001370:	481f      	ldr	r0, [pc, #124]	@ (80013f0 <main+0xc94>)
 8001372:	f004 ff9d 	bl	80062b0 <siprintf>
		  LCD_String(str);
 8001376:	481e      	ldr	r0, [pc, #120]	@ (80013f0 <main+0xc94>)
 8001378:	f7ff f926 	bl	80005c8 <LCD_String>
			ff=8;
 800137c:	2308      	movs	r3, #8
 800137e:	71fb      	strb	r3, [r7, #7]
		}
   if(R1>=3625.2&&R1<3900.0&&ff!=9){  //–ï—Å–ª–∏ R1=90%
 8001380:	4b1c      	ldr	r3, [pc, #112]	@ (80013f4 <main+0xc98>)
 8001382:	881b      	ldrh	r3, [r3, #0]
 8001384:	f640 6229 	movw	r2, #3625	@ 0xe29
 8001388:	4293      	cmp	r3, r2
 800138a:	d915      	bls.n	80013b8 <main+0xc5c>
 800138c:	4b19      	ldr	r3, [pc, #100]	@ (80013f4 <main+0xc98>)
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	f640 723b 	movw	r2, #3899	@ 0xf3b
 8001394:	4293      	cmp	r3, r2
 8001396:	d80f      	bhi.n	80013b8 <main+0xc5c>
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b09      	cmp	r3, #9
 800139c:	d00c      	beq.n	80013b8 <main+0xc5c>
		  LCD_SetPos(5, 0);
 800139e:	2100      	movs	r1, #0
 80013a0:	2005      	movs	r0, #5
 80013a2:	f7ff f92f 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF ");
 80013a6:	491c      	ldr	r1, [pc, #112]	@ (8001418 <main+0xcbc>)
 80013a8:	4811      	ldr	r0, [pc, #68]	@ (80013f0 <main+0xc94>)
 80013aa:	f004 ff81 	bl	80062b0 <siprintf>
		  LCD_String(str);
 80013ae:	4810      	ldr	r0, [pc, #64]	@ (80013f0 <main+0xc94>)
 80013b0:	f7ff f90a 	bl	80005c8 <LCD_String>
			ff=9;
 80013b4:	2309      	movs	r3, #9
 80013b6:	71fb      	strb	r3, [r7, #7]
		}
   if(R1>=3900.0&&ff!=10){  //–ï—Å–ª–∏ R1=100%
 80013b8:	4b0e      	ldr	r3, [pc, #56]	@ (80013f4 <main+0xc98>)
 80013ba:	881b      	ldrh	r3, [r3, #0]
 80013bc:	f640 723b 	movw	r2, #3899	@ 0xf3b
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d90f      	bls.n	80013e4 <main+0xc88>
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	2b0a      	cmp	r3, #10
 80013c8:	d00c      	beq.n	80013e4 <main+0xc88>
		  LCD_SetPos(5, 0);
 80013ca:	2100      	movs	r1, #0
 80013cc:	2005      	movs	r0, #5
 80013ce:	f7ff f919 	bl	8000604 <LCD_SetPos>
		  sprintf(str,"\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF");
 80013d2:	4912      	ldr	r1, [pc, #72]	@ (800141c <main+0xcc0>)
 80013d4:	4806      	ldr	r0, [pc, #24]	@ (80013f0 <main+0xc94>)
 80013d6:	f004 ff6b 	bl	80062b0 <siprintf>
		  LCD_String(str);
 80013da:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <main+0xc94>)
 80013dc:	f7ff f8f4 	bl	80005c8 <LCD_String>
			ff=10;
 80013e0:	230a      	movs	r3, #10
 80013e2:	71fb      	strb	r3, [r7, #7]
		}
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//	  HAL_Delay(100);
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  //–ú–∏–≥–∞–µ–º 13-–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥–æ–º –¥–ª—è –ø—Ä–æ–≤–µ—Ä–∫–∏ —Å–∫–æ—Ä–æ—Å—Ç–∏ —Ä–∞–±–æ—Ç—ã while
 80013e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013e8:	480d      	ldr	r0, [pc, #52]	@ (8001420 <main+0xcc4>)
 80013ea:	f002 fe88 	bl	80040fe <HAL_GPIO_TogglePin>
		if(led!=(RPMl+RPMr)/175){
 80013ee:	e42b      	b.n	8000c48 <main+0x4ec>
 80013f0:	2000020c 	.word	0x2000020c
 80013f4:	200001e0 	.word	0x200001e0
 80013f8:	08006cd4 	.word	0x08006cd4
 80013fc:	08006ce0 	.word	0x08006ce0
 8001400:	08006cec 	.word	0x08006cec
 8001404:	08006cf8 	.word	0x08006cf8
 8001408:	08006d04 	.word	0x08006d04
 800140c:	08006d10 	.word	0x08006d10
 8001410:	08006d1c 	.word	0x08006d1c
 8001414:	08006d28 	.word	0x08006d28
 8001418:	08006d34 	.word	0x08006d34
 800141c:	08006d40 	.word	0x08006d40
 8001420:	40011000 	.word	0x40011000

08001424 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b094      	sub	sp, #80	@ 0x50
 8001428:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800142a:	2301      	movs	r3, #1
 800142c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800142e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001432:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001434:	2300      	movs	r3, #0
 8001436:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001438:	2301      	movs	r3, #1
 800143a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800143c:	2302      	movs	r3, #2
 800143e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001440:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001444:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001446:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800144a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800144c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001450:	4618      	mov	r0, r3
 8001452:	f003 fb21 	bl	8004a98 <HAL_RCC_OscConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d004      	beq.n	8001466 <SystemClock_Config+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800145c:	f240 2122 	movw	r1, #546	@ 0x222
 8001460:	4821      	ldr	r0, [pc, #132]	@ (80014e8 <SystemClock_Config+0xc4>)
 8001462:	f000 fecd 	bl	8002200 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001466:	230f      	movs	r3, #15
 8001468:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146a:	2302      	movs	r3, #2
 800146c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001472:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001476:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	2102      	movs	r1, #2
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fd8a 	bl	8004f9c <HAL_RCC_ClockConfig>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d004      	beq.n	8001498 <SystemClock_Config+0x74>
  {
    _Error_Handler(__FILE__, __LINE__);
 800148e:	f44f 710c 	mov.w	r1, #560	@ 0x230
 8001492:	4815      	ldr	r0, [pc, #84]	@ (80014e8 <SystemClock_Config+0xc4>)
 8001494:	f000 feb4 	bl	8002200 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001498:	2302      	movs	r3, #2
 800149a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800149c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014a0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	4618      	mov	r0, r3
 80014a6:	f003 fef3 	bl	8005290 <HAL_RCCEx_PeriphCLKConfig>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d004      	beq.n	80014ba <SystemClock_Config+0x96>
  {
    _Error_Handler(__FILE__, __LINE__);
 80014b0:	f240 2137 	movw	r1, #567	@ 0x237
 80014b4:	480c      	ldr	r0, [pc, #48]	@ (80014e8 <SystemClock_Config+0xc4>)
 80014b6:	f000 fea3 	bl	8002200 <_Error_Handler>
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80014ba:	f003 fead 	bl	8005218 <HAL_RCC_GetHCLKFreq>
 80014be:	4603      	mov	r3, r0
 80014c0:	4a0a      	ldr	r2, [pc, #40]	@ (80014ec <SystemClock_Config+0xc8>)
 80014c2:	fba2 2303 	umull	r2, r3, r2, r3
 80014c6:	099b      	lsrs	r3, r3, #6
 80014c8:	4618      	mov	r0, r3
 80014ca:	f002 fc30 	bl	8003d2e <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80014ce:	2004      	movs	r0, #4
 80014d0:	f002 fc3a 	bl	8003d48 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80014d4:	2200      	movs	r2, #0
 80014d6:	2100      	movs	r1, #0
 80014d8:	f04f 30ff 	mov.w	r0, #4294967295
 80014dc:	f002 fbfd 	bl	8003cda <HAL_NVIC_SetPriority>
}
 80014e0:	bf00      	nop
 80014e2:	3750      	adds	r7, #80	@ 0x50
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	08006d4c 	.word	0x08006d4c
 80014ec:	10624dd3 	.word	0x10624dd3

080014f0 <MX_ADC1_Init>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	@ 0x28
 80014f4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;
  ADC_InjectionConfTypeDef sConfigInjected;

    /**Common config
    */
  hadc1.Instance = ADC1;
 80014f6:	4b34      	ldr	r3, [pc, #208]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 80014f8:	4a34      	ldr	r2, [pc, #208]	@ (80015cc <MX_ADC1_Init+0xdc>)
 80014fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014fc:	4b32      	ldr	r3, [pc, #200]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 80014fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001502:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001504:	4b30      	ldr	r3, [pc, #192]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 8001506:	2200      	movs	r2, #0
 8001508:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800150a:	4b2f      	ldr	r3, [pc, #188]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 800150c:	2200      	movs	r2, #0
 800150e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001510:	4b2d      	ldr	r3, [pc, #180]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 8001512:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001516:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001518:	4b2b      	ldr	r3, [pc, #172]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 800151a:	2200      	movs	r2, #0
 800151c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800151e:	4b2a      	ldr	r3, [pc, #168]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 8001520:	2201      	movs	r2, #1
 8001522:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001524:	4828      	ldr	r0, [pc, #160]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 8001526:	f001 fcb7 	bl	8002e98 <HAL_ADC_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d004      	beq.n	800153a <MX_ADC1_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001530:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8001534:	4826      	ldr	r0, [pc, #152]	@ (80015d0 <MX_ADC1_Init+0xe0>)
 8001536:	f000 fe63 	bl	8002200 <_Error_Handler>
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_0;
 800153a:	2300      	movs	r3, #0
 800153c:	61fb      	str	r3, [r7, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800153e:	2301      	movs	r3, #1
 8001540:	623b      	str	r3, [r7, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001542:	2300      	movs	r3, #0
 8001544:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001546:	f107 031c 	add.w	r3, r7, #28
 800154a:	4619      	mov	r1, r3
 800154c:	481e      	ldr	r0, [pc, #120]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 800154e:	f001 ff03 	bl	8003358 <HAL_ADC_ConfigChannel>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d004      	beq.n	8001562 <MX_ADC1_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001558:	f240 2162 	movw	r1, #610	@ 0x262
 800155c:	481c      	ldr	r0, [pc, #112]	@ (80015d0 <MX_ADC1_Init+0xe0>)
 800155e:	f000 fe4f 	bl	8002200 <_Error_Handler>
  }

    /**Configure Injected Channel
    */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 8001562:	2300      	movs	r3, #0
 8001564:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001566:	2301      	movs	r3, #1
 8001568:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800156a:	2302      	movs	r3, #2
 800156c:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8001572:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001576:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001578:	2300      	movs	r3, #0
 800157a:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800157c:	2300      	movs	r3, #0
 800157e:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001584:	463b      	mov	r3, r7
 8001586:	4619      	mov	r1, r3
 8001588:	480f      	ldr	r0, [pc, #60]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 800158a:	f002 f935 	bl	80037f8 <HAL_ADCEx_InjectedConfigChannel>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d004      	beq.n	800159e <MX_ADC1_Init+0xae>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001594:	f240 2171 	movw	r1, #625	@ 0x271
 8001598:	480d      	ldr	r0, [pc, #52]	@ (80015d0 <MX_ADC1_Init+0xe0>)
 800159a:	f000 fe31 	bl	8002200 <_Error_Handler>
  }

    /**Configure Injected Channel
    */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 800159e:	2301      	movs	r3, #1
 80015a0:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80015a2:	2302      	movs	r3, #2
 80015a4:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80015a6:	463b      	mov	r3, r7
 80015a8:	4619      	mov	r1, r3
 80015aa:	4807      	ldr	r0, [pc, #28]	@ (80015c8 <MX_ADC1_Init+0xd8>)
 80015ac:	f002 f924 	bl	80037f8 <HAL_ADCEx_InjectedConfigChannel>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d004      	beq.n	80015c0 <MX_ADC1_Init+0xd0>
  {
    _Error_Handler(__FILE__, __LINE__);
 80015b6:	f240 217a 	movw	r1, #634	@ 0x27a
 80015ba:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <MX_ADC1_Init+0xe0>)
 80015bc:	f000 fe20 	bl	8002200 <_Error_Handler>
  }

}
 80015c0:	bf00      	nop
 80015c2:	3728      	adds	r7, #40	@ 0x28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000080 	.word	0x20000080
 80015cc:	40012400 	.word	0x40012400
 80015d0:	08006d4c 	.word	0x08006d4c

080015d4 <MX_I2C2_Init>:

/* I2C2 init function */
static void MX_I2C2_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80015d8:	4b14      	ldr	r3, [pc, #80]	@ (800162c <MX_I2C2_Init+0x58>)
 80015da:	4a15      	ldr	r2, [pc, #84]	@ (8001630 <MX_I2C2_Init+0x5c>)
 80015dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80015de:	4b13      	ldr	r3, [pc, #76]	@ (800162c <MX_I2C2_Init+0x58>)
 80015e0:	4a14      	ldr	r2, [pc, #80]	@ (8001634 <MX_I2C2_Init+0x60>)
 80015e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015e4:	4b11      	ldr	r3, [pc, #68]	@ (800162c <MX_I2C2_Init+0x58>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80015ea:	4b10      	ldr	r3, [pc, #64]	@ (800162c <MX_I2C2_Init+0x58>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015f0:	4b0e      	ldr	r3, [pc, #56]	@ (800162c <MX_I2C2_Init+0x58>)
 80015f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015f6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015f8:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <MX_I2C2_Init+0x58>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80015fe:	4b0b      	ldr	r3, [pc, #44]	@ (800162c <MX_I2C2_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001604:	4b09      	ldr	r3, [pc, #36]	@ (800162c <MX_I2C2_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800160a:	4b08      	ldr	r3, [pc, #32]	@ (800162c <MX_I2C2_Init+0x58>)
 800160c:	2200      	movs	r2, #0
 800160e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001610:	4806      	ldr	r0, [pc, #24]	@ (800162c <MX_I2C2_Init+0x58>)
 8001612:	f002 fda5 	bl	8004160 <HAL_I2C_Init>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d004      	beq.n	8001626 <MX_I2C2_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 800161c:	f240 218e 	movw	r1, #654	@ 0x28e
 8001620:	4805      	ldr	r0, [pc, #20]	@ (8001638 <MX_I2C2_Init+0x64>)
 8001622:	f000 fded 	bl	8002200 <_Error_Handler>
  }

}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200000b0 	.word	0x200000b0
 8001630:	40005800 	.word	0x40005800
 8001634:	000186a0 	.word	0x000186a0
 8001638:	08006d4c 	.word	0x08006d4c

0800163c <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 8001642:	4b24      	ldr	r3, [pc, #144]	@ (80016d4 <MX_TIM1_Init+0x98>)
 8001644:	4a24      	ldr	r2, [pc, #144]	@ (80016d8 <MX_TIM1_Init+0x9c>)
 8001646:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 500;
 8001648:	4b22      	ldr	r3, [pc, #136]	@ (80016d4 <MX_TIM1_Init+0x98>)
 800164a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800164e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001650:	4b20      	ldr	r3, [pc, #128]	@ (80016d4 <MX_TIM1_Init+0x98>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001656:	4b1f      	ldr	r3, [pc, #124]	@ (80016d4 <MX_TIM1_Init+0x98>)
 8001658:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800165c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800165e:	4b1d      	ldr	r3, [pc, #116]	@ (80016d4 <MX_TIM1_Init+0x98>)
 8001660:	2200      	movs	r2, #0
 8001662:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001664:	4b1b      	ldr	r3, [pc, #108]	@ (80016d4 <MX_TIM1_Init+0x98>)
 8001666:	2200      	movs	r2, #0
 8001668:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166a:	4b1a      	ldr	r3, [pc, #104]	@ (80016d4 <MX_TIM1_Init+0x98>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001670:	4818      	ldr	r0, [pc, #96]	@ (80016d4 <MX_TIM1_Init+0x98>)
 8001672:	f003 fec3 	bl	80053fc <HAL_TIM_Base_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d004      	beq.n	8001686 <MX_TIM1_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800167c:	f240 21a3 	movw	r1, #675	@ 0x2a3
 8001680:	4816      	ldr	r0, [pc, #88]	@ (80016dc <MX_TIM1_Init+0xa0>)
 8001682:	f000 fdbd 	bl	8002200 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001686:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800168a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800168c:	f107 0308 	add.w	r3, r7, #8
 8001690:	4619      	mov	r1, r3
 8001692:	4810      	ldr	r0, [pc, #64]	@ (80016d4 <MX_TIM1_Init+0x98>)
 8001694:	f004 f9f8 	bl	8005a88 <HAL_TIM_ConfigClockSource>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d004      	beq.n	80016a8 <MX_TIM1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800169e:	f240 21a9 	movw	r1, #681	@ 0x2a9
 80016a2:	480e      	ldr	r0, [pc, #56]	@ (80016dc <MX_TIM1_Init+0xa0>)
 80016a4:	f000 fdac 	bl	8002200 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016a8:	2300      	movs	r3, #0
 80016aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016b0:	463b      	mov	r3, r7
 80016b2:	4619      	mov	r1, r3
 80016b4:	4807      	ldr	r0, [pc, #28]	@ (80016d4 <MX_TIM1_Init+0x98>)
 80016b6:	f004 fd8b 	bl	80061d0 <HAL_TIMEx_MasterConfigSynchronization>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d004      	beq.n	80016ca <MX_TIM1_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80016c0:	f44f 712c 	mov.w	r1, #688	@ 0x2b0
 80016c4:	4805      	ldr	r0, [pc, #20]	@ (80016dc <MX_TIM1_Init+0xa0>)
 80016c6:	f000 fd9b 	bl	8002200 <_Error_Handler>
  }

}
 80016ca:	bf00      	nop
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000104 	.word	0x20000104
 80016d8:	40012c00 	.word	0x40012c00
 80016dc:	08006d4c 	.word	0x08006d4c

080016e0 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 80016e6:	4b22      	ldr	r3, [pc, #136]	@ (8001770 <MX_TIM2_Init+0x90>)
 80016e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016ec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100;
 80016ee:	4b20      	ldr	r3, [pc, #128]	@ (8001770 <MX_TIM2_Init+0x90>)
 80016f0:	2264      	movs	r2, #100	@ 0x64
 80016f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001770 <MX_TIM2_Init+0x90>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80016fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001770 <MX_TIM2_Init+0x90>)
 80016fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001700:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001702:	4b1b      	ldr	r3, [pc, #108]	@ (8001770 <MX_TIM2_Init+0x90>)
 8001704:	2200      	movs	r2, #0
 8001706:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001708:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <MX_TIM2_Init+0x90>)
 800170a:	2200      	movs	r2, #0
 800170c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800170e:	4818      	ldr	r0, [pc, #96]	@ (8001770 <MX_TIM2_Init+0x90>)
 8001710:	f003 fe74 	bl	80053fc <HAL_TIM_Base_Init>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d004      	beq.n	8001724 <MX_TIM2_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 800171a:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800171e:	4815      	ldr	r0, [pc, #84]	@ (8001774 <MX_TIM2_Init+0x94>)
 8001720:	f000 fd6e 	bl	8002200 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001724:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001728:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800172a:	f107 0308 	add.w	r3, r7, #8
 800172e:	4619      	mov	r1, r3
 8001730:	480f      	ldr	r0, [pc, #60]	@ (8001770 <MX_TIM2_Init+0x90>)
 8001732:	f004 f9a9 	bl	8005a88 <HAL_TIM_ConfigClockSource>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d004      	beq.n	8001746 <MX_TIM2_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800173c:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8001740:	480c      	ldr	r0, [pc, #48]	@ (8001774 <MX_TIM2_Init+0x94>)
 8001742:	f000 fd5d 	bl	8002200 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001746:	2300      	movs	r3, #0
 8001748:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800174e:	463b      	mov	r3, r7
 8001750:	4619      	mov	r1, r3
 8001752:	4807      	ldr	r0, [pc, #28]	@ (8001770 <MX_TIM2_Init+0x90>)
 8001754:	f004 fd3c 	bl	80061d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d004      	beq.n	8001768 <MX_TIM2_Init+0x88>
  {
    _Error_Handler(__FILE__, __LINE__);
 800175e:	f240 21d1 	movw	r1, #721	@ 0x2d1
 8001762:	4804      	ldr	r0, [pc, #16]	@ (8001774 <MX_TIM2_Init+0x94>)
 8001764:	f000 fd4c 	bl	8002200 <_Error_Handler>
  }

}
 8001768:	bf00      	nop
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	2000014c 	.word	0x2000014c
 8001774:	08006d4c 	.word	0x08006d4c

08001778 <MX_TIM4_Init>:

/* TIM4 init function */
static void MX_TIM4_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08a      	sub	sp, #40	@ 0x28
 800177c:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim4.Instance = TIM4;
 800177e:	4b3b      	ldr	r3, [pc, #236]	@ (800186c <MX_TIM4_Init+0xf4>)
 8001780:	4a3b      	ldr	r2, [pc, #236]	@ (8001870 <MX_TIM4_Init+0xf8>)
 8001782:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001784:	4b39      	ldr	r3, [pc, #228]	@ (800186c <MX_TIM4_Init+0xf4>)
 8001786:	2200      	movs	r2, #0
 8001788:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178a:	4b38      	ldr	r3, [pc, #224]	@ (800186c <MX_TIM4_Init+0xf4>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4096;
 8001790:	4b36      	ldr	r3, [pc, #216]	@ (800186c <MX_TIM4_Init+0xf4>)
 8001792:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001796:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001798:	4b34      	ldr	r3, [pc, #208]	@ (800186c <MX_TIM4_Init+0xf4>)
 800179a:	2200      	movs	r2, #0
 800179c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179e:	4b33      	ldr	r3, [pc, #204]	@ (800186c <MX_TIM4_Init+0xf4>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80017a4:	4831      	ldr	r0, [pc, #196]	@ (800186c <MX_TIM4_Init+0xf4>)
 80017a6:	f003 fecb 	bl	8005540 <HAL_TIM_PWM_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d004      	beq.n	80017ba <MX_TIM4_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 80017b0:	f240 21e5 	movw	r1, #741	@ 0x2e5
 80017b4:	482f      	ldr	r0, [pc, #188]	@ (8001874 <MX_TIM4_Init+0xfc>)
 80017b6:	f000 fd23 	bl	8002200 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ba:	2300      	movs	r3, #0
 80017bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017be:	2300      	movs	r3, #0
 80017c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017c2:	f107 0320 	add.w	r3, r7, #32
 80017c6:	4619      	mov	r1, r3
 80017c8:	4828      	ldr	r0, [pc, #160]	@ (800186c <MX_TIM4_Init+0xf4>)
 80017ca:	f004 fd01 	bl	80061d0 <HAL_TIMEx_MasterConfigSynchronization>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d004      	beq.n	80017de <MX_TIM4_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 80017d4:	f44f 713b 	mov.w	r1, #748	@ 0x2ec
 80017d8:	4826      	ldr	r0, [pc, #152]	@ (8001874 <MX_TIM4_Init+0xfc>)
 80017da:	f000 fd11 	bl	8002200 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017de:	2360      	movs	r3, #96	@ 0x60
 80017e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017e6:	2300      	movs	r3, #0
 80017e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017ee:	1d3b      	adds	r3, r7, #4
 80017f0:	2200      	movs	r2, #0
 80017f2:	4619      	mov	r1, r3
 80017f4:	481d      	ldr	r0, [pc, #116]	@ (800186c <MX_TIM4_Init+0xf4>)
 80017f6:	f004 f885 	bl	8005904 <HAL_TIM_PWM_ConfigChannel>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d004      	beq.n	800180a <MX_TIM4_Init+0x92>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001800:	f240 21f5 	movw	r1, #757	@ 0x2f5
 8001804:	481b      	ldr	r0, [pc, #108]	@ (8001874 <MX_TIM4_Init+0xfc>)
 8001806:	f000 fcfb 	bl	8002200 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	2204      	movs	r2, #4
 800180e:	4619      	mov	r1, r3
 8001810:	4816      	ldr	r0, [pc, #88]	@ (800186c <MX_TIM4_Init+0xf4>)
 8001812:	f004 f877 	bl	8005904 <HAL_TIM_PWM_ConfigChannel>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d004      	beq.n	8001826 <MX_TIM4_Init+0xae>
  {
    _Error_Handler(__FILE__, __LINE__);
 800181c:	f240 21fa 	movw	r1, #762	@ 0x2fa
 8001820:	4814      	ldr	r0, [pc, #80]	@ (8001874 <MX_TIM4_Init+0xfc>)
 8001822:	f000 fced 	bl	8002200 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001826:	1d3b      	adds	r3, r7, #4
 8001828:	2208      	movs	r2, #8
 800182a:	4619      	mov	r1, r3
 800182c:	480f      	ldr	r0, [pc, #60]	@ (800186c <MX_TIM4_Init+0xf4>)
 800182e:	f004 f869 	bl	8005904 <HAL_TIM_PWM_ConfigChannel>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d004      	beq.n	8001842 <MX_TIM4_Init+0xca>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001838:	f240 21ff 	movw	r1, #767	@ 0x2ff
 800183c:	480d      	ldr	r0, [pc, #52]	@ (8001874 <MX_TIM4_Init+0xfc>)
 800183e:	f000 fcdf 	bl	8002200 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	220c      	movs	r2, #12
 8001846:	4619      	mov	r1, r3
 8001848:	4808      	ldr	r0, [pc, #32]	@ (800186c <MX_TIM4_Init+0xf4>)
 800184a:	f004 f85b 	bl	8005904 <HAL_TIM_PWM_ConfigChannel>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d004      	beq.n	800185e <MX_TIM4_Init+0xe6>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001854:	f44f 7141 	mov.w	r1, #772	@ 0x304
 8001858:	4806      	ldr	r0, [pc, #24]	@ (8001874 <MX_TIM4_Init+0xfc>)
 800185a:	f000 fcd1 	bl	8002200 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim4);
 800185e:	4803      	ldr	r0, [pc, #12]	@ (800186c <MX_TIM4_Init+0xf4>)
 8001860:	f000 fde4 	bl	800242c <HAL_TIM_MspPostInit>

}
 8001864:	bf00      	nop
 8001866:	3728      	adds	r7, #40	@ 0x28
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000194 	.word	0x20000194
 8001870:	40000800 	.word	0x40000800
 8001874:	08006d4c 	.word	0x08006d4c

08001878 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b088      	sub	sp, #32
 800187c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800187e:	4b5e      	ldr	r3, [pc, #376]	@ (80019f8 <MX_GPIO_Init+0x180>)
 8001880:	699b      	ldr	r3, [r3, #24]
 8001882:	4a5d      	ldr	r2, [pc, #372]	@ (80019f8 <MX_GPIO_Init+0x180>)
 8001884:	f043 0310 	orr.w	r3, r3, #16
 8001888:	6193      	str	r3, [r2, #24]
 800188a:	4b5b      	ldr	r3, [pc, #364]	@ (80019f8 <MX_GPIO_Init+0x180>)
 800188c:	699b      	ldr	r3, [r3, #24]
 800188e:	f003 0310 	and.w	r3, r3, #16
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001896:	4b58      	ldr	r3, [pc, #352]	@ (80019f8 <MX_GPIO_Init+0x180>)
 8001898:	699b      	ldr	r3, [r3, #24]
 800189a:	4a57      	ldr	r2, [pc, #348]	@ (80019f8 <MX_GPIO_Init+0x180>)
 800189c:	f043 0320 	orr.w	r3, r3, #32
 80018a0:	6193      	str	r3, [r2, #24]
 80018a2:	4b55      	ldr	r3, [pc, #340]	@ (80019f8 <MX_GPIO_Init+0x180>)
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	f003 0320 	and.w	r3, r3, #32
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ae:	4b52      	ldr	r3, [pc, #328]	@ (80019f8 <MX_GPIO_Init+0x180>)
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	4a51      	ldr	r2, [pc, #324]	@ (80019f8 <MX_GPIO_Init+0x180>)
 80018b4:	f043 0304 	orr.w	r3, r3, #4
 80018b8:	6193      	str	r3, [r2, #24]
 80018ba:	4b4f      	ldr	r3, [pc, #316]	@ (80019f8 <MX_GPIO_Init+0x180>)
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	f003 0304 	and.w	r3, r3, #4
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c6:	4b4c      	ldr	r3, [pc, #304]	@ (80019f8 <MX_GPIO_Init+0x180>)
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	4a4b      	ldr	r2, [pc, #300]	@ (80019f8 <MX_GPIO_Init+0x180>)
 80018cc:	f043 0308 	orr.w	r3, r3, #8
 80018d0:	6193      	str	r3, [r2, #24]
 80018d2:	4b49      	ldr	r3, [pc, #292]	@ (80019f8 <MX_GPIO_Init+0x180>)
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	603b      	str	r3, [r7, #0]
 80018dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80018de:	2200      	movs	r2, #0
 80018e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018e4:	4845      	ldr	r0, [pc, #276]	@ (80019fc <MX_GPIO_Init+0x184>)
 80018e6:	f002 fbf2 	bl	80040ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80018ea:	2200      	movs	r2, #0
 80018ec:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 80018f0:	4843      	ldr	r0, [pc, #268]	@ (8001a00 <MX_GPIO_Init+0x188>)
 80018f2:	f002 fbec 	bl	80040ce <HAL_GPIO_WritePin>
                          |CLK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DATA_Pin|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2138      	movs	r1, #56	@ 0x38
 80018fa:	4842      	ldr	r0, [pc, #264]	@ (8001a04 <MX_GPIO_Init+0x18c>)
 80018fc:	f002 fbe7 	bl	80040ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001900:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001904:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001906:	2301      	movs	r3, #1
 8001908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2302      	movs	r3, #2
 800190c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800190e:	f107 0310 	add.w	r3, r7, #16
 8001912:	4619      	mov	r1, r3
 8001914:	4839      	ldr	r0, [pc, #228]	@ (80019fc <MX_GPIO_Init+0x184>)
 8001916:	f002 fa3f 	bl	8003d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800191a:	23fc      	movs	r3, #252	@ 0xfc
 800191c:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800191e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a08 <MX_GPIO_Init+0x190>)
 8001920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001922:	2302      	movs	r3, #2
 8001924:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4619      	mov	r1, r3
 800192c:	4834      	ldr	r0, [pc, #208]	@ (8001a00 <MX_GPIO_Init+0x188>)
 800192e:	f002 fa33 	bl	8003d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB12 PB13
                           PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13
 8001932:	f24f 0303 	movw	r3, #61443	@ 0xf003
 8001936:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001938:	4b33      	ldr	r3, [pc, #204]	@ (8001a08 <MX_GPIO_Init+0x190>)
 800193a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800193c:	2302      	movs	r3, #2
 800193e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001940:	f107 0310 	add.w	r3, r7, #16
 8001944:	4619      	mov	r1, r3
 8001946:	482f      	ldr	r0, [pc, #188]	@ (8001a04 <MX_GPIO_Init+0x18c>)
 8001948:	f002 fa26 	bl	8003d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           CLK_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800194c:	f44f 430f 	mov.w	r3, #36608	@ 0x8f00
 8001950:	613b      	str	r3, [r7, #16]
                          |CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001952:	2301      	movs	r3, #1
 8001954:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2302      	movs	r3, #2
 8001958:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195a:	f107 0310 	add.w	r3, r7, #16
 800195e:	4619      	mov	r1, r3
 8001960:	4827      	ldr	r0, [pc, #156]	@ (8001a00 <MX_GPIO_Init+0x188>)
 8001962:	f002 fa19 	bl	8003d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : DATA_Pin PB4 PB5 */
  GPIO_InitStruct.Pin = DATA_Pin|GPIO_PIN_4|GPIO_PIN_5;
 8001966:	2338      	movs	r3, #56	@ 0x38
 8001968:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196a:	2301      	movs	r3, #1
 800196c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196e:	2302      	movs	r3, #2
 8001970:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001972:	f107 0310 	add.w	r3, r7, #16
 8001976:	4619      	mov	r1, r3
 8001978:	4822      	ldr	r0, [pc, #136]	@ (8001a04 <MX_GPIO_Init+0x18c>)
 800197a:	f002 fa0d 	bl	8003d98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800197e:	2200      	movs	r2, #0
 8001980:	2100      	movs	r1, #0
 8001982:	2006      	movs	r0, #6
 8001984:	f002 f9a9 	bl	8003cda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001988:	2006      	movs	r0, #6
 800198a:	f002 f9c2 	bl	8003d12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800198e:	2200      	movs	r2, #0
 8001990:	2100      	movs	r1, #0
 8001992:	2007      	movs	r0, #7
 8001994:	f002 f9a1 	bl	8003cda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001998:	2007      	movs	r0, #7
 800199a:	f002 f9ba 	bl	8003d12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	2100      	movs	r1, #0
 80019a2:	2008      	movs	r0, #8
 80019a4:	f002 f999 	bl	8003cda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80019a8:	2008      	movs	r0, #8
 80019aa:	f002 f9b2 	bl	8003d12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2100      	movs	r1, #0
 80019b2:	2009      	movs	r0, #9
 80019b4:	f002 f991 	bl	8003cda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80019b8:	2009      	movs	r0, #9
 80019ba:	f002 f9aa 	bl	8003d12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80019be:	2200      	movs	r2, #0
 80019c0:	2100      	movs	r1, #0
 80019c2:	200a      	movs	r0, #10
 80019c4:	f002 f989 	bl	8003cda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80019c8:	200a      	movs	r0, #10
 80019ca:	f002 f9a2 	bl	8003d12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2100      	movs	r1, #0
 80019d2:	2017      	movs	r0, #23
 80019d4:	f002 f981 	bl	8003cda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80019d8:	2017      	movs	r0, #23
 80019da:	f002 f99a 	bl	8003d12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2100      	movs	r1, #0
 80019e2:	2028      	movs	r0, #40	@ 0x28
 80019e4:	f002 f979 	bl	8003cda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019e8:	2028      	movs	r0, #40	@ 0x28
 80019ea:	f002 f992 	bl	8003d12 <HAL_NVIC_EnableIRQ>

}
 80019ee:	bf00      	nop
 80019f0:	3720      	adds	r7, #32
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40021000 	.word	0x40021000
 80019fc:	40011000 	.word	0x40011000
 8001a00:	40010800 	.word	0x40010800
 8001a04:	40010c00 	.word	0x40010c00
 8001a08:	10310000 	.word	0x10310000

08001a0c <HAL_ADCEx_InjectedConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc1) // - –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –æ–∫–∞–Ω—á–∞–Ω–∏—é –ê–¶–ü
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	R1=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_1);//–ó–∞–Ω–æ—Å–∏–º –≤ –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é R1 —Ä–µ–∑—É–ª—å—Ç–∞—Ç –ê–¶–ü 1-–æ–≥–æ –∫–∞–Ω–∞–ª–∞
 8001a14:	2101      	movs	r1, #1
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f001 fec0 	bl	800379c <HAL_ADCEx_InjectedGetValue>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	4b40      	ldr	r3, [pc, #256]	@ (8001b24 <HAL_ADCEx_InjectedConvCpltCallback+0x118>)
 8001a22:	801a      	strh	r2, [r3, #0]
	R2=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_2);//–ó–∞–Ω–æ—Å–∏–º –≤ –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é R2 —Ä–µ–∑—É–ª—å—Ç–∞—Ç –ê–¶–ü 2-–æ–≥–æ –∫–∞–Ω–∞–ª–∞
 8001a24:	2102      	movs	r1, #2
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f001 feb8 	bl	800379c <HAL_ADCEx_InjectedGetValue>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	4b3d      	ldr	r3, [pc, #244]	@ (8001b28 <HAL_ADCEx_InjectedConvCpltCallback+0x11c>)
 8001a32:	801a      	strh	r2, [r3, #0]

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_0)==GPIO_PIN_SET && HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_7)==GPIO_PIN_RESET&&R2<=400){ //–ï—Å–ª–∏ —Ä—ã—á–∞–≥ –ø–µ—Ä–µ–∫–ª—é—á–µ–Ω –≤–ø–µ—Ä–µ–¥ (D) –∏ –µ—Å–ª–∏ —Ä—É—á–Ω–∏–∫ –Ω–µ –æ–ø—É—â–µ–Ω:
 8001a34:	2101      	movs	r1, #1
 8001a36:	483d      	ldr	r0, [pc, #244]	@ (8001b2c <HAL_ADCEx_InjectedConvCpltCallback+0x120>)
 8001a38:	f002 fb32 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d119      	bne.n	8001a76 <HAL_ADCEx_InjectedConvCpltCallback+0x6a>
 8001a42:	2180      	movs	r1, #128	@ 0x80
 8001a44:	483a      	ldr	r0, [pc, #232]	@ (8001b30 <HAL_ADCEx_InjectedConvCpltCallback+0x124>)
 8001a46:	f002 fb2b 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d112      	bne.n	8001a76 <HAL_ADCEx_InjectedConvCpltCallback+0x6a>
 8001a50:	4b35      	ldr	r3, [pc, #212]	@ (8001b28 <HAL_ADCEx_InjectedConvCpltCallback+0x11c>)
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a58:	d80d      	bhi.n	8001a76 <HAL_ADCEx_InjectedConvCpltCallback+0x6a>
		/*–ú–æ—Ç–æ—Ä—ã –≤—Ä–∞—â–∞—é—Ç—Å—è –≤–ø–µ—Ä–µ–¥*/
		TIM4->CCR1=R1; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R1) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001a5a:	4b32      	ldr	r3, [pc, #200]	@ (8001b24 <HAL_ADCEx_InjectedConvCpltCallback+0x118>)
 8001a5c:	881a      	ldrh	r2, [r3, #0]
 8001a5e:	4b35      	ldr	r3, [pc, #212]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001a60:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM4->CCR2=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001a62:	4b34      	ldr	r3, [pc, #208]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM4->CCR3=R1; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R1) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001a68:	4b2e      	ldr	r3, [pc, #184]	@ (8001b24 <HAL_ADCEx_InjectedConvCpltCallback+0x118>)
 8001a6a:	881a      	ldrh	r2, [r3, #0]
 8001a6c:	4b31      	ldr	r3, [pc, #196]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001a6e:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM4->CCR4=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001a70:	4b30      	ldr	r3, [pc, #192]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	641a      	str	r2, [r3, #64]	@ 0x40
	}
	if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_1)==GPIO_PIN_SET && HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_7)==GPIO_PIN_RESET&&R2<=400){ //–ò–Ω–∞—á–µ, –µ—Å–ª–∏ —Ä—ã—á–∞–≥ –ø–µ—Ä–µ–∫–ª—é—á–µ–Ω –Ω–∞–∑–∞–¥(R) –∏ –µ—Å–ª–∏ —Ä—É—á–Ω–∏–∫ –Ω–µ –æ–ø—É—â–µ–Ω:
 8001a76:	2102      	movs	r1, #2
 8001a78:	482c      	ldr	r0, [pc, #176]	@ (8001b2c <HAL_ADCEx_InjectedConvCpltCallback+0x120>)
 8001a7a:	f002 fb11 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d119      	bne.n	8001ab8 <HAL_ADCEx_InjectedConvCpltCallback+0xac>
 8001a84:	2180      	movs	r1, #128	@ 0x80
 8001a86:	482a      	ldr	r0, [pc, #168]	@ (8001b30 <HAL_ADCEx_InjectedConvCpltCallback+0x124>)
 8001a88:	f002 fb0a 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d112      	bne.n	8001ab8 <HAL_ADCEx_InjectedConvCpltCallback+0xac>
 8001a92:	4b25      	ldr	r3, [pc, #148]	@ (8001b28 <HAL_ADCEx_InjectedConvCpltCallback+0x11c>)
 8001a94:	881b      	ldrh	r3, [r3, #0]
 8001a96:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001a9a:	d80d      	bhi.n	8001ab8 <HAL_ADCEx_InjectedConvCpltCallback+0xac>
		/*–ú–æ—Ç–æ—Ä—ã –≤—Ä–∞—â–∞—é—Ç—Å—è –Ω–∞–∑–∞–¥*/
		TIM4->CCR1=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001a9c:	4b25      	ldr	r3, [pc, #148]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM4->CCR2=R1; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R1) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001aa2:	4b20      	ldr	r3, [pc, #128]	@ (8001b24 <HAL_ADCEx_InjectedConvCpltCallback+0x118>)
 8001aa4:	881a      	ldrh	r2, [r3, #0]
 8001aa6:	4b23      	ldr	r3, [pc, #140]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001aa8:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM4->CCR3=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001aaa:	4b22      	ldr	r3, [pc, #136]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM4->CCR4=R1; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R1) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001ab0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b24 <HAL_ADCEx_InjectedConvCpltCallback+0x118>)
 8001ab2:	881a      	ldrh	r2, [r3, #0]
 8001ab4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001ab6:	641a      	str	r2, [r3, #64]	@ 0x40
	}
	if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_0)==GPIO_PIN_RESET && HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_1)==GPIO_PIN_RESET && HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_7)==GPIO_PIN_RESET&&R2<=400){ //–ø–Ω–∞—á–µ —Ä—ã—á–∞–≥ –Ω—Ö–æ–¥–∏—Ç—å—Å—è –≤ –Ω–µ–π—Ç—Ä–∞–ª—å–Ω–æ–º –ø–æ–ª–æ–∂–µ–Ω–∏–∏(N):
 8001ab8:	2101      	movs	r1, #1
 8001aba:	481c      	ldr	r0, [pc, #112]	@ (8001b2c <HAL_ADCEx_InjectedConvCpltCallback+0x120>)
 8001abc:	f002 faf0 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d11e      	bne.n	8001b04 <HAL_ADCEx_InjectedConvCpltCallback+0xf8>
 8001ac6:	2102      	movs	r1, #2
 8001ac8:	4818      	ldr	r0, [pc, #96]	@ (8001b2c <HAL_ADCEx_InjectedConvCpltCallback+0x120>)
 8001aca:	f002 fae9 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d117      	bne.n	8001b04 <HAL_ADCEx_InjectedConvCpltCallback+0xf8>
 8001ad4:	2180      	movs	r1, #128	@ 0x80
 8001ad6:	4816      	ldr	r0, [pc, #88]	@ (8001b30 <HAL_ADCEx_InjectedConvCpltCallback+0x124>)
 8001ad8:	f002 fae2 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d110      	bne.n	8001b04 <HAL_ADCEx_InjectedConvCpltCallback+0xf8>
 8001ae2:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <HAL_ADCEx_InjectedConvCpltCallback+0x11c>)
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001aea:	d80b      	bhi.n	8001b04 <HAL_ADCEx_InjectedConvCpltCallback+0xf8>
		/*–ú–æ—Ç–æ—Ä—ã –æ—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞—é—Ç—Å—è*/
		TIM4->CCR1=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001aec:	4b11      	ldr	r3, [pc, #68]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM4->CCR2=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001af2:	4b10      	ldr	r3, [pc, #64]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM4->CCR3=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001af8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM4->CCR4=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001afe:	4b0d      	ldr	r3, [pc, #52]	@ (8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	641a      	str	r2, [r3, #64]	@ 0x40
	}
	/*—Ä—É—á–Ω–∏–∫ –Ω–∞ –¥–≤–∏–≥–∞—Ç–µ–ª—è—Ö*/
	if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_7)==GPIO_PIN_SET){ //–ù–∞–∂–∞—Ç —Ä—É—á–Ω–∏–∫:
 8001b04:	2180      	movs	r1, #128	@ 0x80
 8001b06:	480a      	ldr	r0, [pc, #40]	@ (8001b30 <HAL_ADCEx_InjectedConvCpltCallback+0x124>)
 8001b08:	f002 faca 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d103      	bne.n	8001b1a <HAL_ADCEx_InjectedConvCpltCallback+0x10e>
		R2=4000; //–ê–∫—Ç–∏–≤–∏—Ä—É–µ–º —Ç–æ—Ä–º–æ–∑–∞ –Ω–∞ –ø–æ–ª–Ω—É—é –º–æ—â–Ω–æ—Å—Ç—å
 8001b12:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <HAL_ADCEx_InjectedConvCpltCallback+0x11c>)
 8001b14:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001b18:	801a      	strh	r2, [r3, #0]
	}


///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200001e0 	.word	0x200001e0
 8001b28:	200001e2 	.word	0x200001e2
 8001b2c:	40010c00 	.word	0x40010c00
 8001b30:	40010800 	.word	0x40010800
 8001b34:	40000800 	.word	0x40000800

08001b38 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001b38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	4603      	mov	r3, r0
 8001b42:	80fb      	strh	r3, [r7, #6]
		/*—Ç–æ—Ä–º–æ–∑–∞*/
	/*–õ–µ–≤–æ–µ –∫–æ–ª–µ—Å–æ*/
	if(R2>400 && STOP1>1){
 8001b44:	4b9c      	ldr	r3, [pc, #624]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001b46:	881b      	ldrh	r3, [r3, #0]
 8001b48:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001b4c:	d916      	bls.n	8001b7c <HAL_GPIO_EXTI_Callback+0x44>
 8001b4e:	4b9b      	ldr	r3, [pc, #620]	@ (8001dbc <HAL_GPIO_EXTI_Callback+0x284>)
 8001b50:	f993 3000 	ldrsb.w	r3, [r3]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	dd11      	ble.n	8001b7c <HAL_GPIO_EXTI_Callback+0x44>
		TIM4->CCR1=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001b58:	4b99      	ldr	r3, [pc, #612]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM4->CCR2=R2*STOP1/4; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R2*STOP1/4) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001b5e:	4b96      	ldr	r3, [pc, #600]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001b60:	881b      	ldrh	r3, [r3, #0]
 8001b62:	461a      	mov	r2, r3
 8001b64:	4b95      	ldr	r3, [pc, #596]	@ (8001dbc <HAL_GPIO_EXTI_Callback+0x284>)
 8001b66:	f993 3000 	ldrsb.w	r3, [r3]
 8001b6a:	fb02 f303 	mul.w	r3, r2, r3
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	da00      	bge.n	8001b74 <HAL_GPIO_EXTI_Callback+0x3c>
 8001b72:	3303      	adds	r3, #3
 8001b74:	109b      	asrs	r3, r3, #2
 8001b76:	461a      	mov	r2, r3
 8001b78:	4b91      	ldr	r3, [pc, #580]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001b7a:	639a      	str	r2, [r3, #56]	@ 0x38
	}
 	if(R2>400 && STOP1<-1){
 8001b7c:	4b8e      	ldr	r3, [pc, #568]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001b84:	d918      	bls.n	8001bb8 <HAL_GPIO_EXTI_Callback+0x80>
 8001b86:	4b8d      	ldr	r3, [pc, #564]	@ (8001dbc <HAL_GPIO_EXTI_Callback+0x284>)
 8001b88:	f993 3000 	ldrsb.w	r3, [r3]
 8001b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b90:	da12      	bge.n	8001bb8 <HAL_GPIO_EXTI_Callback+0x80>
		TIM4->CCR1=R2*STOP1/-4; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R2*STOP1/-4) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001b92:	4b89      	ldr	r3, [pc, #548]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	461a      	mov	r2, r3
 8001b98:	4b88      	ldr	r3, [pc, #544]	@ (8001dbc <HAL_GPIO_EXTI_Callback+0x284>)
 8001b9a:	f993 3000 	ldrsb.w	r3, [r3]
 8001b9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	da00      	bge.n	8001ba8 <HAL_GPIO_EXTI_Callback+0x70>
 8001ba6:	3303      	adds	r3, #3
 8001ba8:	109b      	asrs	r3, r3, #2
 8001baa:	425b      	negs	r3, r3
 8001bac:	461a      	mov	r2, r3
 8001bae:	4b84      	ldr	r3, [pc, #528]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001bb0:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM4->CCR2=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001bb2:	4b83      	ldr	r3, [pc, #524]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	if(R2>400 && STOP1<=1 && STOP1>=-1){
 8001bb8:	4b7f      	ldr	r3, [pc, #508]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001bba:	881b      	ldrh	r3, [r3, #0]
 8001bbc:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001bc0:	d910      	bls.n	8001be4 <HAL_GPIO_EXTI_Callback+0xac>
 8001bc2:	4b7e      	ldr	r3, [pc, #504]	@ (8001dbc <HAL_GPIO_EXTI_Callback+0x284>)
 8001bc4:	f993 3000 	ldrsb.w	r3, [r3]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	dc0b      	bgt.n	8001be4 <HAL_GPIO_EXTI_Callback+0xac>
 8001bcc:	4b7b      	ldr	r3, [pc, #492]	@ (8001dbc <HAL_GPIO_EXTI_Callback+0x284>)
 8001bce:	f993 3000 	ldrsb.w	r3, [r3]
 8001bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bd6:	db05      	blt.n	8001be4 <HAL_GPIO_EXTI_Callback+0xac>
		TIM4->CCR1=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001bd8:	4b79      	ldr	r3, [pc, #484]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM4->CCR2=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001bde:	4b78      	ldr	r3, [pc, #480]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	/*–ü—Ä–∞–≤–æ–µ –∫–æ–ª–µ—Å–æ*/
	if(R2>400 && STOP2>1){
 8001be4:	4b74      	ldr	r3, [pc, #464]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001be6:	881b      	ldrh	r3, [r3, #0]
 8001be8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001bec:	d916      	bls.n	8001c1c <HAL_GPIO_EXTI_Callback+0xe4>
 8001bee:	4b75      	ldr	r3, [pc, #468]	@ (8001dc4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8001bf0:	f993 3000 	ldrsb.w	r3, [r3]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	dd11      	ble.n	8001c1c <HAL_GPIO_EXTI_Callback+0xe4>
		TIM4->CCR3=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001bf8:	4b71      	ldr	r3, [pc, #452]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM4->CCR4=R2*STOP2/4; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R2*STOP2/4) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001bfe:	4b6e      	ldr	r3, [pc, #440]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001c00:	881b      	ldrh	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	4b6f      	ldr	r3, [pc, #444]	@ (8001dc4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8001c06:	f993 3000 	ldrsb.w	r3, [r3]
 8001c0a:	fb02 f303 	mul.w	r3, r2, r3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	da00      	bge.n	8001c14 <HAL_GPIO_EXTI_Callback+0xdc>
 8001c12:	3303      	adds	r3, #3
 8001c14:	109b      	asrs	r3, r3, #2
 8001c16:	461a      	mov	r2, r3
 8001c18:	4b69      	ldr	r3, [pc, #420]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001c1a:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 	if(R2>400 && STOP2<-1){
 8001c1c:	4b66      	ldr	r3, [pc, #408]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001c1e:	881b      	ldrh	r3, [r3, #0]
 8001c20:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001c24:	d918      	bls.n	8001c58 <HAL_GPIO_EXTI_Callback+0x120>
 8001c26:	4b67      	ldr	r3, [pc, #412]	@ (8001dc4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8001c28:	f993 3000 	ldrsb.w	r3, [r3]
 8001c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c30:	da12      	bge.n	8001c58 <HAL_GPIO_EXTI_Callback+0x120>
		TIM4->CCR3=R2*STOP2/-4; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R2*STOP2/-4) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001c32:	4b61      	ldr	r3, [pc, #388]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	461a      	mov	r2, r3
 8001c38:	4b62      	ldr	r3, [pc, #392]	@ (8001dc4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8001c3a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c3e:	fb02 f303 	mul.w	r3, r2, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	da00      	bge.n	8001c48 <HAL_GPIO_EXTI_Callback+0x110>
 8001c46:	3303      	adds	r3, #3
 8001c48:	109b      	asrs	r3, r3, #2
 8001c4a:	425b      	negs	r3, r3
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4b5c      	ldr	r3, [pc, #368]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001c50:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM4->CCR4=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001c52:	4b5b      	ldr	r3, [pc, #364]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	641a      	str	r2, [r3, #64]	@ 0x40
	}
	if(R2>400 && STOP2<=1 && STOP2>=-1){
 8001c58:	4b57      	ldr	r3, [pc, #348]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001c60:	d910      	bls.n	8001c84 <HAL_GPIO_EXTI_Callback+0x14c>
 8001c62:	4b58      	ldr	r3, [pc, #352]	@ (8001dc4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8001c64:	f993 3000 	ldrsb.w	r3, [r3]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	dc0b      	bgt.n	8001c84 <HAL_GPIO_EXTI_Callback+0x14c>
 8001c6c:	4b55      	ldr	r3, [pc, #340]	@ (8001dc4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8001c6e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c76:	db05      	blt.n	8001c84 <HAL_GPIO_EXTI_Callback+0x14c>
		TIM4->CCR3=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001c78:	4b51      	ldr	r3, [pc, #324]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM4->CCR4=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001c7e:	4b50      	ldr	r3, [pc, #320]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	641a      	str	r2, [r3, #64]	@ 0x40

	/////////////////////////////////////////////////////////////////////////////////////////////////////////////

					/*ABS*/
	  /*–í–ø–µ—Ä—ë—ë–¥*/
	if(ABS==1&&ABSh<-8&&HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_0)==GPIO_PIN_SET&&R2<=400){
 8001c84:	4b50      	ldr	r3, [pc, #320]	@ (8001dc8 <HAL_GPIO_EXTI_Callback+0x290>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d117      	bne.n	8001cbc <HAL_GPIO_EXTI_Callback+0x184>
 8001c8c:	4b4f      	ldr	r3, [pc, #316]	@ (8001dcc <HAL_GPIO_EXTI_Callback+0x294>)
 8001c8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c92:	f113 0f08 	cmn.w	r3, #8
 8001c96:	da11      	bge.n	8001cbc <HAL_GPIO_EXTI_Callback+0x184>
 8001c98:	2101      	movs	r1, #1
 8001c9a:	484d      	ldr	r0, [pc, #308]	@ (8001dd0 <HAL_GPIO_EXTI_Callback+0x298>)
 8001c9c:	f002 fa00 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d10a      	bne.n	8001cbc <HAL_GPIO_EXTI_Callback+0x184>
 8001ca6:	4b44      	ldr	r3, [pc, #272]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001ca8:	881b      	ldrh	r3, [r3, #0]
 8001caa:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001cae:	d805      	bhi.n	8001cbc <HAL_GPIO_EXTI_Callback+0x184>
		TIM4->CCR1=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001cb0:	4b43      	ldr	r3, [pc, #268]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM4->CCR2=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001cb6:	4b42      	ldr	r3, [pc, #264]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	if(ABS==1&&ABSh>8&&HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_0)==GPIO_PIN_SET&&R2<=400){
 8001cbc:	4b42      	ldr	r3, [pc, #264]	@ (8001dc8 <HAL_GPIO_EXTI_Callback+0x290>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d116      	bne.n	8001cf2 <HAL_GPIO_EXTI_Callback+0x1ba>
 8001cc4:	4b41      	ldr	r3, [pc, #260]	@ (8001dcc <HAL_GPIO_EXTI_Callback+0x294>)
 8001cc6:	f993 3000 	ldrsb.w	r3, [r3]
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	dd11      	ble.n	8001cf2 <HAL_GPIO_EXTI_Callback+0x1ba>
 8001cce:	2101      	movs	r1, #1
 8001cd0:	483f      	ldr	r0, [pc, #252]	@ (8001dd0 <HAL_GPIO_EXTI_Callback+0x298>)
 8001cd2:	f002 f9e5 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d10a      	bne.n	8001cf2 <HAL_GPIO_EXTI_Callback+0x1ba>
 8001cdc:	4b36      	ldr	r3, [pc, #216]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001cde:	881b      	ldrh	r3, [r3, #0]
 8001ce0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001ce4:	d805      	bhi.n	8001cf2 <HAL_GPIO_EXTI_Callback+0x1ba>
		TIM4->CCR3=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001ce6:	4b36      	ldr	r3, [pc, #216]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM4->CCR4=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001cec:	4b34      	ldr	r3, [pc, #208]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	641a      	str	r2, [r3, #64]	@ 0x40
	}

		  /*–ù–∞–∑–∞–¥*/
	if(ABS==1&&ABSh<-8&&HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_1)==GPIO_PIN_SET&&R2<=400){
 8001cf2:	4b35      	ldr	r3, [pc, #212]	@ (8001dc8 <HAL_GPIO_EXTI_Callback+0x290>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d117      	bne.n	8001d2a <HAL_GPIO_EXTI_Callback+0x1f2>
 8001cfa:	4b34      	ldr	r3, [pc, #208]	@ (8001dcc <HAL_GPIO_EXTI_Callback+0x294>)
 8001cfc:	f993 3000 	ldrsb.w	r3, [r3]
 8001d00:	f113 0f08 	cmn.w	r3, #8
 8001d04:	da11      	bge.n	8001d2a <HAL_GPIO_EXTI_Callback+0x1f2>
 8001d06:	2102      	movs	r1, #2
 8001d08:	4831      	ldr	r0, [pc, #196]	@ (8001dd0 <HAL_GPIO_EXTI_Callback+0x298>)
 8001d0a:	f002 f9c9 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d10a      	bne.n	8001d2a <HAL_GPIO_EXTI_Callback+0x1f2>
 8001d14:	4b28      	ldr	r3, [pc, #160]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001d16:	881b      	ldrh	r3, [r3, #0]
 8001d18:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001d1c:	d805      	bhi.n	8001d2a <HAL_GPIO_EXTI_Callback+0x1f2>
		TIM4->CCR3=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001d1e:	4b28      	ldr	r3, [pc, #160]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM4->CCR4=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001d24:	4b26      	ldr	r3, [pc, #152]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	641a      	str	r2, [r3, #64]	@ 0x40
	}
	if(ABS==1&&ABSh>8&&HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_1)==GPIO_PIN_SET&&R2<=400){
 8001d2a:	4b27      	ldr	r3, [pc, #156]	@ (8001dc8 <HAL_GPIO_EXTI_Callback+0x290>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d116      	bne.n	8001d60 <HAL_GPIO_EXTI_Callback+0x228>
 8001d32:	4b26      	ldr	r3, [pc, #152]	@ (8001dcc <HAL_GPIO_EXTI_Callback+0x294>)
 8001d34:	f993 3000 	ldrsb.w	r3, [r3]
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	dd11      	ble.n	8001d60 <HAL_GPIO_EXTI_Callback+0x228>
 8001d3c:	2102      	movs	r1, #2
 8001d3e:	4824      	ldr	r0, [pc, #144]	@ (8001dd0 <HAL_GPIO_EXTI_Callback+0x298>)
 8001d40:	f002 f9ae 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d10a      	bne.n	8001d60 <HAL_GPIO_EXTI_Callback+0x228>
 8001d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001d52:	d805      	bhi.n	8001d60 <HAL_GPIO_EXTI_Callback+0x228>
		TIM4->CCR1=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001d54:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM4->CCR2=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001d5a:	4b19      	ldr	r3, [pc, #100]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	   /*–û—Ç–∫–ª—é—á–∏—Ç—å*/
	if(ABS==1&&ABSh<8&&ABSh>-8&&R2<=400){ //–ï—Å–ª–∏ –ø–æ–¥—Ç–æ—Ä–º–∞–∂–∏–≤–∞—Ç—å –Ω–µ –Ω—É–∂–Ω–æ –≤–æ–∑–≤—Ä–∞—â–∞–µ–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä—ã –ø—Ä–µ–¥–∏–¥—É—â–∏–µ –∑–Ω–∞—á–µ–Ω–∏—è
 8001d60:	4b19      	ldr	r3, [pc, #100]	@ (8001dc8 <HAL_GPIO_EXTI_Callback+0x290>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d164      	bne.n	8001e32 <HAL_GPIO_EXTI_Callback+0x2fa>
 8001d68:	4b18      	ldr	r3, [pc, #96]	@ (8001dcc <HAL_GPIO_EXTI_Callback+0x294>)
 8001d6a:	f993 3000 	ldrsb.w	r3, [r3]
 8001d6e:	2b07      	cmp	r3, #7
 8001d70:	dc5f      	bgt.n	8001e32 <HAL_GPIO_EXTI_Callback+0x2fa>
 8001d72:	4b16      	ldr	r3, [pc, #88]	@ (8001dcc <HAL_GPIO_EXTI_Callback+0x294>)
 8001d74:	f993 3000 	ldrsb.w	r3, [r3]
 8001d78:	f113 0f07 	cmn.w	r3, #7
 8001d7c:	db59      	blt.n	8001e32 <HAL_GPIO_EXTI_Callback+0x2fa>
 8001d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001d86:	d854      	bhi.n	8001e32 <HAL_GPIO_EXTI_Callback+0x2fa>
		if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_0)==GPIO_PIN_SET && HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_7)==GPIO_PIN_RESET&&R2<=400){ //–ï—Å–ª–∏ —Ä—ã—á–∞–≥ –ø–µ—Ä–µ–∫–ª—é—á–µ–Ω –≤–ø–µ—Ä–µ–¥ (D) –∏ –µ—Å–ª–∏ —Ä—É—á–Ω–∏–∫ –Ω–µ –æ–ø—É—â–µ–Ω:
 8001d88:	2101      	movs	r1, #1
 8001d8a:	4811      	ldr	r0, [pc, #68]	@ (8001dd0 <HAL_GPIO_EXTI_Callback+0x298>)
 8001d8c:	f002 f988 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d12c      	bne.n	8001df0 <HAL_GPIO_EXTI_Callback+0x2b8>
 8001d96:	2180      	movs	r1, #128	@ 0x80
 8001d98:	480e      	ldr	r0, [pc, #56]	@ (8001dd4 <HAL_GPIO_EXTI_Callback+0x29c>)
 8001d9a:	f002 f981 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d125      	bne.n	8001df0 <HAL_GPIO_EXTI_Callback+0x2b8>
 8001da4:	4b04      	ldr	r3, [pc, #16]	@ (8001db8 <HAL_GPIO_EXTI_Callback+0x280>)
 8001da6:	881b      	ldrh	r3, [r3, #0]
 8001da8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001dac:	d820      	bhi.n	8001df0 <HAL_GPIO_EXTI_Callback+0x2b8>
			TIM4->CCR1=R1; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R1) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001dae:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd8 <HAL_GPIO_EXTI_Callback+0x2a0>)
 8001db0:	881a      	ldrh	r2, [r3, #0]
 8001db2:	4b03      	ldr	r3, [pc, #12]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0x288>)
 8001db4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001db6:	e011      	b.n	8001ddc <HAL_GPIO_EXTI_Callback+0x2a4>
 8001db8:	200001e2 	.word	0x200001e2
 8001dbc:	200001f0 	.word	0x200001f0
 8001dc0:	40000800 	.word	0x40000800
 8001dc4:	200001f1 	.word	0x200001f1
 8001dc8:	20000208 	.word	0x20000208
 8001dcc:	20000209 	.word	0x20000209
 8001dd0:	40010c00 	.word	0x40010c00
 8001dd4:	40010800 	.word	0x40010800
 8001dd8:	200001e0 	.word	0x200001e0
			TIM4->CCR2=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8001e88 <HAL_GPIO_EXTI_Callback+0x350>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM4->CCR3=R1; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R1) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001de2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e8c <HAL_GPIO_EXTI_Callback+0x354>)
 8001de4:	881a      	ldrh	r2, [r3, #0]
 8001de6:	4b28      	ldr	r3, [pc, #160]	@ (8001e88 <HAL_GPIO_EXTI_Callback+0x350>)
 8001de8:	63da      	str	r2, [r3, #60]	@ 0x3c
			TIM4->CCR4=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001dea:	4b27      	ldr	r3, [pc, #156]	@ (8001e88 <HAL_GPIO_EXTI_Callback+0x350>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	641a      	str	r2, [r3, #64]	@ 0x40
		}
		if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_1)==GPIO_PIN_SET && HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_7)==GPIO_PIN_RESET&&R2<=400){ //–∏–Ω–∞—á–µ, –µ—Å–ª–∏ —Ä—ã—á–∞–≥ –ø–µ—Ä–µ–∫–ª—é—á–µ–Ω –Ω–∞–∑–∞–¥(R) –∏ –µ—Å–ª–∏ —Ä—É—á–Ω–∏–∫ –Ω–µ –æ–ø—É—â–µ–Ω:
 8001df0:	2102      	movs	r1, #2
 8001df2:	4827      	ldr	r0, [pc, #156]	@ (8001e90 <HAL_GPIO_EXTI_Callback+0x358>)
 8001df4:	f002 f954 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d119      	bne.n	8001e32 <HAL_GPIO_EXTI_Callback+0x2fa>
 8001dfe:	2180      	movs	r1, #128	@ 0x80
 8001e00:	4824      	ldr	r0, [pc, #144]	@ (8001e94 <HAL_GPIO_EXTI_Callback+0x35c>)
 8001e02:	f002 f94d 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d112      	bne.n	8001e32 <HAL_GPIO_EXTI_Callback+0x2fa>
 8001e0c:	4b22      	ldr	r3, [pc, #136]	@ (8001e98 <HAL_GPIO_EXTI_Callback+0x360>)
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001e14:	d80d      	bhi.n	8001e32 <HAL_GPIO_EXTI_Callback+0x2fa>
			TIM4->CCR1=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001e16:	4b1c      	ldr	r3, [pc, #112]	@ (8001e88 <HAL_GPIO_EXTI_Callback+0x350>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM4->CCR2=R1; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R1) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e8c <HAL_GPIO_EXTI_Callback+0x354>)
 8001e1e:	881a      	ldrh	r2, [r3, #0]
 8001e20:	4b19      	ldr	r3, [pc, #100]	@ (8001e88 <HAL_GPIO_EXTI_Callback+0x350>)
 8001e22:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM4->CCR3=0; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (0) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001e24:	4b18      	ldr	r3, [pc, #96]	@ (8001e88 <HAL_GPIO_EXTI_Callback+0x350>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	63da      	str	r2, [r3, #60]	@ 0x3c
			TIM4->CCR4=R1; //–ó–∞–Ω–æ—Å–∏–º –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∑–Ω–∞—á–µ–Ω–∏–µ (R1) –¥–ª—è –∏–∑–º–µ–Ω–µ–Ω–∏—è —Å–∫–≤–∞–∂–Ω–µ—Å—Ç–∏ –®–ò–ú–∞
 8001e2a:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <HAL_GPIO_EXTI_Callback+0x354>)
 8001e2c:	881a      	ldrh	r2, [r3, #0]
 8001e2e:	4b16      	ldr	r3, [pc, #88]	@ (8001e88 <HAL_GPIO_EXTI_Callback+0x350>)
 8001e30:	641a      	str	r2, [r3, #64]	@ 0x40
		}
	}


	if(GPIO_Pin== GPIO_PIN_2) { //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 3, —Ç–æ
 8001e32:	88fb      	ldrh	r3, [r7, #6]
 8001e34:	2b04      	cmp	r3, #4
 8001e36:	d116      	bne.n	8001e66 <HAL_GPIO_EXTI_Callback+0x32e>

		if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_2)==GPIO_PIN_SET){ //–µ—Å–ª–∏ –Ω–∞ –ø–∏–Ω A2 –ø–æ–¥–∞–ª—Å—è —Å–∏–≥–Ω–∞–ª(–Ω–∞–∂–∞–ª–∏ –∫–Ω–æ–ø–∫—É), —Ç–æ:
 8001e38:	2104      	movs	r1, #4
 8001e3a:	4816      	ldr	r0, [pc, #88]	@ (8001e94 <HAL_GPIO_EXTI_Callback+0x35c>)
 8001e3c:	f002 f930 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d10f      	bne.n	8001e66 <HAL_GPIO_EXTI_Callback+0x32e>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8); //–∑–Ω–∞—á–µ–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ A8 —Å–º–µ–Ω–∏—Ç—Å—è –Ω–∞ –ø—Ä–æ—Ç–∏–≤–æ–ø–æ–ª–æ–∂–Ω–æ–µ.
 8001e46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e4a:	4812      	ldr	r0, [pc, #72]	@ (8001e94 <HAL_GPIO_EXTI_Callback+0x35c>)
 8001e4c:	f002 f957 	bl	80040fe <HAL_GPIO_TogglePin>
			if(ABS==1){
 8001e50:	4b12      	ldr	r3, [pc, #72]	@ (8001e9c <HAL_GPIO_EXTI_Callback+0x364>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d103      	bne.n	8001e60 <HAL_GPIO_EXTI_Callback+0x328>
				ABS=0; //ABS –≤—ã–∫–ª—é—á–∞–µ—Ç—Å—è
 8001e58:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <HAL_GPIO_EXTI_Callback+0x364>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
 8001e5e:	e002      	b.n	8001e66 <HAL_GPIO_EXTI_Callback+0x32e>
			}
			else{ //–∏–Ω–∞—á–µ
				ABS=1; //ABS –≤–∫–ª—é—á–∞–µ—Ç—Å—è
 8001e60:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <HAL_GPIO_EXTI_Callback+0x364>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	701a      	strb	r2, [r3, #0]
		}
	}

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
		 /*–†—É—á–Ω–∏–∫*/
	if(GPIO_Pin== GPIO_PIN_7) { //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 7, —Ç–æ
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	2b80      	cmp	r3, #128	@ 0x80
 8001e6a:	d11e      	bne.n	8001eaa <HAL_GPIO_EXTI_Callback+0x372>
	if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_7)==GPIO_PIN_SET){ //–µ—Å–ª–∏ –Ω–∞ –ø–∏–Ω A7 –ø–æ–¥–∞–ª—Å—è —Å–∏–≥–Ω–∞–ª(–Ω–∞–∂–∞–ª–∏ –∫–Ω–æ–ø–∫—É), —Ç–æ:
 8001e6c:	2180      	movs	r1, #128	@ 0x80
 8001e6e:	4809      	ldr	r0, [pc, #36]	@ (8001e94 <HAL_GPIO_EXTI_Callback+0x35c>)
 8001e70:	f002 f916 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d112      	bne.n	8001ea0 <HAL_GPIO_EXTI_Callback+0x368>
	   HAL_GPIO_WritePin (GPIOB, GPIO_PIN_5,GPIO_PIN_SET); //–Ω–∞ –ø–∏–Ω B5 –ø–æ–¥–∞—Å—Ç—Å—è —Å–∏–≥–Ω–∞–ª(—Å–≤–µ—Ç–æ–¥–∏–æ–¥ –∑–∞–≥–æ—Ä–∏—Ç—Å—è),
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	2120      	movs	r1, #32
 8001e7e:	4804      	ldr	r0, [pc, #16]	@ (8001e90 <HAL_GPIO_EXTI_Callback+0x358>)
 8001e80:	f002 f925 	bl	80040ce <HAL_GPIO_WritePin>
 8001e84:	e011      	b.n	8001eaa <HAL_GPIO_EXTI_Callback+0x372>
 8001e86:	bf00      	nop
 8001e88:	40000800 	.word	0x40000800
 8001e8c:	200001e0 	.word	0x200001e0
 8001e90:	40010c00 	.word	0x40010c00
 8001e94:	40010800 	.word	0x40010800
 8001e98:	200001e2 	.word	0x200001e2
 8001e9c:	20000208 	.word	0x20000208
	}
	else
		HAL_GPIO_WritePin (GPIOB, GPIO_PIN_5,GPIO_PIN_RESET); // –∏–Ω–∞—á–µ —Å–∏–≥–Ω–∞–ª –Ω–∞ –ø–∏–Ω–µ B5 –±—É–¥–µ—Ç —Å–±—Ä–æ—à–µ–Ω (—Å–≤–µ—Ç–æ–¥–∏–æ–¥ –ø–æ—Ç—É—Ö–Ω–µ—Ç).
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2120      	movs	r1, #32
 8001ea4:	48a7      	ldr	r0, [pc, #668]	@ (8002144 <HAL_GPIO_EXTI_Callback+0x60c>)
 8001ea6:	f002 f912 	bl	80040ce <HAL_GPIO_WritePin>
	}
		/*–ê–≤–∞—Ä–∏–π–∫–∞*/
	if(GPIO_Pin== GPIO_PIN_6) { //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 6, —Ç–æ
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	2b40      	cmp	r3, #64	@ 0x40
 8001eae:	d13c      	bne.n	8001f2a <HAL_GPIO_EXTI_Callback+0x3f2>
		if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_6)==GPIO_PIN_SET){ //–µ—Å–ª–∏ –Ω–∞ –ø–∏–Ω A6 –ø–æ–¥–∞–ª—Å—è —Å–∏–≥–Ω–∞–ª(–Ω–∞–∂–∞–ª–∏ –∫–Ω–æ–ø–∫—É), —Ç–æ:
 8001eb0:	2140      	movs	r1, #64	@ 0x40
 8001eb2:	48a5      	ldr	r0, [pc, #660]	@ (8002148 <HAL_GPIO_EXTI_Callback+0x610>)
 8001eb4:	f002 f8f4 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d125      	bne.n	8001f0a <HAL_GPIO_EXTI_Callback+0x3d2>
			HAL_GPIO_WritePin (GPIOB, GPIO_PIN_4,GPIO_PIN_RESET); //–Ω–∞ –ø–∏–Ω–µ B4 —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç—Å—è –∑–Ω–∞—á–µ–Ω–∏–µ(—Å–≤–µ—Ç–æ–¥–∏–æ–¥ –≥–∞—Å–Ω–µ—Ç),
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2110      	movs	r1, #16
 8001ec2:	48a0      	ldr	r0, [pc, #640]	@ (8002144 <HAL_GPIO_EXTI_Callback+0x60c>)
 8001ec4:	f002 f903 	bl	80040ce <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_11,GPIO_PIN_RESET); //–Ω–∞ –ø–∏–Ω–µ A11 —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç—Å—è –∑–Ω–∞—á–µ–Ω–∏–µ(—Å–≤–µ—Ç–æ–¥–∏–æ–¥ –≥–∞—Å–Ω–µ—Ç),
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ece:	489e      	ldr	r0, [pc, #632]	@ (8002148 <HAL_GPIO_EXTI_Callback+0x610>)
 8001ed0:	f002 f8fd 	bl	80040ce <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_10,GPIO_PIN_RESET); //–Ω–∞ –ø–∏–Ω–µ A10 —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç—Å—è –∑–Ω–∞—á–µ–Ω–∏–µ(—Å–≤–µ—Ç–æ–¥–∏–æ–¥ –≥–∞—Å–Ω–µ—Ç),
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001eda:	489b      	ldr	r0, [pc, #620]	@ (8002148 <HAL_GPIO_EXTI_Callback+0x610>)
 8001edc:	f002 f8f7 	bl	80040ce <HAL_GPIO_WritePin>
			PLCD=3; //–ü–µ—Ä–µ–º–µ–Ω–Ω–∞—è –∞–≤—Ä–∏–π–∫–∏ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ –ø—Ä–∏—Ä–∞–≤–Ω–∏–≤–∞–µ—Ç—Å—è –∫ 3, –∑–∞–ø—É—Å–∫–∞—è –ø—Ä–æ—Ü–µ—Å—Å –º–∏–≥–∞–Ω–∏—è
 8001ee0:	4b9a      	ldr	r3, [pc, #616]	@ (800214c <HAL_GPIO_EXTI_Callback+0x614>)
 8001ee2:	2203      	movs	r2, #3
 8001ee4:	701a      	strb	r2, [r3, #0]
			LpLCD=0; //–ü–µ—Ä–µ–º–µ–Ω–Ω–∞—è –ª–µ–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ —Å—Ç–∞–Ω–æ–≤–∏—Ç—Å—è —Ä–∞–≤–Ω–∞ 0, —Ç–µ–º —Å–∞–º—ã–º –≤—ã–∫–ª—é—á–∞—è –µ–≥–æ
 8001ee6:	4b9a      	ldr	r3, [pc, #616]	@ (8002150 <HAL_GPIO_EXTI_Callback+0x618>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	701a      	strb	r2, [r3, #0]
			RpLCD=0; //–ü–µ—Ä–µ–º–µ–Ω–Ω–∞—è –ø—Ä–∞–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ —Å—Ç–∞–Ω–æ–≤–∏—Ç—Å—è —Ä–∞–≤–Ω–∞ 0, —Ç–µ–º —Å–∞–º—ã–º –≤—ã–∫–ª—é—á–∞—è –µ–≥–æ
 8001eec:	4b99      	ldr	r3, [pc, #612]	@ (8002154 <HAL_GPIO_EXTI_Callback+0x61c>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	701a      	strb	r2, [r3, #0]
			P++; //–ö –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π "P" –ø—Ä–∏–±–∞–≤–∏—Ç—Å—è –µ–¥–∏–Ω–∏—Ü–∞,
 8001ef2:	4b99      	ldr	r3, [pc, #612]	@ (8002158 <HAL_GPIO_EXTI_Callback+0x620>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	b2da      	uxtb	r2, r3
 8001efa:	4b97      	ldr	r3, [pc, #604]	@ (8002158 <HAL_GPIO_EXTI_Callback+0x620>)
 8001efc:	701a      	strb	r2, [r3, #0]
			Lp=1; //–ü–µ—Ä–µ–º–µ–Ω–Ω–æ–π "Lp" –ø—Ä–∏—Å–≤–∞–∏–≤–∞–µ—Ç—Å—è –∑–Ω–∞—á–µ–Ω–∏–µ 1,
 8001efe:	4b97      	ldr	r3, [pc, #604]	@ (800215c <HAL_GPIO_EXTI_Callback+0x624>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	701a      	strb	r2, [r3, #0]
			Rp=1; //–ü–µ—Ä–µ–º–µ–Ω–Ω–æ–π "Rp" –ø—Ä–∏—Å–≤–∞–∏–≤–∞–µ—Ç—Å—è –∑–Ω–∞—á–µ–Ω–∏–µ 1.
 8001f04:	4b96      	ldr	r3, [pc, #600]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x628>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	701a      	strb	r2, [r3, #0]
		}
		if(P>1){ //–ï—Å–ª–∏ P –±–æ–ª—å—à–µ –µ–¥–∏–Ω–∏—Ü—ã, —Ç–æ
 8001f0a:	4b93      	ldr	r3, [pc, #588]	@ (8002158 <HAL_GPIO_EXTI_Callback+0x620>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d90b      	bls.n	8001f2a <HAL_GPIO_EXTI_Callback+0x3f2>
			P=0;Lp=0;Rp=0; //–∑–Ω–∞—á–µ–Ω–∏—è P,Lp,Rp —Å—Ç–∞–Ω–æ–≤—è—Ç—Å—è —Ä–∞–≤–Ω—ã –Ω—É–ª—é.
 8001f12:	4b91      	ldr	r3, [pc, #580]	@ (8002158 <HAL_GPIO_EXTI_Callback+0x620>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	701a      	strb	r2, [r3, #0]
 8001f18:	4b90      	ldr	r3, [pc, #576]	@ (800215c <HAL_GPIO_EXTI_Callback+0x624>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	701a      	strb	r2, [r3, #0]
 8001f1e:	4b90      	ldr	r3, [pc, #576]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x628>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	701a      	strb	r2, [r3, #0]
			PLCD=1;  //–ó–Ω–∞—á–µ–Ω–∏–µ –∞–≤–∞—Ä–∏–π–∫–∏ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ —Å—Ç–∞–Ω–æ–≤–∏—Ç—Å—è —Ä–∞–≤–Ω—ã–º 1, –≤—ã–∫–ª—é—á–∞—è –∞–≤–∞—Ä–∏–π–∫—É –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ
 8001f24:	4b89      	ldr	r3, [pc, #548]	@ (800214c <HAL_GPIO_EXTI_Callback+0x614>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	701a      	strb	r2, [r3, #0]
		}
	}
		/*–õ–µ–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫*/
	if(GPIO_Pin== GPIO_PIN_5){ //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 5, —Ç–æ
 8001f2a:	88fb      	ldrh	r3, [r7, #6]
 8001f2c:	2b20      	cmp	r3, #32
 8001f2e:	d123      	bne.n	8001f78 <HAL_GPIO_EXTI_Callback+0x440>
	if(P==0){	//–µ—Å–ª–∏ –ø–µ—Ä–µ–º–µ–Ω–Ω–∞—è "P" —Ä–∞–≤–Ω–∞ –Ω—É–ª—é —Ç–æ
 8001f30:	4b89      	ldr	r3, [pc, #548]	@ (8002158 <HAL_GPIO_EXTI_Callback+0x620>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d11f      	bne.n	8001f78 <HAL_GPIO_EXTI_Callback+0x440>
  if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_5)==GPIO_PIN_SET){ //–µ—Å–ª–∏ –Ω–∞ –ø–∏–Ω A5 –ø–æ–¥–∞–ª—Å—è —Å–∏–≥–Ω–∞–ª(–Ω–∞–∂–∞–ª–∏ –∫–Ω–æ–ø–∫—É), —Ç–æ:
 8001f38:	2120      	movs	r1, #32
 8001f3a:	4883      	ldr	r0, [pc, #524]	@ (8002148 <HAL_GPIO_EXTI_Callback+0x610>)
 8001f3c:	f002 f8b0 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d10e      	bne.n	8001f64 <HAL_GPIO_EXTI_Callback+0x42c>
		Lp++;	//–∫ –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π "Lp" –ø—Ä–∏–±–∞–≤–∏—Ç—Å—è –µ–¥–∏–Ω–∏—Ü–∞,
 8001f46:	4b85      	ldr	r3, [pc, #532]	@ (800215c <HAL_GPIO_EXTI_Callback+0x624>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	4b83      	ldr	r3, [pc, #524]	@ (800215c <HAL_GPIO_EXTI_Callback+0x624>)
 8001f50:	701a      	strb	r2, [r3, #0]
		LpLCD=3; //–ü–µ—Ä–µ–º–µ–Ω–Ω–∞—è –ª–µ–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ –ø—Ä–∏—Ä–∞–≤–Ω–∏–≤–∞–µ—Ç—Å—è –∫ 3, –∑–∞–ø—É—Å–∫–∞—è –ø—Ä–æ—Ü–µ—Å—Å –º–∏–≥–∞–Ω–∏—è
 8001f52:	4b7f      	ldr	r3, [pc, #508]	@ (8002150 <HAL_GPIO_EXTI_Callback+0x618>)
 8001f54:	2203      	movs	r2, #3
 8001f56:	701a      	strb	r2, [r3, #0]
    Rp=0;	//–∑–Ω–∞—á–µ–Ω–∏–µ Rp —Å—Ç–∞–Ω–µ—Ç —Ä–∞–≤–Ω–æ –Ω—É–ª—é;
 8001f58:	4b81      	ldr	r3, [pc, #516]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x628>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	701a      	strb	r2, [r3, #0]
    RpLCD=1; //–ü–µ—Ä–µ–º–µ–Ω–Ω–∞—è –ø—Ä–∞–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ –ø—Ä–∏—Ä–∞–≤–Ω–∏–≤–∞–µ—Ç—Å—è –∫ 1,	–≤—ã–∫–ª—é—á–∞—è –ø—Ä–∞–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫
 8001f5e:	4b7d      	ldr	r3, [pc, #500]	@ (8002154 <HAL_GPIO_EXTI_Callback+0x61c>)
 8001f60:	2201      	movs	r2, #1
 8001f62:	701a      	strb	r2, [r3, #0]
		}
	if(Lp>1){ //–ï—Å–ª–∏ Lp –±–æ–ª—å—à–µ –µ–¥–∏–Ω–∏—Ü—ã, —Ç–æ
 8001f64:	4b7d      	ldr	r3, [pc, #500]	@ (800215c <HAL_GPIO_EXTI_Callback+0x624>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d905      	bls.n	8001f78 <HAL_GPIO_EXTI_Callback+0x440>
	  Lp=0; //–∑–Ω–∞—á–µ–Ω–∏–µ Lp —Å—Ç–∞–Ω–µ—Ç —Ä–∞–≤–Ω–æ –Ω—É–ª—é.
 8001f6c:	4b7b      	ldr	r3, [pc, #492]	@ (800215c <HAL_GPIO_EXTI_Callback+0x624>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	701a      	strb	r2, [r3, #0]
		LpLCD=1; //–ü–µ—Ä–µ–º–µ–Ω–Ω–∞—è –ª–µ–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ –ø—Ä–∏—Ä–∞–≤–Ω–∏–≤–∞–µ—Ç—Å—è –∫ 1,	–≤—ã–∫–ª—é—á–∞—è –ª–µ–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫
 8001f72:	4b77      	ldr	r3, [pc, #476]	@ (8002150 <HAL_GPIO_EXTI_Callback+0x618>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	701a      	strb	r2, [r3, #0]
		}
	}
	}
	/*–ü—Ä–∞–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫*/
	if(GPIO_Pin== GPIO_PIN_4){ //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 4, —Ç–æ
 8001f78:	88fb      	ldrh	r3, [r7, #6]
 8001f7a:	2b10      	cmp	r3, #16
 8001f7c:	d123      	bne.n	8001fc6 <HAL_GPIO_EXTI_Callback+0x48e>
	if(P==0){ //–µ—Å–ª–∏ –ø–µ—Ä–µ–º–µ–Ω–Ω–∞—è "P" —Ä–∞–≤–Ω–∞ –Ω—É–ª—é —Ç–æ,
 8001f7e:	4b76      	ldr	r3, [pc, #472]	@ (8002158 <HAL_GPIO_EXTI_Callback+0x620>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d11f      	bne.n	8001fc6 <HAL_GPIO_EXTI_Callback+0x48e>
  if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_4)==GPIO_PIN_SET){ //–µ—Å–ª–∏ –Ω–∞ –ø–∏–Ω A4 –ø–æ–¥–∞–ª—Å—è —Å–∏–≥–Ω–∞–ª(–Ω–∞–∂–∞–ª–∏ –∫–Ω–æ–ø–∫—É), —Ç–æ:
 8001f86:	2110      	movs	r1, #16
 8001f88:	486f      	ldr	r0, [pc, #444]	@ (8002148 <HAL_GPIO_EXTI_Callback+0x610>)
 8001f8a:	f002 f889 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d10e      	bne.n	8001fb2 <HAL_GPIO_EXTI_Callback+0x47a>
	  Rp++;	//–∫ –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π "Rp" –ø—Ä–∏–±–∞–≤–∏—Ç—Å—è –µ–¥–∏–Ω–∏—Ü–∞,
 8001f94:	4b72      	ldr	r3, [pc, #456]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x628>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	4b70      	ldr	r3, [pc, #448]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x628>)
 8001f9e:	701a      	strb	r2, [r3, #0]
		RpLCD=3; //–ü–µ—Ä–µ–º–µ–Ω–Ω–∞—è –ø—Ä–∞–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ –ø—Ä–∏—Ä–∞–≤–Ω–∏–≤–∞–µ—Ç—Å—è –∫ 3, –∑–∞–ø—É—Å–∫–∞—è –ø—Ä–æ—Ü–µ—Å—Å –º–∏–≥–∞–Ω–∏—è
 8001fa0:	4b6c      	ldr	r3, [pc, #432]	@ (8002154 <HAL_GPIO_EXTI_Callback+0x61c>)
 8001fa2:	2203      	movs	r2, #3
 8001fa4:	701a      	strb	r2, [r3, #0]
    Lp=0;	//–∑–Ω–∞—á–µ–Ω–∏–µ Lp —Å—Ç–∞–Ω–µ—Ç —Ä–∞–≤–Ω–æ –Ω—É–ª—é;
 8001fa6:	4b6d      	ldr	r3, [pc, #436]	@ (800215c <HAL_GPIO_EXTI_Callback+0x624>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
    LpLCD=1; //–ü–µ—Ä–µ–º–µ–Ω–Ω–∞—è –ª–µ–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ –ø—Ä–∏—Ä–∞–≤–Ω–∏–≤–∞–µ—Ç—Å—è –∫ 1,	–≤—ã–∫–ª—é—á–∞—è –ª–µ–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫
 8001fac:	4b68      	ldr	r3, [pc, #416]	@ (8002150 <HAL_GPIO_EXTI_Callback+0x618>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	701a      	strb	r2, [r3, #0]
		}
 	if(Rp>1){ //–ï—Å–ª–∏ Rp –±–æ–ª—å—à–µ –µ–¥–∏–Ω–∏—Ü—ã, —Ç–æ
 8001fb2:	4b6b      	ldr	r3, [pc, #428]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x628>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d905      	bls.n	8001fc6 <HAL_GPIO_EXTI_Callback+0x48e>
		Rp=0; //–∑–Ω–∞—á–µ–Ω–∏–µ Rp —Å—Ç–∞–Ω–µ—Ç —Ä–∞–≤–Ω–æ –Ω—É–ª—é.
 8001fba:	4b69      	ldr	r3, [pc, #420]	@ (8002160 <HAL_GPIO_EXTI_Callback+0x628>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	701a      	strb	r2, [r3, #0]
		RpLCD=1; //–ü–µ—Ä–µ–º–µ–Ω–Ω–∞—è –ø—Ä–∞–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞ –Ω–∞ –ñ–ö –¥–∏—Å–ø–ª–µ–µ –ø—Ä–∏—Ä–∞–≤–Ω–∏–≤–∞–µ—Ç—Å—è –∫ 1,	–≤—ã–∫–ª—é—á–∞—è –ø—Ä–∞–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫
 8001fc0:	4b64      	ldr	r3, [pc, #400]	@ (8002154 <HAL_GPIO_EXTI_Callback+0x61c>)
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	701a      	strb	r2, [r3, #0]
		}
	 }
 }
	/*–§–∞—Ä—ã*/
	if(GPIO_Pin== GPIO_PIN_3) { //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 3, —Ç–æ
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	2b08      	cmp	r3, #8
 8001fca:	d10b      	bne.n	8001fe4 <HAL_GPIO_EXTI_Callback+0x4ac>
	 if(HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_3)==GPIO_PIN_SET){ //–µ—Å–ª–∏ –Ω–∞ –ø–∏–Ω A3 –ø–æ–¥–∞–ª—Å—è —Å–∏–≥–Ω–∞–ª(–Ω–∞–∂–∞–ª–∏ –∫–Ω–æ–ø–∫—É), —Ç–æ:
 8001fcc:	2108      	movs	r1, #8
 8001fce:	485e      	ldr	r0, [pc, #376]	@ (8002148 <HAL_GPIO_EXTI_Callback+0x610>)
 8001fd0:	f002 f866 	bl	80040a0 <HAL_GPIO_ReadPin>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d104      	bne.n	8001fe4 <HAL_GPIO_EXTI_Callback+0x4ac>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9); //–∑–Ω–∞—á–µ–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ A9 —Å–º–µ–Ω–∏—Ç—Å—è –Ω–∞ –ø—Ä–æ—Ç–∏–≤–æ–ø–æ–ª–æ–∂–Ω–æ–µ.
 8001fda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fde:	485a      	ldr	r0, [pc, #360]	@ (8002148 <HAL_GPIO_EXTI_Callback+0x610>)
 8001fe0:	f002 f88d 	bl	80040fe <HAL_GPIO_TogglePin>
		 }
	}
//////////////////////////////////////////////////////////////////////////////////////////////
	/*–ü—Ä–µ—Ä—ã–≤–∞–Ω–∏—è –¥–ª—è —ç–Ω–∫–æ–¥–µ—Ä–æ–≤*/
	// 1 –º–æ—Ç–æ—Ä
  if(GPIO_Pin== GPIO_PIN_12){ //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 12, —Ç–æ
 8001fe4:	88fb      	ldrh	r3, [r7, #6]
 8001fe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fea:	d13b      	bne.n	8002064 <HAL_GPIO_EXTI_Callback+0x52c>
		RPMHl++; //–°—á–∏—Ç—ã–≤–∞–µ–º —Å–∫–æ—Ä–æ—Å—Ç—å –≤—Ä–∞—â–µ–Ω–∏—è
 8001fec:	4b5d      	ldr	r3, [pc, #372]	@ (8002164 <HAL_GPIO_EXTI_Callback+0x62c>)
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	4b5b      	ldr	r3, [pc, #364]	@ (8002164 <HAL_GPIO_EXTI_Callback+0x62c>)
 8001ff6:	801a      	strh	r2, [r3, #0]
		Mileage1++; //–°—á–∏—Ç—ã–≤–∞–µ–º –ø—Ä–æ–±–µ–≥
 8001ff8:	4b5b      	ldr	r3, [pc, #364]	@ (8002168 <HAL_GPIO_EXTI_Callback+0x630>)
 8001ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffe:	f112 0801 	adds.w	r8, r2, #1
 8002002:	f143 0900 	adc.w	r9, r3, #0
 8002006:	4b58      	ldr	r3, [pc, #352]	@ (8002168 <HAL_GPIO_EXTI_Callback+0x630>)
 8002008:	e9c3 8900 	strd	r8, r9, [r3]
		if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_12)==GPIO_PIN_SET && HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_13)==GPIO_PIN_RESET ){ //–ï—Å–ª–∏ –∫–æ–ª–µ—Å–∞ –∫—Ä—É—Ç—è—Ç—Å—è –≤–ø–µ—Ä–µ–¥
 800200c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002010:	484c      	ldr	r0, [pc, #304]	@ (8002144 <HAL_GPIO_EXTI_Callback+0x60c>)
 8002012:	f002 f845 	bl	80040a0 <HAL_GPIO_ReadPin>
 8002016:	4603      	mov	r3, r0
 8002018:	2b01      	cmp	r3, #1
 800201a:	d123      	bne.n	8002064 <HAL_GPIO_EXTI_Callback+0x52c>
 800201c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002020:	4848      	ldr	r0, [pc, #288]	@ (8002144 <HAL_GPIO_EXTI_Callback+0x60c>)
 8002022:	f002 f83d 	bl	80040a0 <HAL_GPIO_ReadPin>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d11b      	bne.n	8002064 <HAL_GPIO_EXTI_Callback+0x52c>
			if(STOP2<4){
 800202c:	4b4f      	ldr	r3, [pc, #316]	@ (800216c <HAL_GPIO_EXTI_Callback+0x634>)
 800202e:	f993 3000 	ldrsb.w	r3, [r3]
 8002032:	2b03      	cmp	r3, #3
 8002034:	dc08      	bgt.n	8002048 <HAL_GPIO_EXTI_Callback+0x510>
				STOP2++; //–£–≤–µ–ª–∏—á–∏–≤–∞–µ–º –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é STOP2
 8002036:	4b4d      	ldr	r3, [pc, #308]	@ (800216c <HAL_GPIO_EXTI_Callback+0x634>)
 8002038:	f993 3000 	ldrsb.w	r3, [r3]
 800203c:	b2db      	uxtb	r3, r3
 800203e:	3301      	adds	r3, #1
 8002040:	b2db      	uxtb	r3, r3
 8002042:	b25a      	sxtb	r2, r3
 8002044:	4b49      	ldr	r3, [pc, #292]	@ (800216c <HAL_GPIO_EXTI_Callback+0x634>)
 8002046:	701a      	strb	r2, [r3, #0]
			}
			if(ABSh<10){
 8002048:	4b49      	ldr	r3, [pc, #292]	@ (8002170 <HAL_GPIO_EXTI_Callback+0x638>)
 800204a:	f993 3000 	ldrsb.w	r3, [r3]
 800204e:	2b09      	cmp	r3, #9
 8002050:	dc08      	bgt.n	8002064 <HAL_GPIO_EXTI_Callback+0x52c>
				ABSh++; //–£–≤–µ–ª–∏—á–∏–≤–∞–µ–º –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é ABSh
 8002052:	4b47      	ldr	r3, [pc, #284]	@ (8002170 <HAL_GPIO_EXTI_Callback+0x638>)
 8002054:	f993 3000 	ldrsb.w	r3, [r3]
 8002058:	b2db      	uxtb	r3, r3
 800205a:	3301      	adds	r3, #1
 800205c:	b2db      	uxtb	r3, r3
 800205e:	b25a      	sxtb	r2, r3
 8002060:	4b43      	ldr	r3, [pc, #268]	@ (8002170 <HAL_GPIO_EXTI_Callback+0x638>)
 8002062:	701a      	strb	r2, [r3, #0]
			}
		}
	}
  if(GPIO_Pin== GPIO_PIN_13){ //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 13, —Ç–æ
 8002064:	88fb      	ldrh	r3, [r7, #6]
 8002066:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800206a:	d12d      	bne.n	80020c8 <HAL_GPIO_EXTI_Callback+0x590>
		if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_12)==GPIO_PIN_RESET && HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_13)==GPIO_PIN_SET ){ //–ï—Å–ª–∏ –∫–æ–ª–µ—Å–∞ –∫—Ä—É—Ç—è—Ç—Å—è –Ω–∞–∑–∞–¥
 800206c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002070:	4834      	ldr	r0, [pc, #208]	@ (8002144 <HAL_GPIO_EXTI_Callback+0x60c>)
 8002072:	f002 f815 	bl	80040a0 <HAL_GPIO_ReadPin>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d125      	bne.n	80020c8 <HAL_GPIO_EXTI_Callback+0x590>
 800207c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002080:	4830      	ldr	r0, [pc, #192]	@ (8002144 <HAL_GPIO_EXTI_Callback+0x60c>)
 8002082:	f002 f80d 	bl	80040a0 <HAL_GPIO_ReadPin>
 8002086:	4603      	mov	r3, r0
 8002088:	2b01      	cmp	r3, #1
 800208a:	d11d      	bne.n	80020c8 <HAL_GPIO_EXTI_Callback+0x590>
			if(STOP2>-4){
 800208c:	4b37      	ldr	r3, [pc, #220]	@ (800216c <HAL_GPIO_EXTI_Callback+0x634>)
 800208e:	f993 3000 	ldrsb.w	r3, [r3]
 8002092:	f113 0f03 	cmn.w	r3, #3
 8002096:	db08      	blt.n	80020aa <HAL_GPIO_EXTI_Callback+0x572>
				STOP2--; //–£–º–µ–Ω—å—à–∞–µ–º –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é STOP2
 8002098:	4b34      	ldr	r3, [pc, #208]	@ (800216c <HAL_GPIO_EXTI_Callback+0x634>)
 800209a:	f993 3000 	ldrsb.w	r3, [r3]
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	b25a      	sxtb	r2, r3
 80020a6:	4b31      	ldr	r3, [pc, #196]	@ (800216c <HAL_GPIO_EXTI_Callback+0x634>)
 80020a8:	701a      	strb	r2, [r3, #0]
			}
			if(ABSh>-10){
 80020aa:	4b31      	ldr	r3, [pc, #196]	@ (8002170 <HAL_GPIO_EXTI_Callback+0x638>)
 80020ac:	f993 3000 	ldrsb.w	r3, [r3]
 80020b0:	f113 0f09 	cmn.w	r3, #9
 80020b4:	db08      	blt.n	80020c8 <HAL_GPIO_EXTI_Callback+0x590>
				ABSh--; //–£–º–µ–Ω—å—à–∞–µ–º –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é ABSh
 80020b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002170 <HAL_GPIO_EXTI_Callback+0x638>)
 80020b8:	f993 3000 	ldrsb.w	r3, [r3]
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	3b01      	subs	r3, #1
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	b25a      	sxtb	r2, r3
 80020c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002170 <HAL_GPIO_EXTI_Callback+0x638>)
 80020c6:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	// 2 –º–æ—Ç–æ—Ä
	if(GPIO_Pin== GPIO_PIN_14){ //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 14, —Ç–æ
 80020c8:	88fb      	ldrh	r3, [r7, #6]
 80020ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80020ce:	d15b      	bne.n	8002188 <HAL_GPIO_EXTI_Callback+0x650>
		RPMHr++; //–°—á–∏—Ç—ã–≤–∞–µ–º —Å–∫–æ—Ä–æ—Å—Ç—å –≤—Ä–∞—â–µ–Ω–∏—è
 80020d0:	4b28      	ldr	r3, [pc, #160]	@ (8002174 <HAL_GPIO_EXTI_Callback+0x63c>)
 80020d2:	881b      	ldrh	r3, [r3, #0]
 80020d4:	3301      	adds	r3, #1
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	4b26      	ldr	r3, [pc, #152]	@ (8002174 <HAL_GPIO_EXTI_Callback+0x63c>)
 80020da:	801a      	strh	r2, [r3, #0]
		Mileage2++; //–°—á–∏—Ç—ã–≤–∞–µ–º –ø—Ä–æ–±–µ–≥
 80020dc:	4b26      	ldr	r3, [pc, #152]	@ (8002178 <HAL_GPIO_EXTI_Callback+0x640>)
 80020de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e2:	1c54      	adds	r4, r2, #1
 80020e4:	f143 0500 	adc.w	r5, r3, #0
 80020e8:	4b23      	ldr	r3, [pc, #140]	@ (8002178 <HAL_GPIO_EXTI_Callback+0x640>)
 80020ea:	e9c3 4500 	strd	r4, r5, [r3]
		if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_14)==GPIO_PIN_SET && HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_15)==GPIO_PIN_RESET ){ //–ï—Å–ª–∏ –∫–æ–ª–µ—Å–∞ –∫—Ä—É—Ç—è—Ç—Å—è –≤–ø–µ—Ä–µ–¥
 80020ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80020f2:	4814      	ldr	r0, [pc, #80]	@ (8002144 <HAL_GPIO_EXTI_Callback+0x60c>)
 80020f4:	f001 ffd4 	bl	80040a0 <HAL_GPIO_ReadPin>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d144      	bne.n	8002188 <HAL_GPIO_EXTI_Callback+0x650>
 80020fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002102:	4810      	ldr	r0, [pc, #64]	@ (8002144 <HAL_GPIO_EXTI_Callback+0x60c>)
 8002104:	f001 ffcc 	bl	80040a0 <HAL_GPIO_ReadPin>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d13c      	bne.n	8002188 <HAL_GPIO_EXTI_Callback+0x650>
			if(STOP1<4){
 800210e:	4b1b      	ldr	r3, [pc, #108]	@ (800217c <HAL_GPIO_EXTI_Callback+0x644>)
 8002110:	f993 3000 	ldrsb.w	r3, [r3]
 8002114:	2b03      	cmp	r3, #3
 8002116:	dc08      	bgt.n	800212a <HAL_GPIO_EXTI_Callback+0x5f2>
				STOP1++; //–£–≤–µ–ª–∏—á–∏–≤–∞–µ–º –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é STOP1
 8002118:	4b18      	ldr	r3, [pc, #96]	@ (800217c <HAL_GPIO_EXTI_Callback+0x644>)
 800211a:	f993 3000 	ldrsb.w	r3, [r3]
 800211e:	b2db      	uxtb	r3, r3
 8002120:	3301      	adds	r3, #1
 8002122:	b2db      	uxtb	r3, r3
 8002124:	b25a      	sxtb	r2, r3
 8002126:	4b15      	ldr	r3, [pc, #84]	@ (800217c <HAL_GPIO_EXTI_Callback+0x644>)
 8002128:	701a      	strb	r2, [r3, #0]
			}
			if(ABSh>-10){
 800212a:	4b11      	ldr	r3, [pc, #68]	@ (8002170 <HAL_GPIO_EXTI_Callback+0x638>)
 800212c:	f993 3000 	ldrsb.w	r3, [r3]
 8002130:	f113 0f09 	cmn.w	r3, #9
 8002134:	db28      	blt.n	8002188 <HAL_GPIO_EXTI_Callback+0x650>
				ABSh--; //–£–º–µ–Ω—å—à–∞–µ–º –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é ABSh
 8002136:	4b0e      	ldr	r3, [pc, #56]	@ (8002170 <HAL_GPIO_EXTI_Callback+0x638>)
 8002138:	f993 3000 	ldrsb.w	r3, [r3]
 800213c:	b2db      	uxtb	r3, r3
 800213e:	3b01      	subs	r3, #1
 8002140:	e01e      	b.n	8002180 <HAL_GPIO_EXTI_Callback+0x648>
 8002142:	bf00      	nop
 8002144:	40010c00 	.word	0x40010c00
 8002148:	40010800 	.word	0x40010800
 800214c:	200001e4 	.word	0x200001e4
 8002150:	200001e5 	.word	0x200001e5
 8002154:	200001e6 	.word	0x200001e6
 8002158:	200001dc 	.word	0x200001dc
 800215c:	200001dd 	.word	0x200001dd
 8002160:	200001de 	.word	0x200001de
 8002164:	200001e8 	.word	0x200001e8
 8002168:	200001f8 	.word	0x200001f8
 800216c:	200001f1 	.word	0x200001f1
 8002170:	20000209 	.word	0x20000209
 8002174:	200001ea 	.word	0x200001ea
 8002178:	20000200 	.word	0x20000200
 800217c:	200001f0 	.word	0x200001f0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	b25a      	sxtb	r2, r3
 8002184:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <HAL_GPIO_EXTI_Callback+0x6bc>)
 8002186:	701a      	strb	r2, [r3, #0]
			}
		}
	}
  if(GPIO_Pin== GPIO_PIN_15){ //–ï—Å–ª–∏ –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ 15, —Ç–æ
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800218e:	d12c      	bne.n	80021ea <HAL_GPIO_EXTI_Callback+0x6b2>
		if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_14)==GPIO_PIN_RESET && HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_15)==GPIO_PIN_SET ){ //–ï—Å–ª–∏ –∫–æ–ª–µ—Å–∞ –∫—Ä—É—Ç—è—Ç—Å—è –Ω–∞–∑–∞–¥
 8002190:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002194:	4818      	ldr	r0, [pc, #96]	@ (80021f8 <HAL_GPIO_EXTI_Callback+0x6c0>)
 8002196:	f001 ff83 	bl	80040a0 <HAL_GPIO_ReadPin>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d124      	bne.n	80021ea <HAL_GPIO_EXTI_Callback+0x6b2>
 80021a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021a4:	4814      	ldr	r0, [pc, #80]	@ (80021f8 <HAL_GPIO_EXTI_Callback+0x6c0>)
 80021a6:	f001 ff7b 	bl	80040a0 <HAL_GPIO_ReadPin>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d11c      	bne.n	80021ea <HAL_GPIO_EXTI_Callback+0x6b2>
			if(STOP1>-4){
 80021b0:	4b12      	ldr	r3, [pc, #72]	@ (80021fc <HAL_GPIO_EXTI_Callback+0x6c4>)
 80021b2:	f993 3000 	ldrsb.w	r3, [r3]
 80021b6:	f113 0f03 	cmn.w	r3, #3
 80021ba:	db08      	blt.n	80021ce <HAL_GPIO_EXTI_Callback+0x696>
				STOP1--; //–£–º–µ–Ω—å—à–∞–µ–º –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é STOP1
 80021bc:	4b0f      	ldr	r3, [pc, #60]	@ (80021fc <HAL_GPIO_EXTI_Callback+0x6c4>)
 80021be:	f993 3000 	ldrsb.w	r3, [r3]
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	3b01      	subs	r3, #1
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	b25a      	sxtb	r2, r3
 80021ca:	4b0c      	ldr	r3, [pc, #48]	@ (80021fc <HAL_GPIO_EXTI_Callback+0x6c4>)
 80021cc:	701a      	strb	r2, [r3, #0]
			}
			if(ABSh<10){
 80021ce:	4b09      	ldr	r3, [pc, #36]	@ (80021f4 <HAL_GPIO_EXTI_Callback+0x6bc>)
 80021d0:	f993 3000 	ldrsb.w	r3, [r3]
 80021d4:	2b09      	cmp	r3, #9
 80021d6:	dc08      	bgt.n	80021ea <HAL_GPIO_EXTI_Callback+0x6b2>
				ABSh++; //–£–≤–µ–ª–∏—á–∏–≤–∞–µ–º –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é ABSh
 80021d8:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <HAL_GPIO_EXTI_Callback+0x6bc>)
 80021da:	f993 3000 	ldrsb.w	r3, [r3]
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	3301      	adds	r3, #1
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	b25a      	sxtb	r2, r3
 80021e6:	4b03      	ldr	r3, [pc, #12]	@ (80021f4 <HAL_GPIO_EXTI_Callback+0x6bc>)
 80021e8:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021f4:	20000209 	.word	0x20000209
 80021f8:	40010c00 	.word	0x40010c00
 80021fc:	200001f0 	.word	0x200001f0

08002200 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 800220a:	bf00      	nop
 800220c:	e7fd      	b.n	800220a <_Error_Handler+0xa>
	...

08002210 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002216:	4b25      	ldr	r3, [pc, #148]	@ (80022ac <HAL_MspInit+0x9c>)
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	4a24      	ldr	r2, [pc, #144]	@ (80022ac <HAL_MspInit+0x9c>)
 800221c:	f043 0301 	orr.w	r3, r3, #1
 8002220:	6193      	str	r3, [r2, #24]
 8002222:	4b22      	ldr	r3, [pc, #136]	@ (80022ac <HAL_MspInit+0x9c>)
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	603b      	str	r3, [r7, #0]
 800222c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800222e:	2003      	movs	r0, #3
 8002230:	f001 fd48 	bl	8003cc4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002234:	2200      	movs	r2, #0
 8002236:	2100      	movs	r1, #0
 8002238:	f06f 000b 	mvn.w	r0, #11
 800223c:	f001 fd4d 	bl	8003cda <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002240:	2200      	movs	r2, #0
 8002242:	2100      	movs	r1, #0
 8002244:	f06f 000a 	mvn.w	r0, #10
 8002248:	f001 fd47 	bl	8003cda <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800224c:	2200      	movs	r2, #0
 800224e:	2100      	movs	r1, #0
 8002250:	f06f 0009 	mvn.w	r0, #9
 8002254:	f001 fd41 	bl	8003cda <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002258:	2200      	movs	r2, #0
 800225a:	2100      	movs	r1, #0
 800225c:	f06f 0004 	mvn.w	r0, #4
 8002260:	f001 fd3b 	bl	8003cda <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002264:	2200      	movs	r2, #0
 8002266:	2100      	movs	r1, #0
 8002268:	f06f 0003 	mvn.w	r0, #3
 800226c:	f001 fd35 	bl	8003cda <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002270:	2200      	movs	r2, #0
 8002272:	2100      	movs	r1, #0
 8002274:	f06f 0001 	mvn.w	r0, #1
 8002278:	f001 fd2f 	bl	8003cda <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800227c:	2200      	movs	r2, #0
 800227e:	2100      	movs	r1, #0
 8002280:	f04f 30ff 	mov.w	r0, #4294967295
 8002284:	f001 fd29 	bl	8003cda <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002288:	4b09      	ldr	r3, [pc, #36]	@ (80022b0 <HAL_MspInit+0xa0>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002294:	607b      	str	r3, [r7, #4]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800229c:	607b      	str	r3, [r7, #4]
 800229e:	4a04      	ldr	r2, [pc, #16]	@ (80022b0 <HAL_MspInit+0xa0>)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022a4:	bf00      	nop
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40021000 	.word	0x40021000
 80022b0:	40010000 	.word	0x40010000

080022b4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b088      	sub	sp, #32
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a12      	ldr	r2, [pc, #72]	@ (800230c <HAL_ADC_MspInit+0x58>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d11d      	bne.n	8002302 <HAL_ADC_MspInit+0x4e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80022c6:	4b12      	ldr	r3, [pc, #72]	@ (8002310 <HAL_ADC_MspInit+0x5c>)
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	4a11      	ldr	r2, [pc, #68]	@ (8002310 <HAL_ADC_MspInit+0x5c>)
 80022cc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022d0:	6193      	str	r3, [r2, #24]
 80022d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002310 <HAL_ADC_MspInit+0x5c>)
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]

    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022de:	2303      	movs	r3, #3
 80022e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022e2:	2303      	movs	r3, #3
 80022e4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e6:	f107 0310 	add.w	r3, r7, #16
 80022ea:	4619      	mov	r1, r3
 80022ec:	4809      	ldr	r0, [pc, #36]	@ (8002314 <HAL_ADC_MspInit+0x60>)
 80022ee:	f001 fd53 	bl	8003d98 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2100      	movs	r1, #0
 80022f6:	2012      	movs	r0, #18
 80022f8:	f001 fcef 	bl	8003cda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80022fc:	2012      	movs	r0, #18
 80022fe:	f001 fd08 	bl	8003d12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002302:	bf00      	nop
 8002304:	3720      	adds	r7, #32
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40012400 	.word	0x40012400
 8002310:	40021000 	.word	0x40021000
 8002314:	40010800 	.word	0x40010800

08002318 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C2)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a0f      	ldr	r2, [pc, #60]	@ (8002364 <HAL_I2C_MspInit+0x4c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d118      	bne.n	800235c <HAL_I2C_MspInit+0x44>

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800232a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800232e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002330:	2312      	movs	r3, #18
 8002332:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002334:	2303      	movs	r3, #3
 8002336:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002338:	f107 0310 	add.w	r3, r7, #16
 800233c:	4619      	mov	r1, r3
 800233e:	480a      	ldr	r0, [pc, #40]	@ (8002368 <HAL_I2C_MspInit+0x50>)
 8002340:	f001 fd2a 	bl	8003d98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002344:	4b09      	ldr	r3, [pc, #36]	@ (800236c <HAL_I2C_MspInit+0x54>)
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	4a08      	ldr	r2, [pc, #32]	@ (800236c <HAL_I2C_MspInit+0x54>)
 800234a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800234e:	61d3      	str	r3, [r2, #28]
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_I2C_MspInit+0x54>)
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800235c:	bf00      	nop
 800235e:	3720      	adds	r7, #32
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40005800 	.word	0x40005800
 8002368:	40010c00 	.word	0x40010c00
 800236c:	40021000 	.word	0x40021000

08002370 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM1)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a1a      	ldr	r2, [pc, #104]	@ (80023e8 <HAL_TIM_Base_MspInit+0x78>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d114      	bne.n	80023ac <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002382:	4b1a      	ldr	r3, [pc, #104]	@ (80023ec <HAL_TIM_Base_MspInit+0x7c>)
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	4a19      	ldr	r2, [pc, #100]	@ (80023ec <HAL_TIM_Base_MspInit+0x7c>)
 8002388:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800238c:	6193      	str	r3, [r2, #24]
 800238e:	4b17      	ldr	r3, [pc, #92]	@ (80023ec <HAL_TIM_Base_MspInit+0x7c>)
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800239a:	2200      	movs	r2, #0
 800239c:	2100      	movs	r1, #0
 800239e:	2019      	movs	r0, #25
 80023a0:	f001 fc9b 	bl	8003cda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80023a4:	2019      	movs	r0, #25
 80023a6:	f001 fcb4 	bl	8003d12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80023aa:	e018      	b.n	80023de <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM2)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023b4:	d113      	bne.n	80023de <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023b6:	4b0d      	ldr	r3, [pc, #52]	@ (80023ec <HAL_TIM_Base_MspInit+0x7c>)
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	4a0c      	ldr	r2, [pc, #48]	@ (80023ec <HAL_TIM_Base_MspInit+0x7c>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	61d3      	str	r3, [r2, #28]
 80023c2:	4b0a      	ldr	r3, [pc, #40]	@ (80023ec <HAL_TIM_Base_MspInit+0x7c>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023ce:	2200      	movs	r2, #0
 80023d0:	2100      	movs	r1, #0
 80023d2:	201c      	movs	r0, #28
 80023d4:	f001 fc81 	bl	8003cda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023d8:	201c      	movs	r0, #28
 80023da:	f001 fc9a 	bl	8003d12 <HAL_NVIC_EnableIRQ>
}
 80023de:	bf00      	nop
 80023e0:	3710      	adds	r7, #16
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40012c00 	.word	0x40012c00
 80023ec:	40021000 	.word	0x40021000

080023f0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]

  if(htim_pwm->Instance==TIM4)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a09      	ldr	r2, [pc, #36]	@ (8002424 <HAL_TIM_PWM_MspInit+0x34>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d10b      	bne.n	800241a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002402:	4b09      	ldr	r3, [pc, #36]	@ (8002428 <HAL_TIM_PWM_MspInit+0x38>)
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	4a08      	ldr	r2, [pc, #32]	@ (8002428 <HAL_TIM_PWM_MspInit+0x38>)
 8002408:	f043 0304 	orr.w	r3, r3, #4
 800240c:	61d3      	str	r3, [r2, #28]
 800240e:	4b06      	ldr	r3, [pc, #24]	@ (8002428 <HAL_TIM_PWM_MspInit+0x38>)
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	f003 0304 	and.w	r3, r3, #4
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800241a:	bf00      	nop
 800241c:	3714      	adds	r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr
 8002424:	40000800 	.word	0x40000800
 8002428:	40021000 	.word	0x40021000

0800242c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM4)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a09      	ldr	r2, [pc, #36]	@ (8002460 <HAL_TIM_MspPostInit+0x34>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d10c      	bne.n	8002458 <HAL_TIM_MspPostInit+0x2c>
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800243e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002442:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002444:	2302      	movs	r3, #2
 8002446:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002448:	2302      	movs	r3, #2
 800244a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800244c:	f107 0308 	add.w	r3, r7, #8
 8002450:	4619      	mov	r1, r3
 8002452:	4804      	ldr	r0, [pc, #16]	@ (8002464 <HAL_TIM_MspPostInit+0x38>)
 8002454:	f001 fca0 	bl	8003d98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002458:	bf00      	nop
 800245a:	3718      	adds	r7, #24
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40000800 	.word	0x40000800
 8002464:	40010c00 	.word	0x40010c00

08002468 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <HardFault_Handler+0x4>

0800247c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <MemManage_Handler+0x4>

08002484 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002488:	bf00      	nop
 800248a:	e7fd      	b.n	8002488 <BusFault_Handler+0x4>

0800248c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002490:	bf00      	nop
 8002492:	e7fd      	b.n	8002490 <UsageFault_Handler+0x4>

08002494 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr

080024a0 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bc80      	pop	{r7}
 80024aa:	4770      	bx	lr

080024ac <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024b0:	bf00      	nop
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr

080024b8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024bc:	f000 fcac 	bl	8002e18 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80024c0:	f001 fc5e 	bl	8003d80 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <EXTI0_IRQHandler>:

/**
* @brief This function handles EXTI line0 interrupt.
*/
void EXTI0_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80024cc:	2001      	movs	r0, #1
 80024ce:	f001 fe2f 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <EXTI1_IRQHandler>:

/**
* @brief This function handles EXTI line1 interrupt.
*/
void EXTI1_IRQHandler(void)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80024da:	2002      	movs	r0, #2
 80024dc:	f001 fe28 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80024e0:	bf00      	nop
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <EXTI2_IRQHandler>:

/**
* @brief This function handles EXTI line2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80024e8:	2004      	movs	r0, #4
 80024ea:	f001 fe21 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80024f6:	2008      	movs	r0, #8
 80024f8:	f001 fe1a 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80024fc:	bf00      	nop
 80024fe:	bd80      	pop	{r7, pc}

08002500 <EXTI4_IRQHandler>:

/**
* @brief This function handles EXTI line4 interrupt.
*/
void EXTI4_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002504:	2010      	movs	r0, #16
 8002506:	f001 fe13 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002514:	4802      	ldr	r0, [pc, #8]	@ (8002520 <ADC1_2_IRQHandler+0x10>)
 8002516:	f000 fe4d 	bl	80031b4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000080 	.word	0x20000080

08002524 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002528:	2020      	movs	r0, #32
 800252a:	f001 fe01 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800252e:	2040      	movs	r0, #64	@ 0x40
 8002530:	f001 fdfe 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002534:	2080      	movs	r0, #128	@ 0x80
 8002536:	f001 fdfb 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
	...

08002540 <TIM1_UP_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt.
*/
void TIM1_UP_IRQHandler(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
///////////////////////////////
/*–ü—Ä–æ—Ü–µ—Å—Å –º–∏–≥–∞–Ω–∏—è –ª–µ–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞, –ø—Ä–∞–≤–æ–≥–æ –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫–∞, –∞–≤–∞—Ä–∏–π–∫–∏ –¥–ª—è –ñ–ö –¥–∏—Å–ø–ª–µ—è*/
	if(LpLCD==3){LpLCD=2;}
 8002544:	4b34      	ldr	r3, [pc, #208]	@ (8002618 <TIM1_UP_IRQHandler+0xd8>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b03      	cmp	r3, #3
 800254a:	d103      	bne.n	8002554 <TIM1_UP_IRQHandler+0x14>
 800254c:	4b32      	ldr	r3, [pc, #200]	@ (8002618 <TIM1_UP_IRQHandler+0xd8>)
 800254e:	2202      	movs	r2, #2
 8002550:	701a      	strb	r2, [r3, #0]
 8002552:	e006      	b.n	8002562 <TIM1_UP_IRQHandler+0x22>
	else if(LpLCD==2){LpLCD=3;}
 8002554:	4b30      	ldr	r3, [pc, #192]	@ (8002618 <TIM1_UP_IRQHandler+0xd8>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b02      	cmp	r3, #2
 800255a:	d102      	bne.n	8002562 <TIM1_UP_IRQHandler+0x22>
 800255c:	4b2e      	ldr	r3, [pc, #184]	@ (8002618 <TIM1_UP_IRQHandler+0xd8>)
 800255e:	2203      	movs	r2, #3
 8002560:	701a      	strb	r2, [r3, #0]
	if(RpLCD==3){RpLCD=2;}
 8002562:	4b2e      	ldr	r3, [pc, #184]	@ (800261c <TIM1_UP_IRQHandler+0xdc>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b03      	cmp	r3, #3
 8002568:	d103      	bne.n	8002572 <TIM1_UP_IRQHandler+0x32>
 800256a:	4b2c      	ldr	r3, [pc, #176]	@ (800261c <TIM1_UP_IRQHandler+0xdc>)
 800256c:	2202      	movs	r2, #2
 800256e:	701a      	strb	r2, [r3, #0]
 8002570:	e006      	b.n	8002580 <TIM1_UP_IRQHandler+0x40>
	else if(RpLCD==2){RpLCD=3;}
 8002572:	4b2a      	ldr	r3, [pc, #168]	@ (800261c <TIM1_UP_IRQHandler+0xdc>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b02      	cmp	r3, #2
 8002578:	d102      	bne.n	8002580 <TIM1_UP_IRQHandler+0x40>
 800257a:	4b28      	ldr	r3, [pc, #160]	@ (800261c <TIM1_UP_IRQHandler+0xdc>)
 800257c:	2203      	movs	r2, #3
 800257e:	701a      	strb	r2, [r3, #0]
	if(PLCD==3){PLCD=2;}
 8002580:	4b27      	ldr	r3, [pc, #156]	@ (8002620 <TIM1_UP_IRQHandler+0xe0>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	2b03      	cmp	r3, #3
 8002586:	d103      	bne.n	8002590 <TIM1_UP_IRQHandler+0x50>
 8002588:	4b25      	ldr	r3, [pc, #148]	@ (8002620 <TIM1_UP_IRQHandler+0xe0>)
 800258a:	2202      	movs	r2, #2
 800258c:	701a      	strb	r2, [r3, #0]
 800258e:	e006      	b.n	800259e <TIM1_UP_IRQHandler+0x5e>
	else if(PLCD==2){PLCD=3;}
 8002590:	4b23      	ldr	r3, [pc, #140]	@ (8002620 <TIM1_UP_IRQHandler+0xe0>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	2b02      	cmp	r3, #2
 8002596:	d102      	bne.n	800259e <TIM1_UP_IRQHandler+0x5e>
 8002598:	4b21      	ldr	r3, [pc, #132]	@ (8002620 <TIM1_UP_IRQHandler+0xe0>)
 800259a:	2203      	movs	r2, #3
 800259c:	701a      	strb	r2, [r3, #0]
//////////////////////////////
	/*–ê–≤–∞—Ä–∏–π–∫–∞*/
		if(P==1){ //–ï—Å–ª–∏ –∑–Ω–∞—á–µ–Ω–∏–µ "P" —Ä–∞–≤–Ω–æ 1, —Ç–æ
 800259e:	4b21      	ldr	r3, [pc, #132]	@ (8002624 <TIM1_UP_IRQHandler+0xe4>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d104      	bne.n	80025b0 <TIM1_UP_IRQHandler+0x70>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11); //–∑–Ω–∞—á–µ–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ A11 —Å–º–µ–Ω–∏—Ç—Å—è –Ω–∞ –ø—Ä–æ—Ç–∏–≤–æ–ø–æ–ª–æ–∂–Ω–æ–µ
 80025a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80025aa:	481f      	ldr	r0, [pc, #124]	@ (8002628 <TIM1_UP_IRQHandler+0xe8>)
 80025ac:	f001 fda7 	bl	80040fe <HAL_GPIO_TogglePin>
			}
		if(P==0){ //–ï—Å–ª–∏ –∑–Ω–∞—á–µ–Ω–∏–µ "P" —Ä–∞–≤–Ω–æ 0, —Ç–æ
 80025b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002624 <TIM1_UP_IRQHandler+0xe4>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d105      	bne.n	80025c4 <TIM1_UP_IRQHandler+0x84>
			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_11,GPIO_PIN_RESET); //–∑–Ω–∞—á–µ–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ A11 —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç—Å—è(—Å–≤–µ—Ç–æ–¥–∏–æ–¥ –≥–∞—Å–Ω–µ—Ç)
 80025b8:	2200      	movs	r2, #0
 80025ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80025be:	481a      	ldr	r0, [pc, #104]	@ (8002628 <TIM1_UP_IRQHandler+0xe8>)
 80025c0:	f001 fd85 	bl	80040ce <HAL_GPIO_WritePin>
			}
	/*–õ–µ–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫*/
		if(Lp==1){ //–ï—Å–ª–∏ –∑–Ω–∞—á–µ–Ω–∏–µ "Lp" —Ä–∞–≤–Ω–æ 1, —Ç–æ
 80025c4:	4b19      	ldr	r3, [pc, #100]	@ (800262c <TIM1_UP_IRQHandler+0xec>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d103      	bne.n	80025d4 <TIM1_UP_IRQHandler+0x94>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4); //–∑–Ω–∞—á–µ–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ B4 —Å–º–µ–Ω–∏—Ç—Å—è –Ω–∞ –ø—Ä–æ—Ç–∏–≤–æ–ø–æ–ª–æ–∂–Ω–æ–µ
 80025cc:	2110      	movs	r1, #16
 80025ce:	4818      	ldr	r0, [pc, #96]	@ (8002630 <TIM1_UP_IRQHandler+0xf0>)
 80025d0:	f001 fd95 	bl	80040fe <HAL_GPIO_TogglePin>
			}
		if(Lp==0){ //–ï—Å–ª–∏ –∑–Ω–∞—á–µ–Ω–∏–µ "Lp" —Ä–∞–≤–Ω–æ 0, —Ç–æ
 80025d4:	4b15      	ldr	r3, [pc, #84]	@ (800262c <TIM1_UP_IRQHandler+0xec>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d104      	bne.n	80025e6 <TIM1_UP_IRQHandler+0xa6>
		  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_4,GPIO_PIN_RESET); //–∑–Ω–∞—á–µ–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ B4 —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç—Å—è(—Å–≤–µ—Ç–æ–¥–∏–æ–¥ –≥–∞—Å–Ω–µ—Ç)
 80025dc:	2200      	movs	r2, #0
 80025de:	2110      	movs	r1, #16
 80025e0:	4813      	ldr	r0, [pc, #76]	@ (8002630 <TIM1_UP_IRQHandler+0xf0>)
 80025e2:	f001 fd74 	bl	80040ce <HAL_GPIO_WritePin>
			}
  /*–ü—Ä–∞–≤—ã–π –ø–æ–≤–æ—Ä–æ—Ç–Ω–∏–∫*/
		if(Rp==1){ //–ï—Å–ª–∏ –∑–Ω–∞—á–µ–Ω–∏–µ "Rp" —Ä–∞–≤–Ω–æ 1, —Ç–æ
 80025e6:	4b13      	ldr	r3, [pc, #76]	@ (8002634 <TIM1_UP_IRQHandler+0xf4>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d104      	bne.n	80025f8 <TIM1_UP_IRQHandler+0xb8>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10); //–∑–Ω–∞—á–µ–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ A10 —Å–º–µ–Ω–∏—Ç—Å—è –Ω–∞ –ø—Ä–æ—Ç–∏–≤–æ–ø–æ–ª–æ–∂–Ω–æ–µ
 80025ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80025f2:	480d      	ldr	r0, [pc, #52]	@ (8002628 <TIM1_UP_IRQHandler+0xe8>)
 80025f4:	f001 fd83 	bl	80040fe <HAL_GPIO_TogglePin>
			}
		if(Rp==0){ //–ï—Å–ª–∏ –∑–Ω–∞—á–µ–Ω–∏–µ "Rp" —Ä–∞–≤–Ω–æ 0, —Ç–æ
 80025f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002634 <TIM1_UP_IRQHandler+0xf4>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d105      	bne.n	800260c <TIM1_UP_IRQHandler+0xcc>
		  HAL_GPIO_WritePin (GPIOA, GPIO_PIN_10,GPIO_PIN_RESET); //–∑–Ω–∞—á–µ–Ω–∏–µ –Ω–∞ –ø–∏–Ω–µ A10 —Å–±—Ä–∞—Å—ã–≤–∞–µ—Ç—Å—è(—Å–≤–µ—Ç–æ–¥–∏–æ–¥ –≥–∞—Å–Ω–µ—Ç)
 8002600:	2200      	movs	r2, #0
 8002602:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002606:	4808      	ldr	r0, [pc, #32]	@ (8002628 <TIM1_UP_IRQHandler+0xe8>)
 8002608:	f001 fd61 	bl	80040ce <HAL_GPIO_WritePin>
			}
  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800260c:	480a      	ldr	r0, [pc, #40]	@ (8002638 <TIM1_UP_IRQHandler+0xf8>)
 800260e:	f003 f889 	bl	8005724 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	200001e5 	.word	0x200001e5
 800261c:	200001e6 	.word	0x200001e6
 8002620:	200001e4 	.word	0x200001e4
 8002624:	200001dc 	.word	0x200001dc
 8002628:	40010800 	.word	0x40010800
 800262c:	200001dd 	.word	0x200001dd
 8002630:	40010c00 	.word	0x40010c00
 8002634:	200001de 	.word	0x200001de
 8002638:	20000104 	.word	0x20000104

0800263c <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	HAL_ADCEx_InjectedStart_IT(&hadc1); //–°—Ç–∞—Ä—Ç –ê–¶–ü –ø–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—é
 8002640:	4824      	ldr	r0, [pc, #144]	@ (80026d4 <TIM2_IRQHandler+0x98>)
 8002642:	f001 f81d 	bl	8003680 <HAL_ADCEx_InjectedStart_IT>
////////////////////////////////////////////////////////////////
	RPMl=RPMHl*30; //–ò–∑–º–µ—Ä—è–µ–º –æ–±–æ—Ä–æ—Ç—ã –ª–µ–≤–æ–≥–æ –∫–æ–ª–µ—Å–∞
 8002646:	4b24      	ldr	r3, [pc, #144]	@ (80026d8 <TIM2_IRQHandler+0x9c>)
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	461a      	mov	r2, r3
 800264c:	0112      	lsls	r2, r2, #4
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	b29a      	uxth	r2, r3
 8002654:	4b21      	ldr	r3, [pc, #132]	@ (80026dc <TIM2_IRQHandler+0xa0>)
 8002656:	801a      	strh	r2, [r3, #0]
	RPMr=RPMHr*30; //–ò–∑–º–µ—Ä—è–µ–º –æ–±–æ—Ä–æ—Ç—ã –ø—Ä–∞–≤–æ–≥–æ –∫–æ–ª–µ—Å–∞
 8002658:	4b21      	ldr	r3, [pc, #132]	@ (80026e0 <TIM2_IRQHandler+0xa4>)
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	461a      	mov	r2, r3
 800265e:	0112      	lsls	r2, r2, #4
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	b29a      	uxth	r2, r3
 8002666:	4b1f      	ldr	r3, [pc, #124]	@ (80026e4 <TIM2_IRQHandler+0xa8>)
 8002668:	801a      	strh	r2, [r3, #0]
	if(RPMl==0||RPMr==0){ //–ï—Å–ª–∏ –æ–±–æ—Ä–æ—Ç—ã —Ä–∞–≤–Ω—ã 0 –Ω–∞ –æ–¥–Ω–æ–º –∏–∑ –∫–æ–ª—ë—Å
 800266a:	4b1c      	ldr	r3, [pc, #112]	@ (80026dc <TIM2_IRQHandler+0xa0>)
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <TIM2_IRQHandler+0x3e>
 8002672:	4b1c      	ldr	r3, [pc, #112]	@ (80026e4 <TIM2_IRQHandler+0xa8>)
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d11b      	bne.n	80026b2 <TIM2_IRQHandler+0x76>
		if(R1>2000&&R2<401){ //–ï—Å–ª–∏ –ì–∞–∑ –Ω–∞–∂–∞—Ç –±–æ–ª–µ–µ –ø–æ–ª–æ–≤–∏–Ω—ã –∞ —Ç–æ—Ä–º–æ–∑ –Ω–µ –Ω–∞–∂–∞—Ç
 800267a:	4b1b      	ldr	r3, [pc, #108]	@ (80026e8 <TIM2_IRQHandler+0xac>)
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002682:	d91a      	bls.n	80026ba <TIM2_IRQHandler+0x7e>
 8002684:	4b19      	ldr	r3, [pc, #100]	@ (80026ec <TIM2_IRQHandler+0xb0>)
 8002686:	881b      	ldrh	r3, [r3, #0]
 8002688:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800268c:	d815      	bhi.n	80026ba <TIM2_IRQHandler+0x7e>
			if(HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_0)==GPIO_PIN_SET||HAL_GPIO_ReadPin (GPIOB,GPIO_PIN_1)==GPIO_PIN_SET){ //–ï—Å–ª–∏ —Ä—ã—á–∞–≥ –ö–ü–ü —É—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω –Ω–∞ D –∏–ª–∏ R
 800268e:	2101      	movs	r1, #1
 8002690:	4817      	ldr	r0, [pc, #92]	@ (80026f0 <TIM2_IRQHandler+0xb4>)
 8002692:	f001 fd05 	bl	80040a0 <HAL_GPIO_ReadPin>
 8002696:	4603      	mov	r3, r0
 8002698:	2b01      	cmp	r3, #1
 800269a:	d006      	beq.n	80026aa <TIM2_IRQHandler+0x6e>
 800269c:	2102      	movs	r1, #2
 800269e:	4814      	ldr	r0, [pc, #80]	@ (80026f0 <TIM2_IRQHandler+0xb4>)
 80026a0:	f001 fcfe 	bl	80040a0 <HAL_GPIO_ReadPin>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d107      	bne.n	80026ba <TIM2_IRQHandler+0x7e>
				W=1; //–ó–∞–∂–∏–≥–∞–µ–º !WARNING!
 80026aa:	4b12      	ldr	r3, [pc, #72]	@ (80026f4 <TIM2_IRQHandler+0xb8>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	701a      	strb	r2, [r3, #0]
		if(R1>2000&&R2<401){ //–ï—Å–ª–∏ –ì–∞–∑ –Ω–∞–∂–∞—Ç –±–æ–ª–µ–µ –ø–æ–ª–æ–≤–∏–Ω—ã –∞ —Ç–æ—Ä–º–æ–∑ –Ω–µ –Ω–∞–∂–∞—Ç
 80026b0:	e003      	b.n	80026ba <TIM2_IRQHandler+0x7e>
			}
		}
	}
	else{ //–∏–Ω–∞—á–µ
		W=0; // –¢—É—à–∏–º !WARNING!
 80026b2:	4b10      	ldr	r3, [pc, #64]	@ (80026f4 <TIM2_IRQHandler+0xb8>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	701a      	strb	r2, [r3, #0]
 80026b8:	e000      	b.n	80026bc <TIM2_IRQHandler+0x80>
		if(R1>2000&&R2<401){ //–ï—Å–ª–∏ –ì–∞–∑ –Ω–∞–∂–∞—Ç –±–æ–ª–µ–µ –ø–æ–ª–æ–≤–∏–Ω—ã –∞ —Ç–æ—Ä–º–æ–∑ –Ω–µ –Ω–∞–∂–∞—Ç
 80026ba:	bf00      	nop
	}
	RPMHl=0; //–û–±–Ω—É–ª—è–µ–º
 80026bc:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <TIM2_IRQHandler+0x9c>)
 80026be:	2200      	movs	r2, #0
 80026c0:	801a      	strh	r2, [r3, #0]
	RPMHr=0; //–û–±–Ω—É–ª—è–µ–º
 80026c2:	4b07      	ldr	r3, [pc, #28]	@ (80026e0 <TIM2_IRQHandler+0xa4>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	801a      	strh	r2, [r3, #0]
///////////////////////////////////////////////////////
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026c8:	480b      	ldr	r0, [pc, #44]	@ (80026f8 <TIM2_IRQHandler+0xbc>)
 80026ca:	f003 f82b 	bl	8005724 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	20000080 	.word	0x20000080
 80026d8:	200001e8 	.word	0x200001e8
 80026dc:	200001ec 	.word	0x200001ec
 80026e0:	200001ea 	.word	0x200001ea
 80026e4:	200001ee 	.word	0x200001ee
 80026e8:	200001e0 	.word	0x200001e0
 80026ec:	200001e2 	.word	0x200001e2
 80026f0:	40010c00 	.word	0x40010c00
 80026f4:	200001e7 	.word	0x200001e7
 80026f8:	2000014c 	.word	0x2000014c

080026fc <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002700:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002704:	f001 fd14 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002708:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800270c:	f001 fd10 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002710:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002714:	f001 fd0c 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002718:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800271c:	f001 fd08 	bl	8004130 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002720:	bf00      	nop
 8002722:	bd80      	pop	{r7, pc}

08002724 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800272c:	4a14      	ldr	r2, [pc, #80]	@ (8002780 <_sbrk+0x5c>)
 800272e:	4b15      	ldr	r3, [pc, #84]	@ (8002784 <_sbrk+0x60>)
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002738:	4b13      	ldr	r3, [pc, #76]	@ (8002788 <_sbrk+0x64>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d102      	bne.n	8002746 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002740:	4b11      	ldr	r3, [pc, #68]	@ (8002788 <_sbrk+0x64>)
 8002742:	4a12      	ldr	r2, [pc, #72]	@ (800278c <_sbrk+0x68>)
 8002744:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002746:	4b10      	ldr	r3, [pc, #64]	@ (8002788 <_sbrk+0x64>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4413      	add	r3, r2
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	429a      	cmp	r2, r3
 8002752:	d207      	bcs.n	8002764 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002754:	f003 fdce 	bl	80062f4 <__errno>
 8002758:	4603      	mov	r3, r0
 800275a:	220c      	movs	r2, #12
 800275c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800275e:	f04f 33ff 	mov.w	r3, #4294967295
 8002762:	e009      	b.n	8002778 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002764:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <_sbrk+0x64>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800276a:	4b07      	ldr	r3, [pc, #28]	@ (8002788 <_sbrk+0x64>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4413      	add	r3, r2
 8002772:	4a05      	ldr	r2, [pc, #20]	@ (8002788 <_sbrk+0x64>)
 8002774:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002776:	68fb      	ldr	r3, [r7, #12]
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20005000 	.word	0x20005000
 8002784:	00000400 	.word	0x00000400
 8002788:	20000270 	.word	0x20000270
 800278c:	200003c8 	.word	0x200003c8

08002790 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002794:	bf00      	nop
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr

0800279c <tik_delay>:
	0x40     //C–µ–≥–º–µ–Ω—Ç G
  };
//=========================================================================//
//+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
//=========================================================================//
void tik_delay(uint32_t i){
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
while(i)i--;
 80027a4:	e002      	b.n	80027ac <tik_delay+0x10>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	3b01      	subs	r3, #1
 80027aa:	607b      	str	r3, [r7, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1f9      	bne.n	80027a6 <tik_delay+0xa>
}
 80027b2:	bf00      	nop
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr
	...

080027c0 <TM1637_Generate_START>:
//=========================================================================//
//+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
//=========================================================================//
void TM1637_Generate_START(void){
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
 Set_CLK_Pin();
 80027c4:	2201      	movs	r2, #1
 80027c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027ca:	4809      	ldr	r0, [pc, #36]	@ (80027f0 <TM1637_Generate_START+0x30>)
 80027cc:	f001 fc7f 	bl	80040ce <HAL_GPIO_WritePin>
 Set_DATA_Pin();
 80027d0:	2201      	movs	r2, #1
 80027d2:	2108      	movs	r1, #8
 80027d4:	4807      	ldr	r0, [pc, #28]	@ (80027f4 <TM1637_Generate_START+0x34>)
 80027d6:	f001 fc7a 	bl	80040ce <HAL_GPIO_WritePin>
 tik_delay(I2C_DELAY);
 80027da:	2064      	movs	r0, #100	@ 0x64
 80027dc:	f7ff ffde 	bl	800279c <tik_delay>
 Reset_DATA_Pin();
 80027e0:	2200      	movs	r2, #0
 80027e2:	2108      	movs	r1, #8
 80027e4:	4803      	ldr	r0, [pc, #12]	@ (80027f4 <TM1637_Generate_START+0x34>)
 80027e6:	f001 fc72 	bl	80040ce <HAL_GPIO_WritePin>
 }
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	40010800 	.word	0x40010800
 80027f4:	40010c00 	.word	0x40010c00

080027f8 <TM1637_Generate_STOP>:
//=========================================================================//
//+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
//=========================================================================//
 void TM1637_Generate_STOP(void){
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
	 
  Reset_CLK_Pin();
 80027fc:	2200      	movs	r2, #0
 80027fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002802:	480f      	ldr	r0, [pc, #60]	@ (8002840 <TM1637_Generate_STOP+0x48>)
 8002804:	f001 fc63 	bl	80040ce <HAL_GPIO_WritePin>
  tik_delay(I2C_DELAY);
 8002808:	2064      	movs	r0, #100	@ 0x64
 800280a:	f7ff ffc7 	bl	800279c <tik_delay>
  Reset_DATA_Pin();
 800280e:	2200      	movs	r2, #0
 8002810:	2108      	movs	r1, #8
 8002812:	480c      	ldr	r0, [pc, #48]	@ (8002844 <TM1637_Generate_STOP+0x4c>)
 8002814:	f001 fc5b 	bl	80040ce <HAL_GPIO_WritePin>
  tik_delay(I2C_DELAY);
 8002818:	2064      	movs	r0, #100	@ 0x64
 800281a:	f7ff ffbf 	bl	800279c <tik_delay>
  Set_CLK_Pin();
 800281e:	2201      	movs	r2, #1
 8002820:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002824:	4806      	ldr	r0, [pc, #24]	@ (8002840 <TM1637_Generate_STOP+0x48>)
 8002826:	f001 fc52 	bl	80040ce <HAL_GPIO_WritePin>
  tik_delay(I2C_DELAY);
 800282a:	2064      	movs	r0, #100	@ 0x64
 800282c:	f7ff ffb6 	bl	800279c <tik_delay>
  Set_DATA_Pin(); 
 8002830:	2201      	movs	r2, #1
 8002832:	2108      	movs	r1, #8
 8002834:	4803      	ldr	r0, [pc, #12]	@ (8002844 <TM1637_Generate_STOP+0x4c>)
 8002836:	f001 fc4a 	bl	80040ce <HAL_GPIO_WritePin>
	 
 }
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	40010800 	.word	0x40010800
 8002844:	40010c00 	.word	0x40010c00

08002848 <TM1637_WriteData>:
//=========================================================================//
//+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++//
//=========================================================================//
void TM1637_WriteData(uint8_t data)//–ü–ï–†–ï–î–ê–ß–ê –û–¢–ú–õ–ê–î–®–ï–ì–û –ö –°–¢–†–ê–®–ï–ú–£!!!–ù–ï –°–¢–ê–ù–î–ê–†–¢
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
    for(i=0;i<8;i++)        
 8002852:	2300      	movs	r3, #0
 8002854:	73fb      	strb	r3, [r7, #15]
 8002856:	e027      	b.n	80028a8 <TM1637_WriteData+0x60>
  {
    Reset_CLK_Pin();
 8002858:	2200      	movs	r2, #0
 800285a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800285e:	482b      	ldr	r0, [pc, #172]	@ (800290c <TM1637_WriteData+0xc4>)
 8002860:	f001 fc35 	bl	80040ce <HAL_GPIO_WritePin>
    if(data & 0x01)Set_DATA_Pin();
 8002864:	79fb      	ldrb	r3, [r7, #7]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	2b00      	cmp	r3, #0
 800286c:	d005      	beq.n	800287a <TM1637_WriteData+0x32>
 800286e:	2201      	movs	r2, #1
 8002870:	2108      	movs	r1, #8
 8002872:	4827      	ldr	r0, [pc, #156]	@ (8002910 <TM1637_WriteData+0xc8>)
 8002874:	f001 fc2b 	bl	80040ce <HAL_GPIO_WritePin>
 8002878:	e004      	b.n	8002884 <TM1637_WriteData+0x3c>
    else Reset_DATA_Pin();
 800287a:	2200      	movs	r2, #0
 800287c:	2108      	movs	r1, #8
 800287e:	4824      	ldr	r0, [pc, #144]	@ (8002910 <TM1637_WriteData+0xc8>)
 8002880:	f001 fc25 	bl	80040ce <HAL_GPIO_WritePin>
	  tik_delay(I2C_DELAY);
 8002884:	2064      	movs	r0, #100	@ 0x64
 8002886:	f7ff ff89 	bl	800279c <tik_delay>
    data = data>>1;
 800288a:	79fb      	ldrb	r3, [r7, #7]
 800288c:	085b      	lsrs	r3, r3, #1
 800288e:	71fb      	strb	r3, [r7, #7]
    Set_CLK_Pin();
 8002890:	2201      	movs	r2, #1
 8002892:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002896:	481d      	ldr	r0, [pc, #116]	@ (800290c <TM1637_WriteData+0xc4>)
 8002898:	f001 fc19 	bl	80040ce <HAL_GPIO_WritePin>
    tik_delay(I2C_DELAY);		
 800289c:	2064      	movs	r0, #100	@ 0x64
 800289e:	f7ff ff7d 	bl	800279c <tik_delay>
    for(i=0;i<8;i++)        
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
 80028a4:	3301      	adds	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	2b07      	cmp	r3, #7
 80028ac:	d9d4      	bls.n	8002858 <TM1637_WriteData+0x10>
	}
	Reset_CLK_Pin();
 80028ae:	2200      	movs	r2, #0
 80028b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028b4:	4815      	ldr	r0, [pc, #84]	@ (800290c <TM1637_WriteData+0xc4>)
 80028b6:	f001 fc0a 	bl	80040ce <HAL_GPIO_WritePin>
	tik_delay(I2C_DELAY);	
 80028ba:	2064      	movs	r0, #100	@ 0x64
 80028bc:	f7ff ff6e 	bl	800279c <tik_delay>
  Reset_DATA_Pin();
 80028c0:	2200      	movs	r2, #0
 80028c2:	2108      	movs	r1, #8
 80028c4:	4812      	ldr	r0, [pc, #72]	@ (8002910 <TM1637_WriteData+0xc8>)
 80028c6:	f001 fc02 	bl	80040ce <HAL_GPIO_WritePin>
  while(Read_DATA_Pin());
 80028ca:	bf00      	nop
 80028cc:	2108      	movs	r1, #8
 80028ce:	4810      	ldr	r0, [pc, #64]	@ (8002910 <TM1637_WriteData+0xc8>)
 80028d0:	f001 fbe6 	bl	80040a0 <HAL_GPIO_ReadPin>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f8      	bne.n	80028cc <TM1637_WriteData+0x84>
  Set_DATA_Pin(); 
 80028da:	2201      	movs	r2, #1
 80028dc:	2108      	movs	r1, #8
 80028de:	480c      	ldr	r0, [pc, #48]	@ (8002910 <TM1637_WriteData+0xc8>)
 80028e0:	f001 fbf5 	bl	80040ce <HAL_GPIO_WritePin>
  Set_CLK_Pin();
 80028e4:	2201      	movs	r2, #1
 80028e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028ea:	4808      	ldr	r0, [pc, #32]	@ (800290c <TM1637_WriteData+0xc4>)
 80028ec:	f001 fbef 	bl	80040ce <HAL_GPIO_WritePin>
  tik_delay(I2C_DELAY);		
 80028f0:	2064      	movs	r0, #100	@ 0x64
 80028f2:	f7ff ff53 	bl	800279c <tik_delay>
	Reset_CLK_Pin();
 80028f6:	2200      	movs	r2, #0
 80028f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028fc:	4803      	ldr	r0, [pc, #12]	@ (800290c <TM1637_WriteData+0xc4>)
 80028fe:	f001 fbe6 	bl	80040ce <HAL_GPIO_WritePin>
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40010800 	.word	0x40010800
 8002910:	40010c00 	.word	0x40010c00

08002914 <TM1637_coding>:

//============================================================================//
//=========–º–µ–Ω—è–µ–º —á–∏—Å–ª–æ  –Ω–∞ –µ–≥–æ –ø–æ–∑–∏—Ü–∏—é  –≤ –º–∞—Å—Å–∏–≤–µ digitToSegment=============//
//============================================================================//
int8_t TM1637_coding(uint8_t DispData)// —à–∏—Ñ—Ä–∞—Ç–æ—Ä –∑–Ω–∞–∫–æ–º–µ—Å—Ç
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	71fb      	strb	r3, [r7, #7]
	uint8_t PointData;
	if(PointFlag == POINT_ON)PointData = 0x80;
 800291e:	4b0e      	ldr	r3, [pc, #56]	@ (8002958 <TM1637_coding+0x44>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d102      	bne.n	800292c <TM1637_coding+0x18>
 8002926:	2380      	movs	r3, #128	@ 0x80
 8002928:	73fb      	strb	r3, [r7, #15]
 800292a:	e001      	b.n	8002930 <TM1637_coding+0x1c>
	else PointData = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	73fb      	strb	r3, [r7, #15]
	if(DispData == 0x7f) DispData = 0x00 + PointData;
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	2b7f      	cmp	r3, #127	@ 0x7f
 8002934:	d102      	bne.n	800293c <TM1637_coding+0x28>
 8002936:	7bfb      	ldrb	r3, [r7, #15]
 8002938:	71fb      	strb	r3, [r7, #7]
 800293a:	e005      	b.n	8002948 <TM1637_coding+0x34>
	else DispData = digitToSegment[DispData] + PointData;
 800293c:	79fb      	ldrb	r3, [r7, #7]
 800293e:	4a07      	ldr	r2, [pc, #28]	@ (800295c <TM1637_coding+0x48>)
 8002940:	5cd2      	ldrb	r2, [r2, r3]
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	4413      	add	r3, r2
 8002946:	71fb      	strb	r3, [r7, #7]
	return DispData;
 8002948:	f997 3007 	ldrsb.w	r3, [r7, #7]
}		
 800294c:	4618      	mov	r0, r3
 800294e:	3714      	adds	r7, #20
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	20000005 	.word	0x20000005
 800295c:	08006d78 	.word	0x08006d78

08002960 <TM1637_coding_all>:
//============================================================================//
//==–º–µ–Ω—è–µ–º —á–∏—Å–ª–∞ –≤ –º–∞—Å—Å–∏–≤–µ DispData –Ω–∞ –∏—Ö –ø–æ–∑–∏—Ü–∏–∏ –≤ –º–∞—Å—Å–∏–≤–µ digitToSegment====//
//============================================================================//
void TM1637_coding_all(uint8_t DispData[])//—à–∏—Ñ—Ä–∞—Ç–æ—Ä –∑–Ω–∞–∫–æ–º–µ—Å—Ç 
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
	uint8_t PointData;
	uint8_t i;
	PointData =  PointFlag ? 0x80:0;
 8002968:	4b29      	ldr	r3, [pc, #164]	@ (8002a10 <TM1637_coding_all+0xb0>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <TM1637_coding_all+0x14>
 8002970:	2380      	movs	r3, #128	@ 0x80
 8002972:	e000      	b.n	8002976 <TM1637_coding_all+0x16>
 8002974:	2300      	movs	r3, #0
 8002976:	73bb      	strb	r3, [r7, #14]
	for(i = 0;i < 4;i ++)
 8002978:	2300      	movs	r3, #0
 800297a:	73fb      	strb	r3, [r7, #15]
 800297c:	e026      	b.n	80029cc <TM1637_coding_all+0x6c>
	{
		if(DispData[i] == 0x7f)DispData[i] = 0x00;
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	4413      	add	r3, r2
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b7f      	cmp	r3, #127	@ 0x7f
 8002988:	d105      	bne.n	8002996 <TM1637_coding_all+0x36>
 800298a:	7bfb      	ldrb	r3, [r7, #15]
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	4413      	add	r3, r2
 8002990:	2200      	movs	r2, #0
 8002992:	701a      	strb	r2, [r3, #0]
 8002994:	e00d      	b.n	80029b2 <TM1637_coding_all+0x52>
		else DispData[i] = digitToSegment[DispData[i]] + PointData; 
 8002996:	7bfb      	ldrb	r3, [r7, #15]
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	4413      	add	r3, r2
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002a14 <TM1637_coding_all+0xb4>)
 80029a2:	5c99      	ldrb	r1, [r3, r2]
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	4413      	add	r3, r2
 80029aa:	7bba      	ldrb	r2, [r7, #14]
 80029ac:	440a      	add	r2, r1
 80029ae:	b2d2      	uxtb	r2, r2
 80029b0:	701a      	strb	r2, [r3, #0]
	DispData[i] += 0x80;
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	4413      	add	r3, r2
 80029b8:	781a      	ldrb	r2, [r3, #0]
 80029ba:	7bfb      	ldrb	r3, [r7, #15]
 80029bc:	6879      	ldr	r1, [r7, #4]
 80029be:	440b      	add	r3, r1
 80029c0:	3a80      	subs	r2, #128	@ 0x80
 80029c2:	b2d2      	uxtb	r2, r2
 80029c4:	701a      	strb	r2, [r3, #0]
	for(i = 0;i < 4;i ++)
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
 80029c8:	3301      	adds	r3, #1
 80029ca:	73fb      	strb	r3, [r7, #15]
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d9d5      	bls.n	800297e <TM1637_coding_all+0x1e>
	}
	if((_DispType == D4056A)&&(DecPoint != 3))
 80029d2:	4b11      	ldr	r3, [pc, #68]	@ (8002a18 <TM1637_coding_all+0xb8>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d114      	bne.n	8002a04 <TM1637_coding_all+0xa4>
 80029da:	4b10      	ldr	r3, [pc, #64]	@ (8002a1c <TM1637_coding_all+0xbc>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	2b03      	cmp	r3, #3
 80029e0:	d010      	beq.n	8002a04 <TM1637_coding_all+0xa4>
	{
	DispData[DecPoint] += 0x80;
 80029e2:	4b0e      	ldr	r3, [pc, #56]	@ (8002a1c <TM1637_coding_all+0xbc>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	4413      	add	r3, r2
 80029ec:	781a      	ldrb	r2, [r3, #0]
 80029ee:	4b0b      	ldr	r3, [pc, #44]	@ (8002a1c <TM1637_coding_all+0xbc>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	4619      	mov	r1, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	440b      	add	r3, r1
 80029f8:	3a80      	subs	r2, #128	@ 0x80
 80029fa:	b2d2      	uxtb	r2, r2
 80029fc:	701a      	strb	r2, [r3, #0]
	DecPoint = 3;
 80029fe:	4b07      	ldr	r3, [pc, #28]	@ (8002a1c <TM1637_coding_all+0xbc>)
 8002a00:	2203      	movs	r2, #3
 8002a02:	701a      	strb	r2, [r3, #0]
	}
}
 8002a04:	bf00      	nop
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bc80      	pop	{r7}
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	20000005 	.word	0x20000005
 8002a14:	08006d78 	.word	0x08006d78
 8002a18:	20000006 	.word	0x20000006
 8002a1c:	20000275 	.word	0x20000275

08002a20 <separate_Digit_to_digits>:
//=========================================================================//
//+++++++++++++++++++—Ä–∞–∑–±–∏–≤–∞–µ–º —á–∏—Å–ª–æ –Ω–∞ "—Å–µ–≥–º–µ–Ω—Ç—ã"+++++++++++++++++++++++++//
//=========================================================================//
void separate_Digit_to_digits(int16_t Digit,uint8_t SegArray[])//—Ä–∞–∑–±–∏–≤–∞–µ–º —Ü–µ–ª–æ–µ —á–∏—Å–ª–æ –Ω–∞ –º–∞—Å—Å–∏–≤ —á–∏—Å–µ–ª
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	6039      	str	r1, [r7, #0]
 8002a2a:	80fb      	strh	r3, [r7, #6]
	
	if((Digit > 9999)||(Digit < -999))return;
 8002a2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a30:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002a34:	4293      	cmp	r3, r2
 8002a36:	f300 80d6 	bgt.w	8002be6 <separate_Digit_to_digits+0x1c6>
 8002a3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a3e:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8002a42:	f340 80d0 	ble.w	8002be6 <separate_Digit_to_digits+0x1c6>
	if(Digit < 0)
 8002a46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	da57      	bge.n	8002afe <separate_Digit_to_digits+0xde>
	{
		SegArray[0] = INDEX_NEGATIVE_SIGN;
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	2210      	movs	r2, #16
 8002a52:	701a      	strb	r2, [r3, #0]
		Digit = (Digit & 0x7fff);
 8002a54:	88fb      	ldrh	r3, [r7, #6]
 8002a56:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002a5a:	80fb      	strh	r3, [r7, #6]
		SegArray[1] = Digit/100;
 8002a5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a60:	4a63      	ldr	r2, [pc, #396]	@ (8002bf0 <separate_Digit_to_digits+0x1d0>)
 8002a62:	fb82 1203 	smull	r1, r2, r2, r3
 8002a66:	1152      	asrs	r2, r2, #5
 8002a68:	17db      	asrs	r3, r3, #31
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	b21a      	sxth	r2, r3
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	3301      	adds	r3, #1
 8002a72:	b2d2      	uxtb	r2, r2
 8002a74:	701a      	strb	r2, [r3, #0]
		Digit %= 100;
 8002a76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a7a:	4a5d      	ldr	r2, [pc, #372]	@ (8002bf0 <separate_Digit_to_digits+0x1d0>)
 8002a7c:	fb82 1203 	smull	r1, r2, r2, r3
 8002a80:	1151      	asrs	r1, r2, #5
 8002a82:	17da      	asrs	r2, r3, #31
 8002a84:	1a8a      	subs	r2, r1, r2
 8002a86:	2164      	movs	r1, #100	@ 0x64
 8002a88:	fb01 f202 	mul.w	r2, r1, r2
 8002a8c:	1a9b      	subs	r3, r3, r2
 8002a8e:	80fb      	strh	r3, [r7, #6]
		SegArray[2] = Digit / 10;
 8002a90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a94:	4a57      	ldr	r2, [pc, #348]	@ (8002bf4 <separate_Digit_to_digits+0x1d4>)
 8002a96:	fb82 1203 	smull	r1, r2, r2, r3
 8002a9a:	1092      	asrs	r2, r2, #2
 8002a9c:	17db      	asrs	r3, r3, #31
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	b21a      	sxth	r2, r3
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	3302      	adds	r3, #2
 8002aa6:	b2d2      	uxtb	r2, r2
 8002aa8:	701a      	strb	r2, [r3, #0]
		SegArray[3] = Digit % 10;
 8002aaa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002aae:	4b51      	ldr	r3, [pc, #324]	@ (8002bf4 <separate_Digit_to_digits+0x1d4>)
 8002ab0:	fb83 1302 	smull	r1, r3, r3, r2
 8002ab4:	1099      	asrs	r1, r3, #2
 8002ab6:	17d3      	asrs	r3, r2, #31
 8002ab8:	1ac9      	subs	r1, r1, r3
 8002aba:	460b      	mov	r3, r1
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	440b      	add	r3, r1
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	b21a      	sxth	r2, r3
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	3303      	adds	r3, #3
 8002aca:	b2d2      	uxtb	r2, r2
 8002acc:	701a      	strb	r2, [r3, #0]
		if(BlankingFlag)
 8002ace:	4b4a      	ldr	r3, [pc, #296]	@ (8002bf8 <separate_Digit_to_digits+0x1d8>)
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f000 8083 	beq.w	8002bde <separate_Digit_to_digits+0x1be>
		{
			if(SegArray[1] == 0)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	3301      	adds	r3, #1
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d17d      	bne.n	8002bde <separate_Digit_to_digits+0x1be>
			{
				SegArray[1] = INDEX_BLANK;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
				if(SegArray[2] == 0) SegArray[2] = INDEX_BLANK;
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	3302      	adds	r3, #2
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d174      	bne.n	8002bde <separate_Digit_to_digits+0x1be>
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	3302      	adds	r3, #2
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
 8002afc:	e06f      	b.n	8002bde <separate_Digit_to_digits+0x1be>
			}
		}
	}
	else
	{
		SegArray[0] = Digit/1000;
 8002afe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b02:	4a3e      	ldr	r2, [pc, #248]	@ (8002bfc <separate_Digit_to_digits+0x1dc>)
 8002b04:	fb82 1203 	smull	r1, r2, r2, r3
 8002b08:	1192      	asrs	r2, r2, #6
 8002b0a:	17db      	asrs	r3, r3, #31
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	b21b      	sxth	r3, r3
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	701a      	strb	r2, [r3, #0]
		Digit %= 1000;
 8002b16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b1a:	4a38      	ldr	r2, [pc, #224]	@ (8002bfc <separate_Digit_to_digits+0x1dc>)
 8002b1c:	fb82 1203 	smull	r1, r2, r2, r3
 8002b20:	1191      	asrs	r1, r2, #6
 8002b22:	17da      	asrs	r2, r3, #31
 8002b24:	1a8a      	subs	r2, r1, r2
 8002b26:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002b2a:	fb01 f202 	mul.w	r2, r1, r2
 8002b2e:	1a9b      	subs	r3, r3, r2
 8002b30:	80fb      	strh	r3, [r7, #6]
		SegArray[1] = Digit/100;
 8002b32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b36:	4a2e      	ldr	r2, [pc, #184]	@ (8002bf0 <separate_Digit_to_digits+0x1d0>)
 8002b38:	fb82 1203 	smull	r1, r2, r2, r3
 8002b3c:	1152      	asrs	r2, r2, #5
 8002b3e:	17db      	asrs	r3, r3, #31
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	b21a      	sxth	r2, r3
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	3301      	adds	r3, #1
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	701a      	strb	r2, [r3, #0]
		Digit %= 100;
 8002b4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b50:	4a27      	ldr	r2, [pc, #156]	@ (8002bf0 <separate_Digit_to_digits+0x1d0>)
 8002b52:	fb82 1203 	smull	r1, r2, r2, r3
 8002b56:	1151      	asrs	r1, r2, #5
 8002b58:	17da      	asrs	r2, r3, #31
 8002b5a:	1a8a      	subs	r2, r1, r2
 8002b5c:	2164      	movs	r1, #100	@ 0x64
 8002b5e:	fb01 f202 	mul.w	r2, r1, r2
 8002b62:	1a9b      	subs	r3, r3, r2
 8002b64:	80fb      	strh	r3, [r7, #6]
		SegArray[2] = Digit / 10;
 8002b66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b6a:	4a22      	ldr	r2, [pc, #136]	@ (8002bf4 <separate_Digit_to_digits+0x1d4>)
 8002b6c:	fb82 1203 	smull	r1, r2, r2, r3
 8002b70:	1092      	asrs	r2, r2, #2
 8002b72:	17db      	asrs	r3, r3, #31
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	b21a      	sxth	r2, r3
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	3302      	adds	r3, #2
 8002b7c:	b2d2      	uxtb	r2, r2
 8002b7e:	701a      	strb	r2, [r3, #0]
		SegArray[3] = Digit % 10;
 8002b80:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002b84:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf4 <separate_Digit_to_digits+0x1d4>)
 8002b86:	fb83 1302 	smull	r1, r3, r3, r2
 8002b8a:	1099      	asrs	r1, r3, #2
 8002b8c:	17d3      	asrs	r3, r2, #31
 8002b8e:	1ac9      	subs	r1, r1, r3
 8002b90:	460b      	mov	r3, r1
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	b21a      	sxth	r2, r3
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	3303      	adds	r3, #3
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	701a      	strb	r2, [r3, #0]
		if(BlankingFlag)
 8002ba4:	4b14      	ldr	r3, [pc, #80]	@ (8002bf8 <separate_Digit_to_digits+0x1d8>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d018      	beq.n	8002bde <separate_Digit_to_digits+0x1be>
		{
			if(SegArray[0] == 0)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d114      	bne.n	8002bde <separate_Digit_to_digits+0x1be>
			{
				SegArray[0] = INDEX_BLANK;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	701a      	strb	r2, [r3, #0]
				if(SegArray[1] == 0)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d10c      	bne.n	8002bde <separate_Digit_to_digits+0x1be>
				{
					SegArray[1] = INDEX_BLANK;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	2200      	movs	r2, #0
 8002bca:	701a      	strb	r2, [r3, #0]
					if(SegArray[2] == 0) SegArray[2] = INDEX_BLANK;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	3302      	adds	r3, #2
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d103      	bne.n	8002bde <separate_Digit_to_digits+0x1be>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	3302      	adds	r3, #2
 8002bda:	2200      	movs	r2, #0
 8002bdc:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
	BlankingFlag = 1;
 8002bde:	4b06      	ldr	r3, [pc, #24]	@ (8002bf8 <separate_Digit_to_digits+0x1d8>)
 8002be0:	2201      	movs	r2, #1
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	e000      	b.n	8002be8 <separate_Digit_to_digits+0x1c8>
	if((Digit > 9999)||(Digit < -999))return;
 8002be6:	bf00      	nop
}
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr
 8002bf0:	51eb851f 	.word	0x51eb851f
 8002bf4:	66666667 	.word	0x66666667
 8002bf8:	20000276 	.word	0x20000276
 8002bfc:	10624dd3 	.word	0x10624dd3

08002c00 <TM1637_display>:
//=========================================================================//
//+++++++++++++++++++++++++–æ—Ç–æ–±—Ä–∞–∂–∞–µ—Ç –æ–¥–∏–Ω —Å–∏–º–≤–æ–ª –∏–∑ –º–∞—Å—Å–∏–≤–∞+++++++++++++++//
//=========================================================================//
void TM1637_display(uint8_t Seg_N,int8_t DispData)//  –≤ –æ–ø—Ä–µ–¥–µ–ª–µ–Ω–Ω–æ–º –º–µ—Å—Ç–µ  (–æ—Ç 0 –¥–æ 3)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	460a      	mov	r2, r1
 8002c0a:	71fb      	strb	r3, [r7, #7]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	71bb      	strb	r3, [r7, #6]
  int8_t SegData;
  SegData = TM1637_coding(DispData);
 8002c10:	79bb      	ldrb	r3, [r7, #6]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff fe7e 	bl	8002914 <TM1637_coding>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	73fb      	strb	r3, [r7, #15]
  TM1637_Generate_START();                                
 8002c1c:	f7ff fdd0 	bl	80027c0 <TM1637_Generate_START>
	TM1637_WriteData(ADDR_FIXED);//1:—Ñ–∏–∫—Å–∏—Ä–æ–≤–∞–Ω–Ω—ã–π –∞–¥—Ä–µ—Å—Å
 8002c20:	2044      	movs	r0, #68	@ 0x44
 8002c22:	f7ff fe11 	bl	8002848 <TM1637_WriteData>
  TM1637_Generate_STOP();
 8002c26:	f7ff fde7 	bl	80027f8 <TM1637_Generate_STOP>
  TM1637_Generate_START();
 8002c2a:	f7ff fdc9 	bl	80027c0 <TM1637_Generate_START>
  TM1637_WriteData(Seg_N|0xc0);// —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –∞–¥—Ä–µ—Å—Å —Å—Ç–∞—Ä—à–∏–µ 2 –±–∏—Ç–∞ –¥–æ–ª–∂–Ω—ã –±—ã—Ç—å 1(0xc0)+ –Ω–æ–º–µ—Ä —Å–µ–≥–º–µ–Ω—Ç–∞
 8002c2e:	79fb      	ldrb	r3, [r7, #7]
 8002c30:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff fe06 	bl	8002848 <TM1637_WriteData>
  TM1637_WriteData(SegData);// –æ—Ç–ø—Ä–∞–≤–ª—è–µ–º "–∫–æ–¥–∏—Ä–æ–≤–∞–Ω–Ω—ã–µ" –¥–∞–Ω–Ω—ã–µ –¥–ª—è –æ–¥–Ω–æ–≥–æ —Å–µ–≥–º–µ–Ω—Ç–∞
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff fe02 	bl	8002848 <TM1637_WriteData>
  TM1637_Generate_STOP();
 8002c44:	f7ff fdd8 	bl	80027f8 <TM1637_Generate_STOP>
  TM1637_Generate_START();
 8002c48:	f7ff fdba 	bl	80027c0 <TM1637_Generate_START>
  TM1637_WriteData(Cmd_DispCtrl);//–≤–∫–ª—é—á–∞–µ–º –¥–∏—Å–ø–ª–µ–π —Å –≤—ã—Å—Ç–∞–≤–ª–ª–µ–Ω–æ–π —è—Ä–∫–æ—Å—Ç—å—é;
 8002c4c:	4b05      	ldr	r3, [pc, #20]	@ (8002c64 <TM1637_display+0x64>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fdf9 	bl	8002848 <TM1637_WriteData>
  TM1637_Generate_STOP();
 8002c56:	f7ff fdcf 	bl	80027f8 <TM1637_Generate_STOP>
}
 8002c5a:	bf00      	nop
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000274 	.word	0x20000274

08002c68 <TM1637_display_all>:
//=========================================================================//
//++++++++++++++++++++–æ—Ç–æ–±—Ä–∞–∂–µ–Ω–∏–µ —á–∏—Å–µ–ª -999-9999++++++++++++++++++++++++++//
//=========================================================================//
void TM1637_display_all(uint16_t Digit) 
											
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	80fb      	strh	r3, [r7, #6]
  uint8_t SegData[4];
  uint8_t i;
	separate_Digit_to_digits(Digit,SegData);
 8002c72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c76:	f107 0208 	add.w	r2, r7, #8
 8002c7a:	4611      	mov	r1, r2
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fecf 	bl	8002a20 <separate_Digit_to_digits>
  TM1637_coding_all(SegData);
 8002c82:	f107 0308 	add.w	r3, r7, #8
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff fe6a 	bl	8002960 <TM1637_coding_all>
  TM1637_Generate_START();
 8002c8c:	f7ff fd98 	bl	80027c0 <TM1637_Generate_START>
  TM1637_WriteData(ADDR_AUTO);//–∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏–π –∏–Ω–∫—Ä–µ–º–µ–Ω—Ç –∞–¥—Ä–µ—Å–∞
 8002c90:	2040      	movs	r0, #64	@ 0x40
 8002c92:	f7ff fdd9 	bl	8002848 <TM1637_WriteData>
  TM1637_Generate_STOP();
 8002c96:	f7ff fdaf 	bl	80027f8 <TM1637_Generate_STOP>
  TM1637_Generate_START();
 8002c9a:	f7ff fd91 	bl	80027c0 <TM1637_Generate_START>
  TM1637_WriteData(Cmd_SetAddr);//–∞–¥—Ä–µ—Å –ø–µ—Ä–≤–æ–≥–æ —Å–µ–≥–º–µ–Ω—Ç–∞ 0xc0 
 8002c9e:	4b12      	ldr	r3, [pc, #72]	@ (8002ce8 <TM1637_display_all+0x80>)
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff fdd0 	bl	8002848 <TM1637_WriteData>
  for(i=0;i < 4;i ++)
 8002ca8:	2300      	movs	r3, #0
 8002caa:	73fb      	strb	r3, [r7, #15]
 8002cac:	e00a      	b.n	8002cc4 <TM1637_display_all+0x5c>
  {
    TM1637_WriteData(SegData[i]);//–ø–µ—Ä–µ–¥–∞–µ–º –∑–Ω–∞—á–µ–Ω–∏—è –¥–ª—è i-–≥–æ —Å–µ–≥–º–µ–Ω—Ç–∞
 8002cae:	7bfb      	ldrb	r3, [r7, #15]
 8002cb0:	3310      	adds	r3, #16
 8002cb2:	443b      	add	r3, r7
 8002cb4:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff fdc5 	bl	8002848 <TM1637_WriteData>
  for(i=0;i < 4;i ++)
 8002cbe:	7bfb      	ldrb	r3, [r7, #15]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	73fb      	strb	r3, [r7, #15]
 8002cc4:	7bfb      	ldrb	r3, [r7, #15]
 8002cc6:	2b03      	cmp	r3, #3
 8002cc8:	d9f1      	bls.n	8002cae <TM1637_display_all+0x46>
  }
  TM1637_Generate_STOP();
 8002cca:	f7ff fd95 	bl	80027f8 <TM1637_Generate_STOP>
  TM1637_Generate_START();
 8002cce:	f7ff fd77 	bl	80027c0 <TM1637_Generate_START>
  TM1637_WriteData(Cmd_DispCtrl);//–≤–∫–ª—é—á–∞–µ–º –¥–∏—Å–ø–ª–µ–π —Å –≤—ã—Å—Ç–∞–≤–ª–ª–µ–Ω–æ–π —è—Ä–∫–æ—Å—Ç—å—é;
 8002cd2:	4b06      	ldr	r3, [pc, #24]	@ (8002cec <TM1637_display_all+0x84>)
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff fdb6 	bl	8002848 <TM1637_WriteData>
  TM1637_Generate_STOP();
 8002cdc:	f7ff fd8c 	bl	80027f8 <TM1637_Generate_STOP>
}
 8002ce0:	bf00      	nop
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20000004 	.word	0x20000004
 8002cec:	20000274 	.word	0x20000274

08002cf0 <TM1637_brightness>:
//=========================================================================//
//++++++++++++++++++++—Ä–µ–≥—É–ª—Ä–æ–≤–∫–∞ —è—Ä–∫–æ—Å—Ç–∏ –¥–∏—Å–ø–ª–µ—è+++++++++++++++++++++++++++//
//=========================================================================//
void TM1637_brightness(uint8_t brightness)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
  Cmd_DispCtrl = 0x88 + brightness;
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	3b78      	subs	r3, #120	@ 0x78
 8002cfe:	b2da      	uxtb	r2, r3
 8002d00:	4b03      	ldr	r3, [pc, #12]	@ (8002d10 <TM1637_brightness+0x20>)
 8002d02:	701a      	strb	r2, [r3, #0]
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20000274 	.word	0x20000274

08002d14 <TM1637_clearDisplay>:
//=========================================================================//
//+++++++++++++++++++++++–æ—á–∏—Å—Ç–∫–∞ –¥–∏—Å–ø–ª–µ—è+++++++++++++++++++++++++++++++++++//
//=========================================================================//
void TM1637_clearDisplay(void) 
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0;i<4;i++)TM1637_display(i,0x7f); 
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	71fb      	strb	r3, [r7, #7]
 8002d1e:	e007      	b.n	8002d30 <TM1637_clearDisplay+0x1c>
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	217f      	movs	r1, #127	@ 0x7f
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff ff6b 	bl	8002c00 <TM1637_display>
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	71fb      	strb	r3, [r7, #7]
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	2b03      	cmp	r3, #3
 8002d34:	d9f4      	bls.n	8002d20 <TM1637_clearDisplay+0xc>
}
 8002d36:	bf00      	nop
 8002d38:	bf00      	nop
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d40:	f7ff fd26 	bl	8002790 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d44:	480b      	ldr	r0, [pc, #44]	@ (8002d74 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d46:	490c      	ldr	r1, [pc, #48]	@ (8002d78 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d48:	4a0c      	ldr	r2, [pc, #48]	@ (8002d7c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d4c:	e002      	b.n	8002d54 <LoopCopyDataInit>

08002d4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d52:	3304      	adds	r3, #4

08002d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d58:	d3f9      	bcc.n	8002d4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d5a:	4a09      	ldr	r2, [pc, #36]	@ (8002d80 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d5c:	4c09      	ldr	r4, [pc, #36]	@ (8002d84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d60:	e001      	b.n	8002d66 <LoopFillZerobss>

08002d62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d64:	3204      	adds	r2, #4

08002d66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d68:	d3fb      	bcc.n	8002d62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d6a:	f003 fac9 	bl	8006300 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d6e:	f7fd fcf5 	bl	800075c <main>
  bx lr
 8002d72:	4770      	bx	lr
  ldr r0, =_sdata
 8002d74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d78:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002d7c:	08006dec 	.word	0x08006dec
  ldr r2, =_sbss
 8002d80:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002d84:	200003c4 	.word	0x200003c4

08002d88 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d88:	e7fe      	b.n	8002d88 <CAN1_RX1_IRQHandler>
	...

08002d8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d90:	4b08      	ldr	r3, [pc, #32]	@ (8002db4 <HAL_Init+0x28>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a07      	ldr	r2, [pc, #28]	@ (8002db4 <HAL_Init+0x28>)
 8002d96:	f043 0310 	orr.w	r3, r3, #16
 8002d9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d9c:	2003      	movs	r0, #3
 8002d9e:	f000 ff91 	bl	8003cc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002da2:	2000      	movs	r0, #0
 8002da4:	f000 f808 	bl	8002db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002da8:	f7ff fa32 	bl	8002210 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	40022000 	.word	0x40022000

08002db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dc0:	4b12      	ldr	r3, [pc, #72]	@ (8002e0c <HAL_InitTick+0x54>)
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	4b12      	ldr	r3, [pc, #72]	@ (8002e10 <HAL_InitTick+0x58>)
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	4619      	mov	r1, r3
 8002dca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f000 ffa9 	bl	8003d2e <HAL_SYSTICK_Config>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e00e      	b.n	8002e04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b0f      	cmp	r3, #15
 8002dea:	d80a      	bhi.n	8002e02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dec:	2200      	movs	r2, #0
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	f04f 30ff 	mov.w	r0, #4294967295
 8002df4:	f000 ff71 	bl	8003cda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002df8:	4a06      	ldr	r2, [pc, #24]	@ (8002e14 <HAL_InitTick+0x5c>)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	e000      	b.n	8002e04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3708      	adds	r7, #8
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	20000000 	.word	0x20000000
 8002e10:	2000000c 	.word	0x2000000c
 8002e14:	20000008 	.word	0x20000008

08002e18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e1c:	4b05      	ldr	r3, [pc, #20]	@ (8002e34 <HAL_IncTick+0x1c>)
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	461a      	mov	r2, r3
 8002e22:	4b05      	ldr	r3, [pc, #20]	@ (8002e38 <HAL_IncTick+0x20>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4413      	add	r3, r2
 8002e28:	4a03      	ldr	r2, [pc, #12]	@ (8002e38 <HAL_IncTick+0x20>)
 8002e2a:	6013      	str	r3, [r2, #0]
}
 8002e2c:	bf00      	nop
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr
 8002e34:	2000000c 	.word	0x2000000c
 8002e38:	20000278 	.word	0x20000278

08002e3c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e40:	4b02      	ldr	r3, [pc, #8]	@ (8002e4c <HAL_GetTick+0x10>)
 8002e42:	681b      	ldr	r3, [r3, #0]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr
 8002e4c:	20000278 	.word	0x20000278

08002e50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e58:	f7ff fff0 	bl	8002e3c <HAL_GetTick>
 8002e5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e68:	d005      	beq.n	8002e76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e94 <HAL_Delay+0x44>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	461a      	mov	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4413      	add	r3, r2
 8002e74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e76:	bf00      	nop
 8002e78:	f7ff ffe0 	bl	8002e3c <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d8f7      	bhi.n	8002e78 <HAL_Delay+0x28>
  {
  }
}
 8002e88:	bf00      	nop
 8002e8a:	bf00      	nop
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	2000000c 	.word	0x2000000c

08002e98 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e0be      	b.n	8003038 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d109      	bne.n	8002edc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7ff f9ec 	bl	80022b4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 fb8d 	bl	80035fc <ADC_ConversionStop_Disable>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f040 8099 	bne.w	8003026 <HAL_ADC_Init+0x18e>
 8002ef4:	7dfb      	ldrb	r3, [r7, #23]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	f040 8095 	bne.w	8003026 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f00:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f04:	f023 0302 	bic.w	r3, r3, #2
 8002f08:	f043 0202 	orr.w	r2, r3, #2
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f18:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	7b1b      	ldrb	r3, [r3, #12]
 8002f1e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f20:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f30:	d003      	beq.n	8002f3a <HAL_ADC_Init+0xa2>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d102      	bne.n	8002f40 <HAL_ADC_Init+0xa8>
 8002f3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f3e:	e000      	b.n	8002f42 <HAL_ADC_Init+0xaa>
 8002f40:	2300      	movs	r3, #0
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	7d1b      	ldrb	r3, [r3, #20]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d119      	bne.n	8002f84 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	7b1b      	ldrb	r3, [r3, #12]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d109      	bne.n	8002f6c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	035a      	lsls	r2, r3, #13
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	e00b      	b.n	8002f84 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f70:	f043 0220 	orr.w	r2, r3, #32
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7c:	f043 0201 	orr.w	r2, r3, #1
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	4b28      	ldr	r3, [pc, #160]	@ (8003040 <HAL_ADC_Init+0x1a8>)
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	68b9      	ldr	r1, [r7, #8]
 8002fa8:	430b      	orrs	r3, r1
 8002faa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fb4:	d003      	beq.n	8002fbe <HAL_ADC_Init+0x126>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d104      	bne.n	8002fc8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	051b      	lsls	r3, r3, #20
 8002fc6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fce:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	689a      	ldr	r2, [r3, #8]
 8002fe2:	4b18      	ldr	r3, [pc, #96]	@ (8003044 <HAL_ADC_Init+0x1ac>)
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d10b      	bne.n	8003004 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff6:	f023 0303 	bic.w	r3, r3, #3
 8002ffa:	f043 0201 	orr.w	r2, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003002:	e018      	b.n	8003036 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003008:	f023 0312 	bic.w	r3, r3, #18
 800300c:	f043 0210 	orr.w	r2, r3, #16
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003018:	f043 0201 	orr.w	r2, r3, #1
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003024:	e007      	b.n	8003036 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302a:	f043 0210 	orr.w	r2, r3, #16
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003036:	7dfb      	ldrb	r3, [r7, #23]
}
 8003038:	4618      	mov	r0, r3
 800303a:	3718      	adds	r7, #24
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	ffe1f7fd 	.word	0xffe1f7fd
 8003044:	ff1f0efe 	.word	0xff1f0efe

08003048 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003050:	2300      	movs	r3, #0
 8003052:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800305a:	2b01      	cmp	r3, #1
 800305c:	d101      	bne.n	8003062 <HAL_ADC_Start_IT+0x1a>
 800305e:	2302      	movs	r3, #2
 8003060:	e0a0      	b.n	80031a4 <HAL_ADC_Start_IT+0x15c>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 fa6c 	bl	8003548 <ADC_Enable>
 8003070:	4603      	mov	r3, r0
 8003072:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003074:	7bfb      	ldrb	r3, [r7, #15]
 8003076:	2b00      	cmp	r3, #0
 8003078:	f040 808f 	bne.w	800319a <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003084:	f023 0301 	bic.w	r3, r3, #1
 8003088:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a45      	ldr	r2, [pc, #276]	@ (80031ac <HAL_ADC_Start_IT+0x164>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d105      	bne.n	80030a6 <HAL_ADC_Start_IT+0x5e>
 800309a:	4b45      	ldr	r3, [pc, #276]	@ (80031b0 <HAL_ADC_Start_IT+0x168>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d115      	bne.n	80030d2 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030aa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d026      	beq.n	800310e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030c8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030d0:	e01d      	b.n	800310e <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a33      	ldr	r2, [pc, #204]	@ (80031b0 <HAL_ADC_Start_IT+0x168>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d004      	beq.n	80030f2 <HAL_ADC_Start_IT+0xaa>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a2f      	ldr	r2, [pc, #188]	@ (80031ac <HAL_ADC_Start_IT+0x164>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d10d      	bne.n	800310e <HAL_ADC_Start_IT+0xc6>
 80030f2:	4b2f      	ldr	r3, [pc, #188]	@ (80031b0 <HAL_ADC_Start_IT+0x168>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d007      	beq.n	800310e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003102:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003106:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003112:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d006      	beq.n	8003128 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800311e:	f023 0206 	bic.w	r2, r3, #6
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003126:	e002      	b.n	800312e <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f06f 0202 	mvn.w	r2, #2
 800313e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	685a      	ldr	r2, [r3, #4]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f042 0220 	orr.w	r2, r2, #32
 800314e:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800315a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800315e:	d113      	bne.n	8003188 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003164:	4a11      	ldr	r2, [pc, #68]	@ (80031ac <HAL_ADC_Start_IT+0x164>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d105      	bne.n	8003176 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800316a:	4b11      	ldr	r3, [pc, #68]	@ (80031b0 <HAL_ADC_Start_IT+0x168>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003172:	2b00      	cmp	r3, #0
 8003174:	d108      	bne.n	8003188 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003184:	609a      	str	r2, [r3, #8]
 8003186:	e00c      	b.n	80031a2 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003196:	609a      	str	r2, [r3, #8]
 8003198:	e003      	b.n	80031a2 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80031a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40012800 	.word	0x40012800
 80031b0:	40012400 	.word	0x40012400

080031b4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	f003 0320 	and.w	r3, r3, #32
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d03e      	beq.n	8003254 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d039      	beq.n	8003254 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e4:	f003 0310 	and.w	r3, r3, #16
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d105      	bne.n	80031f8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003202:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003206:	d11d      	bne.n	8003244 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800320c:	2b00      	cmp	r3, #0
 800320e:	d119      	bne.n	8003244 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0220 	bic.w	r2, r2, #32
 800321e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003224:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003230:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d105      	bne.n	8003244 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800323c:	f043 0201 	orr.w	r2, r3, #1
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f874 	bl	8003332 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f06f 0212 	mvn.w	r2, #18
 8003252:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800325a:	2b00      	cmp	r3, #0
 800325c:	d04d      	beq.n	80032fa <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f003 0304 	and.w	r3, r3, #4
 8003264:	2b00      	cmp	r3, #0
 8003266:	d048      	beq.n	80032fa <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800326c:	f003 0310 	and.w	r3, r3, #16
 8003270:	2b00      	cmp	r3, #0
 8003272:	d105      	bne.n	8003280 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003278:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800328a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800328e:	d012      	beq.n	80032b6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800329a:	2b00      	cmp	r3, #0
 800329c:	d125      	bne.n	80032ea <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80032a8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80032ac:	d11d      	bne.n	80032ea <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d119      	bne.n	80032ea <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032c4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d105      	bne.n	80032ea <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e2:	f043 0201 	orr.w	r2, r3, #1
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7fe fb8e 	bl	8001a0c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f06f 020c 	mvn.w	r2, #12
 80032f8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003300:	2b00      	cmp	r3, #0
 8003302:	d012      	beq.n	800332a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00d      	beq.n	800332a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003312:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f812 	bl	8003344 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f06f 0201 	mvn.w	r2, #1
 8003328:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800332a:	bf00      	nop
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003332:	b480      	push	{r7}
 8003334:	b083      	sub	sp, #12
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr

08003344 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	bc80      	pop	{r7}
 8003354:	4770      	bx	lr
	...

08003358 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003362:	2300      	movs	r3, #0
 8003364:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x20>
 8003374:	2302      	movs	r3, #2
 8003376:	e0dc      	b.n	8003532 <HAL_ADC_ConfigChannel+0x1da>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	2b06      	cmp	r3, #6
 8003386:	d81c      	bhi.n	80033c2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685a      	ldr	r2, [r3, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	4413      	add	r3, r2
 8003398:	3b05      	subs	r3, #5
 800339a:	221f      	movs	r2, #31
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	43db      	mvns	r3, r3
 80033a2:	4019      	ands	r1, r3
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	6818      	ldr	r0, [r3, #0]
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	4613      	mov	r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	4413      	add	r3, r2
 80033b2:	3b05      	subs	r3, #5
 80033b4:	fa00 f203 	lsl.w	r2, r0, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	430a      	orrs	r2, r1
 80033be:	635a      	str	r2, [r3, #52]	@ 0x34
 80033c0:	e03c      	b.n	800343c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b0c      	cmp	r3, #12
 80033c8:	d81c      	bhi.n	8003404 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	4613      	mov	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4413      	add	r3, r2
 80033da:	3b23      	subs	r3, #35	@ 0x23
 80033dc:	221f      	movs	r2, #31
 80033de:	fa02 f303 	lsl.w	r3, r2, r3
 80033e2:	43db      	mvns	r3, r3
 80033e4:	4019      	ands	r1, r3
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	6818      	ldr	r0, [r3, #0]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	4613      	mov	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	3b23      	subs	r3, #35	@ 0x23
 80033f6:	fa00 f203 	lsl.w	r2, r0, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	430a      	orrs	r2, r1
 8003400:	631a      	str	r2, [r3, #48]	@ 0x30
 8003402:	e01b      	b.n	800343c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	3b41      	subs	r3, #65	@ 0x41
 8003416:	221f      	movs	r2, #31
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	4019      	ands	r1, r3
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	6818      	ldr	r0, [r3, #0]
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	3b41      	subs	r3, #65	@ 0x41
 8003430:	fa00 f203 	lsl.w	r2, r0, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2b09      	cmp	r3, #9
 8003442:	d91c      	bls.n	800347e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68d9      	ldr	r1, [r3, #12]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	4613      	mov	r3, r2
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	4413      	add	r3, r2
 8003454:	3b1e      	subs	r3, #30
 8003456:	2207      	movs	r2, #7
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	43db      	mvns	r3, r3
 800345e:	4019      	ands	r1, r3
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	6898      	ldr	r0, [r3, #8]
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	4613      	mov	r3, r2
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	4413      	add	r3, r2
 800346e:	3b1e      	subs	r3, #30
 8003470:	fa00 f203 	lsl.w	r2, r0, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	60da      	str	r2, [r3, #12]
 800347c:	e019      	b.n	80034b2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6919      	ldr	r1, [r3, #16]
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	4613      	mov	r3, r2
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	4413      	add	r3, r2
 800348e:	2207      	movs	r2, #7
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	43db      	mvns	r3, r3
 8003496:	4019      	ands	r1, r3
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	6898      	ldr	r0, [r3, #8]
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	4613      	mov	r3, r2
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	4413      	add	r3, r2
 80034a6:	fa00 f203 	lsl.w	r2, r0, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	430a      	orrs	r2, r1
 80034b0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b10      	cmp	r3, #16
 80034b8:	d003      	beq.n	80034c2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80034be:	2b11      	cmp	r3, #17
 80034c0:	d132      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a1d      	ldr	r2, [pc, #116]	@ (800353c <HAL_ADC_ConfigChannel+0x1e4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d125      	bne.n	8003518 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d126      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80034e8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2b10      	cmp	r3, #16
 80034f0:	d11a      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034f2:	4b13      	ldr	r3, [pc, #76]	@ (8003540 <HAL_ADC_ConfigChannel+0x1e8>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a13      	ldr	r2, [pc, #76]	@ (8003544 <HAL_ADC_ConfigChannel+0x1ec>)
 80034f8:	fba2 2303 	umull	r2, r3, r2, r3
 80034fc:	0c9a      	lsrs	r2, r3, #18
 80034fe:	4613      	mov	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4413      	add	r3, r2
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003508:	e002      	b.n	8003510 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	3b01      	subs	r3, #1
 800350e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1f9      	bne.n	800350a <HAL_ADC_ConfigChannel+0x1b2>
 8003516:	e007      	b.n	8003528 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351c:	f043 0220 	orr.w	r2, r3, #32
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003530:	7bfb      	ldrb	r3, [r7, #15]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	bc80      	pop	{r7}
 800353a:	4770      	bx	lr
 800353c:	40012400 	.word	0x40012400
 8003540:	20000000 	.word	0x20000000
 8003544:	431bde83 	.word	0x431bde83

08003548 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003554:	2300      	movs	r3, #0
 8003556:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b01      	cmp	r3, #1
 8003564:	d040      	beq.n	80035e8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f042 0201 	orr.w	r2, r2, #1
 8003574:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003576:	4b1f      	ldr	r3, [pc, #124]	@ (80035f4 <ADC_Enable+0xac>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a1f      	ldr	r2, [pc, #124]	@ (80035f8 <ADC_Enable+0xb0>)
 800357c:	fba2 2303 	umull	r2, r3, r2, r3
 8003580:	0c9b      	lsrs	r3, r3, #18
 8003582:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003584:	e002      	b.n	800358c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	3b01      	subs	r3, #1
 800358a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1f9      	bne.n	8003586 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003592:	f7ff fc53 	bl	8002e3c <HAL_GetTick>
 8003596:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003598:	e01f      	b.n	80035da <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800359a:	f7ff fc4f 	bl	8002e3c <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d918      	bls.n	80035da <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d011      	beq.n	80035da <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ba:	f043 0210 	orr.w	r2, r3, #16
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c6:	f043 0201 	orr.w	r2, r3, #1
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e007      	b.n	80035ea <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d1d8      	bne.n	800359a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	20000000 	.word	0x20000000
 80035f8:	431bde83 	.word	0x431bde83

080035fc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003604:	2300      	movs	r3, #0
 8003606:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b01      	cmp	r3, #1
 8003614:	d12e      	bne.n	8003674 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	689a      	ldr	r2, [r3, #8]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f022 0201 	bic.w	r2, r2, #1
 8003624:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003626:	f7ff fc09 	bl	8002e3c <HAL_GetTick>
 800362a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800362c:	e01b      	b.n	8003666 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800362e:	f7ff fc05 	bl	8002e3c <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b02      	cmp	r3, #2
 800363a:	d914      	bls.n	8003666 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b01      	cmp	r3, #1
 8003648:	d10d      	bne.n	8003666 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364e:	f043 0210 	orr.w	r2, r3, #16
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365a:	f043 0201 	orr.w	r2, r3, #1
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e007      	b.n	8003676 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b01      	cmp	r3, #1
 8003672:	d0dc      	beq.n	800362e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
	...

08003680 <HAL_ADCEx_InjectedStart_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_ADCEx_InjectedStart_IT+0x1a>
 8003696:	2302      	movs	r3, #2
 8003698:	e078      	b.n	800378c <HAL_ADCEx_InjectedStart_IT+0x10c>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7ff ff50 	bl	8003548 <ADC_Enable>
 80036a8:	4603      	mov	r3, r0
 80036aa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d167      	bne.n	8003782 <HAL_ADCEx_InjectedStart_IT+0x102>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80036ba:	f023 0301 	bic.w	r3, r3, #1
 80036be:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a32      	ldr	r2, [pc, #200]	@ (8003794 <HAL_ADCEx_InjectedStart_IT+0x114>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d105      	bne.n	80036dc <HAL_ADCEx_InjectedStart_IT+0x5c>
 80036d0:	4b31      	ldr	r3, [pc, #196]	@ (8003798 <HAL_ADCEx_InjectedStart_IT+0x118>)
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d106      	bne.n	80036ea <HAL_ADCEx_InjectedStart_IT+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80036e8:	e005      	b.n	80036f6 <HAL_ADCEx_InjectedStart_IT+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d102      	bne.n	8003708 <HAL_ADCEx_InjectedStart_IT+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f06f 0204 	mvn.w	r2, #4
 8003718:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003728:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003734:	2b00      	cmp	r3, #0
 8003736:	d128      	bne.n	800378a <HAL_ADCEx_InjectedStart_IT+0x10a>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003742:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8003746:	d113      	bne.n	8003770 <HAL_ADCEx_InjectedStart_IT+0xf0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800374c:	4a11      	ldr	r2, [pc, #68]	@ (8003794 <HAL_ADCEx_InjectedStart_IT+0x114>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d105      	bne.n	800375e <HAL_ADCEx_InjectedStart_IT+0xde>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003752:	4b11      	ldr	r3, [pc, #68]	@ (8003798 <HAL_ADCEx_InjectedStart_IT+0x118>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800375a:	2b00      	cmp	r3, #0
 800375c:	d108      	bne.n	8003770 <HAL_ADCEx_InjectedStart_IT+0xf0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f442 1202 	orr.w	r2, r2, #2129920	@ 0x208000
 800376c:	609a      	str	r2, [r3, #8]
 800376e:	e00c      	b.n	800378a <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800377e:	609a      	str	r2, [r3, #8]
 8003780:	e003      	b.n	800378a <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800378a:	7bfb      	ldrb	r3, [r7, #15]
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	40012800 	.word	0x40012800
 8003798:	40012400 	.word	0x40012400

0800379c <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	2b04      	cmp	r3, #4
 80037ae:	d009      	beq.n	80037c4 <HAL_ADCEx_InjectedGetValue+0x28>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	d815      	bhi.n	80037e2 <HAL_ADCEx_InjectedGetValue+0x46>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d00d      	beq.n	80037d8 <HAL_ADCEx_InjectedGetValue+0x3c>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	2b03      	cmp	r3, #3
 80037c0:	d005      	beq.n	80037ce <HAL_ADCEx_InjectedGetValue+0x32>
 80037c2:	e00e      	b.n	80037e2 <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ca:	60fb      	str	r3, [r7, #12]
      break;
 80037cc:	e00e      	b.n	80037ec <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d4:	60fb      	str	r3, [r7, #12]
      break;
 80037d6:	e009      	b.n	80037ec <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037de:	60fb      	str	r3, [r7, #12]
      break;
 80037e0:	e004      	b.n	80037ec <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e8:	60fb      	str	r3, [r7, #12]
      break;
 80037ea:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 80037ec:	68fb      	ldr	r3, [r7, #12]
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr

080037f8 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80037f8:	b490      	push	{r4, r7}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003802:	2300      	movs	r3, #0
 8003804:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003806:	2300      	movs	r3, #0
 8003808:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003810:	2b01      	cmp	r3, #1
 8003812:	d101      	bne.n	8003818 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8003814:	2302      	movs	r3, #2
 8003816:	e17d      	b.n	8003b14 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d119      	bne.n	800385c <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d10c      	bne.n	800384a <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003836:	0d9b      	lsrs	r3, r3, #22
 8003838:	059b      	lsls	r3, r3, #22
 800383a:	683a      	ldr	r2, [r7, #0]
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	03d1      	lsls	r1, r2, #15
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	430b      	orrs	r3, r1
 8003846:	6393      	str	r3, [r2, #56]	@ 0x38
 8003848:	e04f      	b.n	80038ea <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800384e:	f043 0220 	orr.w	r2, r3, #32
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	73fb      	strb	r3, [r7, #15]
 800385a:	e046      	b.n	80038ea <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	429a      	cmp	r2, r3
 8003866:	d82a      	bhi.n	80038be <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	1ad2      	subs	r2, r2, r3
 8003878:	4613      	mov	r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4413      	add	r3, r2
 800387e:	330f      	adds	r3, #15
 8003880:	221f      	movs	r2, #31
 8003882:	fa02 f303 	lsl.w	r3, r2, r3
 8003886:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800388a:	43db      	mvns	r3, r3
 800388c:	4019      	ands	r1, r3
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	3b01      	subs	r3, #1
 8003894:	0518      	lsls	r0, r3, #20
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681c      	ldr	r4, [r3, #0]
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685a      	ldr	r2, [r3, #4]
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	1ad2      	subs	r2, r2, r3
 80038a4:	4613      	mov	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4413      	add	r3, r2
 80038aa:	330f      	adds	r3, #15
 80038ac:	fa04 f303 	lsl.w	r3, r4, r3
 80038b0:	ea40 0203 	orr.w	r2, r0, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80038bc:	e015      	b.n	80038ea <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	685a      	ldr	r2, [r3, #4]
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	1ad2      	subs	r2, r2, r3
 80038ce:	4613      	mov	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	330f      	adds	r3, #15
 80038d6:	221f      	movs	r2, #31
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80038e0:	43da      	mvns	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	400a      	ands	r2, r1
 80038e8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d00c      	beq.n	8003912 <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003902:	f023 0301 	bic.w	r3, r3, #1
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	6991      	ldr	r1, [r2, #24]
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	6812      	ldr	r2, [r2, #0]
 800390e:	430b      	orrs	r3, r1
 8003910:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	7d5b      	ldrb	r3, [r3, #21]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d115      	bne.n	8003946 <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8003922:	d108      	bne.n	8003936 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685a      	ldr	r2, [r3, #4]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003932:	605a      	str	r2, [r3, #4]
 8003934:	e007      	b.n	8003946 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393a:	f043 0220 	orr.w	r2, r3, #32
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	7d1b      	ldrb	r3, [r3, #20]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d114      	bne.n	8003978 <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	7d5b      	ldrb	r3, [r3, #21]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d108      	bne.n	8003968 <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003964:	605a      	str	r2, [r3, #4]
 8003966:	e007      	b.n	8003978 <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396c:	f043 0220 	orr.w	r2, r3, #32
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b09      	cmp	r3, #9
 800397e:	d91c      	bls.n	80039ba <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68d9      	ldr	r1, [r3, #12]
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	4613      	mov	r3, r2
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	4413      	add	r3, r2
 8003990:	3b1e      	subs	r3, #30
 8003992:	2207      	movs	r2, #7
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	43db      	mvns	r3, r3
 800399a:	4019      	ands	r1, r3
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	6898      	ldr	r0, [r3, #8]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	4613      	mov	r3, r2
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	4413      	add	r3, r2
 80039aa:	3b1e      	subs	r3, #30
 80039ac:	fa00 f203 	lsl.w	r2, r0, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	430a      	orrs	r2, r1
 80039b6:	60da      	str	r2, [r3, #12]
 80039b8:	e019      	b.n	80039ee <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6919      	ldr	r1, [r3, #16]
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	4613      	mov	r3, r2
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	4413      	add	r3, r2
 80039ca:	2207      	movs	r2, #7
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	43db      	mvns	r3, r3
 80039d2:	4019      	ands	r1, r3
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	6898      	ldr	r0, [r3, #8]
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	4613      	mov	r3, r2
 80039de:	005b      	lsls	r3, r3, #1
 80039e0:	4413      	add	r3, r2
 80039e2:	fa00 f203 	lsl.w	r2, r0, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2b10      	cmp	r3, #16
 80039f4:	d003      	beq.n	80039fe <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80039fa:	2b11      	cmp	r3, #17
 80039fc:	d107      	bne.n	8003a0e <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003a0c:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	d022      	beq.n	8003a5c <HAL_ADCEx_InjectedConfigChannel+0x264>
 8003a16:	2b03      	cmp	r3, #3
 8003a18:	d82e      	bhi.n	8003a78 <HAL_ADCEx_InjectedConfigChannel+0x280>
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d002      	beq.n	8003a24 <HAL_ADCEx_InjectedConfigChannel+0x22c>
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d00e      	beq.n	8003a40 <HAL_ADCEx_InjectedConfigChannel+0x248>
 8003a22:	e029      	b.n	8003a78 <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003a2e:	f023 030f 	bic.w	r3, r3, #15
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	68d1      	ldr	r1, [r2, #12]
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	6812      	ldr	r2, [r2, #0]
 8003a3a:	430b      	orrs	r3, r1
 8003a3c:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 8003a3e:	e029      	b.n	8003a94 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003a4a:	f023 030f 	bic.w	r3, r3, #15
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	68d1      	ldr	r1, [r2, #12]
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	6812      	ldr	r2, [r2, #0]
 8003a56:	430b      	orrs	r3, r1
 8003a58:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8003a5a:	e01b      	b.n	8003a94 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003a66:	f023 030f 	bic.w	r3, r3, #15
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	68d1      	ldr	r1, [r2, #12]
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6812      	ldr	r2, [r2, #0]
 8003a72:	430b      	orrs	r3, r1
 8003a74:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8003a76:	e00d      	b.n	8003a94 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003a82:	f023 030f 	bic.w	r3, r3, #15
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	68d1      	ldr	r1, [r2, #12]
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6812      	ldr	r2, [r2, #0]
 8003a8e:	430b      	orrs	r3, r1
 8003a90:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8003a92:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2b10      	cmp	r3, #16
 8003a9a:	d003      	beq.n	8003aa4 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003aa0:	2b11      	cmp	r3, #17
 8003aa2:	d132      	bne.n	8003b0a <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b20 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d125      	bne.n	8003afa <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d126      	bne.n	8003b0a <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	689a      	ldr	r2, [r3, #8]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003aca:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2b10      	cmp	r3, #16
 8003ad2:	d11a      	bne.n	8003b0a <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003ad4:	4b13      	ldr	r3, [pc, #76]	@ (8003b24 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a13      	ldr	r2, [pc, #76]	@ (8003b28 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8003ada:	fba2 2303 	umull	r2, r3, r2, r3
 8003ade:	0c9a      	lsrs	r2, r3, #18
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4413      	add	r3, r2
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003aea:	e002      	b.n	8003af2 <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	3b01      	subs	r3, #1
 8003af0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1f9      	bne.n	8003aec <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 8003af8:	e007      	b.n	8003b0a <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afe:	f043 0220 	orr.w	r2, r3, #32
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bc90      	pop	{r4, r7}
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	40012400 	.word	0x40012400
 8003b24:	20000000 	.word	0x20000000
 8003b28:	431bde83 	.word	0x431bde83

08003b2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f003 0307 	and.w	r3, r3, #7
 8003b3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b70 <__NVIC_SetPriorityGrouping+0x44>)
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b48:	4013      	ands	r3, r2
 8003b4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b5e:	4a04      	ldr	r2, [pc, #16]	@ (8003b70 <__NVIC_SetPriorityGrouping+0x44>)
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	60d3      	str	r3, [r2, #12]
}
 8003b64:	bf00      	nop
 8003b66:	3714      	adds	r7, #20
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bc80      	pop	{r7}
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	e000ed00 	.word	0xe000ed00

08003b74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b74:	b480      	push	{r7}
 8003b76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b78:	4b04      	ldr	r3, [pc, #16]	@ (8003b8c <__NVIC_GetPriorityGrouping+0x18>)
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	0a1b      	lsrs	r3, r3, #8
 8003b7e:	f003 0307 	and.w	r3, r3, #7
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bc80      	pop	{r7}
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	e000ed00 	.word	0xe000ed00

08003b90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	4603      	mov	r3, r0
 8003b98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	db0b      	blt.n	8003bba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ba2:	79fb      	ldrb	r3, [r7, #7]
 8003ba4:	f003 021f 	and.w	r2, r3, #31
 8003ba8:	4906      	ldr	r1, [pc, #24]	@ (8003bc4 <__NVIC_EnableIRQ+0x34>)
 8003baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bae:	095b      	lsrs	r3, r3, #5
 8003bb0:	2001      	movs	r0, #1
 8003bb2:	fa00 f202 	lsl.w	r2, r0, r2
 8003bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bc80      	pop	{r7}
 8003bc2:	4770      	bx	lr
 8003bc4:	e000e100 	.word	0xe000e100

08003bc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	4603      	mov	r3, r0
 8003bd0:	6039      	str	r1, [r7, #0]
 8003bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	db0a      	blt.n	8003bf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	b2da      	uxtb	r2, r3
 8003be0:	490c      	ldr	r1, [pc, #48]	@ (8003c14 <__NVIC_SetPriority+0x4c>)
 8003be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be6:	0112      	lsls	r2, r2, #4
 8003be8:	b2d2      	uxtb	r2, r2
 8003bea:	440b      	add	r3, r1
 8003bec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bf0:	e00a      	b.n	8003c08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	b2da      	uxtb	r2, r3
 8003bf6:	4908      	ldr	r1, [pc, #32]	@ (8003c18 <__NVIC_SetPriority+0x50>)
 8003bf8:	79fb      	ldrb	r3, [r7, #7]
 8003bfa:	f003 030f 	and.w	r3, r3, #15
 8003bfe:	3b04      	subs	r3, #4
 8003c00:	0112      	lsls	r2, r2, #4
 8003c02:	b2d2      	uxtb	r2, r2
 8003c04:	440b      	add	r3, r1
 8003c06:	761a      	strb	r2, [r3, #24]
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bc80      	pop	{r7}
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	e000e100 	.word	0xe000e100
 8003c18:	e000ed00 	.word	0xe000ed00

08003c1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b089      	sub	sp, #36	@ 0x24
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f003 0307 	and.w	r3, r3, #7
 8003c2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	f1c3 0307 	rsb	r3, r3, #7
 8003c36:	2b04      	cmp	r3, #4
 8003c38:	bf28      	it	cs
 8003c3a:	2304      	movcs	r3, #4
 8003c3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	3304      	adds	r3, #4
 8003c42:	2b06      	cmp	r3, #6
 8003c44:	d902      	bls.n	8003c4c <NVIC_EncodePriority+0x30>
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	3b03      	subs	r3, #3
 8003c4a:	e000      	b.n	8003c4e <NVIC_EncodePriority+0x32>
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c50:	f04f 32ff 	mov.w	r2, #4294967295
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5a:	43da      	mvns	r2, r3
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	401a      	ands	r2, r3
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c64:	f04f 31ff 	mov.w	r1, #4294967295
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c6e:	43d9      	mvns	r1, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c74:	4313      	orrs	r3, r2
         );
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3724      	adds	r7, #36	@ 0x24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr

08003c80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c90:	d301      	bcc.n	8003c96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c92:	2301      	movs	r3, #1
 8003c94:	e00f      	b.n	8003cb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c96:	4a0a      	ldr	r2, [pc, #40]	@ (8003cc0 <SysTick_Config+0x40>)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c9e:	210f      	movs	r1, #15
 8003ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca4:	f7ff ff90 	bl	8003bc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ca8:	4b05      	ldr	r3, [pc, #20]	@ (8003cc0 <SysTick_Config+0x40>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cae:	4b04      	ldr	r3, [pc, #16]	@ (8003cc0 <SysTick_Config+0x40>)
 8003cb0:	2207      	movs	r2, #7
 8003cb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	e000e010 	.word	0xe000e010

08003cc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f7ff ff2d 	bl	8003b2c <__NVIC_SetPriorityGrouping>
}
 8003cd2:	bf00      	nop
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b086      	sub	sp, #24
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	60b9      	str	r1, [r7, #8]
 8003ce4:	607a      	str	r2, [r7, #4]
 8003ce6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003cec:	f7ff ff42 	bl	8003b74 <__NVIC_GetPriorityGrouping>
 8003cf0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	68b9      	ldr	r1, [r7, #8]
 8003cf6:	6978      	ldr	r0, [r7, #20]
 8003cf8:	f7ff ff90 	bl	8003c1c <NVIC_EncodePriority>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d02:	4611      	mov	r1, r2
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7ff ff5f 	bl	8003bc8 <__NVIC_SetPriority>
}
 8003d0a:	bf00      	nop
 8003d0c:	3718      	adds	r7, #24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b082      	sub	sp, #8
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	4603      	mov	r3, r0
 8003d1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff ff35 	bl	8003b90 <__NVIC_EnableIRQ>
}
 8003d26:	bf00      	nop
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b082      	sub	sp, #8
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7ff ffa2 	bl	8003c80 <SysTick_Config>
 8003d3c:	4603      	mov	r3, r0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3708      	adds	r7, #8
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
	...

08003d48 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b04      	cmp	r3, #4
 8003d54:	d106      	bne.n	8003d64 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003d56:	4b09      	ldr	r3, [pc, #36]	@ (8003d7c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a08      	ldr	r2, [pc, #32]	@ (8003d7c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003d5c:	f043 0304 	orr.w	r3, r3, #4
 8003d60:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003d62:	e005      	b.n	8003d70 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003d64:	4b05      	ldr	r3, [pc, #20]	@ (8003d7c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a04      	ldr	r2, [pc, #16]	@ (8003d7c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003d6a:	f023 0304 	bic.w	r3, r3, #4
 8003d6e:	6013      	str	r3, [r2, #0]
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bc80      	pop	{r7}
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	e000e010 	.word	0xe000e010

08003d80 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003d84:	f000 f802 	bl	8003d8c <HAL_SYSTICK_Callback>
}
 8003d88:	bf00      	nop
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003d90:	bf00      	nop
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc80      	pop	{r7}
 8003d96:	4770      	bx	lr

08003d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b08b      	sub	sp, #44	@ 0x2c
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003da2:	2300      	movs	r3, #0
 8003da4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003da6:	2300      	movs	r3, #0
 8003da8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003daa:	e169      	b.n	8004080 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003dac:	2201      	movs	r2, #1
 8003dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	69fa      	ldr	r2, [r7, #28]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	f040 8158 	bne.w	800407a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	4a9a      	ldr	r2, [pc, #616]	@ (8004038 <HAL_GPIO_Init+0x2a0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d05e      	beq.n	8003e92 <HAL_GPIO_Init+0xfa>
 8003dd4:	4a98      	ldr	r2, [pc, #608]	@ (8004038 <HAL_GPIO_Init+0x2a0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d875      	bhi.n	8003ec6 <HAL_GPIO_Init+0x12e>
 8003dda:	4a98      	ldr	r2, [pc, #608]	@ (800403c <HAL_GPIO_Init+0x2a4>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d058      	beq.n	8003e92 <HAL_GPIO_Init+0xfa>
 8003de0:	4a96      	ldr	r2, [pc, #600]	@ (800403c <HAL_GPIO_Init+0x2a4>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d86f      	bhi.n	8003ec6 <HAL_GPIO_Init+0x12e>
 8003de6:	4a96      	ldr	r2, [pc, #600]	@ (8004040 <HAL_GPIO_Init+0x2a8>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d052      	beq.n	8003e92 <HAL_GPIO_Init+0xfa>
 8003dec:	4a94      	ldr	r2, [pc, #592]	@ (8004040 <HAL_GPIO_Init+0x2a8>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d869      	bhi.n	8003ec6 <HAL_GPIO_Init+0x12e>
 8003df2:	4a94      	ldr	r2, [pc, #592]	@ (8004044 <HAL_GPIO_Init+0x2ac>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d04c      	beq.n	8003e92 <HAL_GPIO_Init+0xfa>
 8003df8:	4a92      	ldr	r2, [pc, #584]	@ (8004044 <HAL_GPIO_Init+0x2ac>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d863      	bhi.n	8003ec6 <HAL_GPIO_Init+0x12e>
 8003dfe:	4a92      	ldr	r2, [pc, #584]	@ (8004048 <HAL_GPIO_Init+0x2b0>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d046      	beq.n	8003e92 <HAL_GPIO_Init+0xfa>
 8003e04:	4a90      	ldr	r2, [pc, #576]	@ (8004048 <HAL_GPIO_Init+0x2b0>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d85d      	bhi.n	8003ec6 <HAL_GPIO_Init+0x12e>
 8003e0a:	2b12      	cmp	r3, #18
 8003e0c:	d82a      	bhi.n	8003e64 <HAL_GPIO_Init+0xcc>
 8003e0e:	2b12      	cmp	r3, #18
 8003e10:	d859      	bhi.n	8003ec6 <HAL_GPIO_Init+0x12e>
 8003e12:	a201      	add	r2, pc, #4	@ (adr r2, 8003e18 <HAL_GPIO_Init+0x80>)
 8003e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e18:	08003e93 	.word	0x08003e93
 8003e1c:	08003e6d 	.word	0x08003e6d
 8003e20:	08003e7f 	.word	0x08003e7f
 8003e24:	08003ec1 	.word	0x08003ec1
 8003e28:	08003ec7 	.word	0x08003ec7
 8003e2c:	08003ec7 	.word	0x08003ec7
 8003e30:	08003ec7 	.word	0x08003ec7
 8003e34:	08003ec7 	.word	0x08003ec7
 8003e38:	08003ec7 	.word	0x08003ec7
 8003e3c:	08003ec7 	.word	0x08003ec7
 8003e40:	08003ec7 	.word	0x08003ec7
 8003e44:	08003ec7 	.word	0x08003ec7
 8003e48:	08003ec7 	.word	0x08003ec7
 8003e4c:	08003ec7 	.word	0x08003ec7
 8003e50:	08003ec7 	.word	0x08003ec7
 8003e54:	08003ec7 	.word	0x08003ec7
 8003e58:	08003ec7 	.word	0x08003ec7
 8003e5c:	08003e75 	.word	0x08003e75
 8003e60:	08003e89 	.word	0x08003e89
 8003e64:	4a79      	ldr	r2, [pc, #484]	@ (800404c <HAL_GPIO_Init+0x2b4>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d013      	beq.n	8003e92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003e6a:	e02c      	b.n	8003ec6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	623b      	str	r3, [r7, #32]
          break;
 8003e72:	e029      	b.n	8003ec8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	3304      	adds	r3, #4
 8003e7a:	623b      	str	r3, [r7, #32]
          break;
 8003e7c:	e024      	b.n	8003ec8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	3308      	adds	r3, #8
 8003e84:	623b      	str	r3, [r7, #32]
          break;
 8003e86:	e01f      	b.n	8003ec8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	330c      	adds	r3, #12
 8003e8e:	623b      	str	r3, [r7, #32]
          break;
 8003e90:	e01a      	b.n	8003ec8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d102      	bne.n	8003ea0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e9a:	2304      	movs	r3, #4
 8003e9c:	623b      	str	r3, [r7, #32]
          break;
 8003e9e:	e013      	b.n	8003ec8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d105      	bne.n	8003eb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ea8:	2308      	movs	r3, #8
 8003eaa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	69fa      	ldr	r2, [r7, #28]
 8003eb0:	611a      	str	r2, [r3, #16]
          break;
 8003eb2:	e009      	b.n	8003ec8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003eb4:	2308      	movs	r3, #8
 8003eb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	69fa      	ldr	r2, [r7, #28]
 8003ebc:	615a      	str	r2, [r3, #20]
          break;
 8003ebe:	e003      	b.n	8003ec8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	623b      	str	r3, [r7, #32]
          break;
 8003ec4:	e000      	b.n	8003ec8 <HAL_GPIO_Init+0x130>
          break;
 8003ec6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	2bff      	cmp	r3, #255	@ 0xff
 8003ecc:	d801      	bhi.n	8003ed2 <HAL_GPIO_Init+0x13a>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	e001      	b.n	8003ed6 <HAL_GPIO_Init+0x13e>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	3304      	adds	r3, #4
 8003ed6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	2bff      	cmp	r3, #255	@ 0xff
 8003edc:	d802      	bhi.n	8003ee4 <HAL_GPIO_Init+0x14c>
 8003ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	e002      	b.n	8003eea <HAL_GPIO_Init+0x152>
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee6:	3b08      	subs	r3, #8
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	210f      	movs	r1, #15
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	401a      	ands	r2, r3
 8003efc:	6a39      	ldr	r1, [r7, #32]
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	fa01 f303 	lsl.w	r3, r1, r3
 8003f04:	431a      	orrs	r2, r3
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 80b1 	beq.w	800407a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003f18:	4b4d      	ldr	r3, [pc, #308]	@ (8004050 <HAL_GPIO_Init+0x2b8>)
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	4a4c      	ldr	r2, [pc, #304]	@ (8004050 <HAL_GPIO_Init+0x2b8>)
 8003f1e:	f043 0301 	orr.w	r3, r3, #1
 8003f22:	6193      	str	r3, [r2, #24]
 8003f24:	4b4a      	ldr	r3, [pc, #296]	@ (8004050 <HAL_GPIO_Init+0x2b8>)
 8003f26:	699b      	ldr	r3, [r3, #24]
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	60bb      	str	r3, [r7, #8]
 8003f2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003f30:	4a48      	ldr	r2, [pc, #288]	@ (8004054 <HAL_GPIO_Init+0x2bc>)
 8003f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f34:	089b      	lsrs	r3, r3, #2
 8003f36:	3302      	adds	r3, #2
 8003f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f40:	f003 0303 	and.w	r3, r3, #3
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	220f      	movs	r2, #15
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	4013      	ands	r3, r2
 8003f52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a40      	ldr	r2, [pc, #256]	@ (8004058 <HAL_GPIO_Init+0x2c0>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d013      	beq.n	8003f84 <HAL_GPIO_Init+0x1ec>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a3f      	ldr	r2, [pc, #252]	@ (800405c <HAL_GPIO_Init+0x2c4>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d00d      	beq.n	8003f80 <HAL_GPIO_Init+0x1e8>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a3e      	ldr	r2, [pc, #248]	@ (8004060 <HAL_GPIO_Init+0x2c8>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d007      	beq.n	8003f7c <HAL_GPIO_Init+0x1e4>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a3d      	ldr	r2, [pc, #244]	@ (8004064 <HAL_GPIO_Init+0x2cc>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d101      	bne.n	8003f78 <HAL_GPIO_Init+0x1e0>
 8003f74:	2303      	movs	r3, #3
 8003f76:	e006      	b.n	8003f86 <HAL_GPIO_Init+0x1ee>
 8003f78:	2304      	movs	r3, #4
 8003f7a:	e004      	b.n	8003f86 <HAL_GPIO_Init+0x1ee>
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	e002      	b.n	8003f86 <HAL_GPIO_Init+0x1ee>
 8003f80:	2301      	movs	r3, #1
 8003f82:	e000      	b.n	8003f86 <HAL_GPIO_Init+0x1ee>
 8003f84:	2300      	movs	r3, #0
 8003f86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f88:	f002 0203 	and.w	r2, r2, #3
 8003f8c:	0092      	lsls	r2, r2, #2
 8003f8e:	4093      	lsls	r3, r2
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f96:	492f      	ldr	r1, [pc, #188]	@ (8004054 <HAL_GPIO_Init+0x2bc>)
 8003f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9a:	089b      	lsrs	r3, r3, #2
 8003f9c:	3302      	adds	r3, #2
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d006      	beq.n	8003fbe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003fb0:	4b2d      	ldr	r3, [pc, #180]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	492c      	ldr	r1, [pc, #176]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	608b      	str	r3, [r1, #8]
 8003fbc:	e006      	b.n	8003fcc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003fbe:	4b2a      	ldr	r3, [pc, #168]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8003fc0:	689a      	ldr	r2, [r3, #8]
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	43db      	mvns	r3, r3
 8003fc6:	4928      	ldr	r1, [pc, #160]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8003fc8:	4013      	ands	r3, r2
 8003fca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d006      	beq.n	8003fe6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003fd8:	4b23      	ldr	r3, [pc, #140]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8003fda:	68da      	ldr	r2, [r3, #12]
 8003fdc:	4922      	ldr	r1, [pc, #136]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	60cb      	str	r3, [r1, #12]
 8003fe4:	e006      	b.n	8003ff4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003fe6:	4b20      	ldr	r3, [pc, #128]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	43db      	mvns	r3, r3
 8003fee:	491e      	ldr	r1, [pc, #120]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d006      	beq.n	800400e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004000:	4b19      	ldr	r3, [pc, #100]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	4918      	ldr	r1, [pc, #96]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	4313      	orrs	r3, r2
 800400a:	604b      	str	r3, [r1, #4]
 800400c:	e006      	b.n	800401c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800400e:	4b16      	ldr	r3, [pc, #88]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	43db      	mvns	r3, r3
 8004016:	4914      	ldr	r1, [pc, #80]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 8004018:	4013      	ands	r3, r2
 800401a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d021      	beq.n	800406c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004028:	4b0f      	ldr	r3, [pc, #60]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	490e      	ldr	r1, [pc, #56]	@ (8004068 <HAL_GPIO_Init+0x2d0>)
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	4313      	orrs	r3, r2
 8004032:	600b      	str	r3, [r1, #0]
 8004034:	e021      	b.n	800407a <HAL_GPIO_Init+0x2e2>
 8004036:	bf00      	nop
 8004038:	10320000 	.word	0x10320000
 800403c:	10310000 	.word	0x10310000
 8004040:	10220000 	.word	0x10220000
 8004044:	10210000 	.word	0x10210000
 8004048:	10120000 	.word	0x10120000
 800404c:	10110000 	.word	0x10110000
 8004050:	40021000 	.word	0x40021000
 8004054:	40010000 	.word	0x40010000
 8004058:	40010800 	.word	0x40010800
 800405c:	40010c00 	.word	0x40010c00
 8004060:	40011000 	.word	0x40011000
 8004064:	40011400 	.word	0x40011400
 8004068:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800406c:	4b0b      	ldr	r3, [pc, #44]	@ (800409c <HAL_GPIO_Init+0x304>)
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	43db      	mvns	r3, r3
 8004074:	4909      	ldr	r1, [pc, #36]	@ (800409c <HAL_GPIO_Init+0x304>)
 8004076:	4013      	ands	r3, r2
 8004078:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800407a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407c:	3301      	adds	r3, #1
 800407e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004086:	fa22 f303 	lsr.w	r3, r2, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	f47f ae8e 	bne.w	8003dac <HAL_GPIO_Init+0x14>
  }
}
 8004090:	bf00      	nop
 8004092:	bf00      	nop
 8004094:	372c      	adds	r7, #44	@ 0x2c
 8004096:	46bd      	mov	sp, r7
 8004098:	bc80      	pop	{r7}
 800409a:	4770      	bx	lr
 800409c:	40010400 	.word	0x40010400

080040a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	460b      	mov	r3, r1
 80040aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689a      	ldr	r2, [r3, #8]
 80040b0:	887b      	ldrh	r3, [r7, #2]
 80040b2:	4013      	ands	r3, r2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040b8:	2301      	movs	r3, #1
 80040ba:	73fb      	strb	r3, [r7, #15]
 80040bc:	e001      	b.n	80040c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040be:	2300      	movs	r3, #0
 80040c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bc80      	pop	{r7}
 80040cc:	4770      	bx	lr

080040ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b083      	sub	sp, #12
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
 80040d6:	460b      	mov	r3, r1
 80040d8:	807b      	strh	r3, [r7, #2]
 80040da:	4613      	mov	r3, r2
 80040dc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040de:	787b      	ldrb	r3, [r7, #1]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040e4:	887a      	ldrh	r2, [r7, #2]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80040ea:	e003      	b.n	80040f4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80040ec:	887b      	ldrh	r3, [r7, #2]
 80040ee:	041a      	lsls	r2, r3, #16
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	611a      	str	r2, [r3, #16]
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bc80      	pop	{r7}
 80040fc:	4770      	bx	lr

080040fe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80040fe:	b480      	push	{r7}
 8004100:	b085      	sub	sp, #20
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
 8004106:	460b      	mov	r3, r1
 8004108:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004110:	887a      	ldrh	r2, [r7, #2]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	4013      	ands	r3, r2
 8004116:	041a      	lsls	r2, r3, #16
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	43d9      	mvns	r1, r3
 800411c:	887b      	ldrh	r3, [r7, #2]
 800411e:	400b      	ands	r3, r1
 8004120:	431a      	orrs	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	611a      	str	r2, [r3, #16]
}
 8004126:	bf00      	nop
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	bc80      	pop	{r7}
 800412e:	4770      	bx	lr

08004130 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800413a:	4b08      	ldr	r3, [pc, #32]	@ (800415c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800413c:	695a      	ldr	r2, [r3, #20]
 800413e:	88fb      	ldrh	r3, [r7, #6]
 8004140:	4013      	ands	r3, r2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d006      	beq.n	8004154 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004146:	4a05      	ldr	r2, [pc, #20]	@ (800415c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004148:	88fb      	ldrh	r3, [r7, #6]
 800414a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800414c:	88fb      	ldrh	r3, [r7, #6]
 800414e:	4618      	mov	r0, r3
 8004150:	f7fd fcf2 	bl	8001b38 <HAL_GPIO_EXTI_Callback>
  }
}
 8004154:	bf00      	nop
 8004156:	3708      	adds	r7, #8
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40010400 	.word	0x40010400

08004160 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e12b      	b.n	80043ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d106      	bne.n	800418c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f7fe f8c6 	bl	8002318 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2224      	movs	r2, #36	@ 0x24
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0201 	bic.w	r2, r2, #1
 80041a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041c4:	f001 f832 	bl	800522c <HAL_RCC_GetPCLK1Freq>
 80041c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	4a81      	ldr	r2, [pc, #516]	@ (80043d4 <HAL_I2C_Init+0x274>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d807      	bhi.n	80041e4 <HAL_I2C_Init+0x84>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	4a80      	ldr	r2, [pc, #512]	@ (80043d8 <HAL_I2C_Init+0x278>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	bf94      	ite	ls
 80041dc:	2301      	movls	r3, #1
 80041de:	2300      	movhi	r3, #0
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	e006      	b.n	80041f2 <HAL_I2C_Init+0x92>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4a7d      	ldr	r2, [pc, #500]	@ (80043dc <HAL_I2C_Init+0x27c>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	bf94      	ite	ls
 80041ec:	2301      	movls	r3, #1
 80041ee:	2300      	movhi	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e0e7      	b.n	80043ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	4a78      	ldr	r2, [pc, #480]	@ (80043e0 <HAL_I2C_Init+0x280>)
 80041fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004202:	0c9b      	lsrs	r3, r3, #18
 8004204:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68ba      	ldr	r2, [r7, #8]
 8004216:	430a      	orrs	r2, r1
 8004218:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	4a6a      	ldr	r2, [pc, #424]	@ (80043d4 <HAL_I2C_Init+0x274>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d802      	bhi.n	8004234 <HAL_I2C_Init+0xd4>
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	3301      	adds	r3, #1
 8004232:	e009      	b.n	8004248 <HAL_I2C_Init+0xe8>
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800423a:	fb02 f303 	mul.w	r3, r2, r3
 800423e:	4a69      	ldr	r2, [pc, #420]	@ (80043e4 <HAL_I2C_Init+0x284>)
 8004240:	fba2 2303 	umull	r2, r3, r2, r3
 8004244:	099b      	lsrs	r3, r3, #6
 8004246:	3301      	adds	r3, #1
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	430b      	orrs	r3, r1
 800424e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800425a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	495c      	ldr	r1, [pc, #368]	@ (80043d4 <HAL_I2C_Init+0x274>)
 8004264:	428b      	cmp	r3, r1
 8004266:	d819      	bhi.n	800429c <HAL_I2C_Init+0x13c>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	1e59      	subs	r1, r3, #1
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	fbb1 f3f3 	udiv	r3, r1, r3
 8004276:	1c59      	adds	r1, r3, #1
 8004278:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800427c:	400b      	ands	r3, r1
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00a      	beq.n	8004298 <HAL_I2C_Init+0x138>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	1e59      	subs	r1, r3, #1
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004290:	3301      	adds	r3, #1
 8004292:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004296:	e051      	b.n	800433c <HAL_I2C_Init+0x1dc>
 8004298:	2304      	movs	r3, #4
 800429a:	e04f      	b.n	800433c <HAL_I2C_Init+0x1dc>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d111      	bne.n	80042c8 <HAL_I2C_Init+0x168>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	1e58      	subs	r0, r3, #1
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6859      	ldr	r1, [r3, #4]
 80042ac:	460b      	mov	r3, r1
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	440b      	add	r3, r1
 80042b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80042b6:	3301      	adds	r3, #1
 80042b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042bc:	2b00      	cmp	r3, #0
 80042be:	bf0c      	ite	eq
 80042c0:	2301      	moveq	r3, #1
 80042c2:	2300      	movne	r3, #0
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	e012      	b.n	80042ee <HAL_I2C_Init+0x18e>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	1e58      	subs	r0, r3, #1
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6859      	ldr	r1, [r3, #4]
 80042d0:	460b      	mov	r3, r1
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	0099      	lsls	r1, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	fbb0 f3f3 	udiv	r3, r0, r3
 80042de:	3301      	adds	r3, #1
 80042e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	bf0c      	ite	eq
 80042e8:	2301      	moveq	r3, #1
 80042ea:	2300      	movne	r3, #0
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <HAL_I2C_Init+0x196>
 80042f2:	2301      	movs	r3, #1
 80042f4:	e022      	b.n	800433c <HAL_I2C_Init+0x1dc>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10e      	bne.n	800431c <HAL_I2C_Init+0x1bc>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	1e58      	subs	r0, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6859      	ldr	r1, [r3, #4]
 8004306:	460b      	mov	r3, r1
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	440b      	add	r3, r1
 800430c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004310:	3301      	adds	r3, #1
 8004312:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004316:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800431a:	e00f      	b.n	800433c <HAL_I2C_Init+0x1dc>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	1e58      	subs	r0, r3, #1
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6859      	ldr	r1, [r3, #4]
 8004324:	460b      	mov	r3, r1
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	440b      	add	r3, r1
 800432a:	0099      	lsls	r1, r3, #2
 800432c:	440b      	add	r3, r1
 800432e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004332:	3301      	adds	r3, #1
 8004334:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004338:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	6809      	ldr	r1, [r1, #0]
 8004340:	4313      	orrs	r3, r2
 8004342:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	69da      	ldr	r2, [r3, #28]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	431a      	orrs	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	430a      	orrs	r2, r1
 800435e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800436a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	6911      	ldr	r1, [r2, #16]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	68d2      	ldr	r2, [r2, #12]
 8004376:	4311      	orrs	r1, r2
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	6812      	ldr	r2, [r2, #0]
 800437c:	430b      	orrs	r3, r1
 800437e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	695a      	ldr	r2, [r3, #20]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	431a      	orrs	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f042 0201 	orr.w	r2, r2, #1
 80043aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2220      	movs	r2, #32
 80043b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	000186a0 	.word	0x000186a0
 80043d8:	001e847f 	.word	0x001e847f
 80043dc:	003d08ff 	.word	0x003d08ff
 80043e0:	431bde83 	.word	0x431bde83
 80043e4:	10624dd3 	.word	0x10624dd3

080043e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b088      	sub	sp, #32
 80043ec:	af02      	add	r7, sp, #8
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	607a      	str	r2, [r7, #4]
 80043f2:	461a      	mov	r2, r3
 80043f4:	460b      	mov	r3, r1
 80043f6:	817b      	strh	r3, [r7, #10]
 80043f8:	4613      	mov	r3, r2
 80043fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043fc:	f7fe fd1e 	bl	8002e3c <HAL_GetTick>
 8004400:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b20      	cmp	r3, #32
 800440c:	f040 80e0 	bne.w	80045d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	9300      	str	r3, [sp, #0]
 8004414:	2319      	movs	r3, #25
 8004416:	2201      	movs	r2, #1
 8004418:	4970      	ldr	r1, [pc, #448]	@ (80045dc <HAL_I2C_Master_Transmit+0x1f4>)
 800441a:	68f8      	ldr	r0, [r7, #12]
 800441c:	f000 f964 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004426:	2302      	movs	r3, #2
 8004428:	e0d3      	b.n	80045d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004430:	2b01      	cmp	r3, #1
 8004432:	d101      	bne.n	8004438 <HAL_I2C_Master_Transmit+0x50>
 8004434:	2302      	movs	r3, #2
 8004436:	e0cc      	b.n	80045d2 <HAL_I2C_Master_Transmit+0x1ea>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b01      	cmp	r3, #1
 800444c:	d007      	beq.n	800445e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f042 0201 	orr.w	r2, r2, #1
 800445c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800446c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2221      	movs	r2, #33	@ 0x21
 8004472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2210      	movs	r2, #16
 800447a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	893a      	ldrh	r2, [r7, #8]
 800448e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004494:	b29a      	uxth	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	4a50      	ldr	r2, [pc, #320]	@ (80045e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800449e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80044a0:	8979      	ldrh	r1, [r7, #10]
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	6a3a      	ldr	r2, [r7, #32]
 80044a6:	68f8      	ldr	r0, [r7, #12]
 80044a8:	f000 f89c 	bl	80045e4 <I2C_MasterRequestWrite>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e08d      	b.n	80045d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044b6:	2300      	movs	r3, #0
 80044b8:	613b      	str	r3, [r7, #16]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	695b      	ldr	r3, [r3, #20]
 80044c0:	613b      	str	r3, [r7, #16]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	613b      	str	r3, [r7, #16]
 80044ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80044cc:	e066      	b.n	800459c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	6a39      	ldr	r1, [r7, #32]
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 fa22 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00d      	beq.n	80044fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	d107      	bne.n	80044f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e06b      	b.n	80045d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fe:	781a      	ldrb	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450a:	1c5a      	adds	r2, r3, #1
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004514:	b29b      	uxth	r3, r3
 8004516:	3b01      	subs	r3, #1
 8004518:	b29a      	uxth	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004522:	3b01      	subs	r3, #1
 8004524:	b29a      	uxth	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	f003 0304 	and.w	r3, r3, #4
 8004534:	2b04      	cmp	r3, #4
 8004536:	d11b      	bne.n	8004570 <HAL_I2C_Master_Transmit+0x188>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800453c:	2b00      	cmp	r3, #0
 800453e:	d017      	beq.n	8004570 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004544:	781a      	ldrb	r2, [r3, #0]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004550:	1c5a      	adds	r2, r3, #1
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455a:	b29b      	uxth	r3, r3
 800455c:	3b01      	subs	r3, #1
 800455e:	b29a      	uxth	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004568:	3b01      	subs	r3, #1
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	6a39      	ldr	r1, [r7, #32]
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 fa19 	bl	80049ac <I2C_WaitOnBTFFlagUntilTimeout>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00d      	beq.n	800459c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004584:	2b04      	cmp	r3, #4
 8004586:	d107      	bne.n	8004598 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004596:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e01a      	b.n	80045d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d194      	bne.n	80044ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2220      	movs	r2, #32
 80045b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045cc:	2300      	movs	r3, #0
 80045ce:	e000      	b.n	80045d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80045d0:	2302      	movs	r3, #2
  }
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3718      	adds	r7, #24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	00100002 	.word	0x00100002
 80045e0:	ffff0000 	.word	0xffff0000

080045e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b088      	sub	sp, #32
 80045e8:	af02      	add	r7, sp, #8
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	607a      	str	r2, [r7, #4]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	460b      	mov	r3, r1
 80045f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2b08      	cmp	r3, #8
 80045fe:	d006      	beq.n	800460e <I2C_MasterRequestWrite+0x2a>
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d003      	beq.n	800460e <I2C_MasterRequestWrite+0x2a>
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800460c:	d108      	bne.n	8004620 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	e00b      	b.n	8004638 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004624:	2b12      	cmp	r3, #18
 8004626:	d107      	bne.n	8004638 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004636:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	9300      	str	r3, [sp, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 f84f 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00d      	beq.n	800466c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800465a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800465e:	d103      	bne.n	8004668 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004666:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e035      	b.n	80046d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	691b      	ldr	r3, [r3, #16]
 8004670:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004674:	d108      	bne.n	8004688 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004676:	897b      	ldrh	r3, [r7, #10]
 8004678:	b2db      	uxtb	r3, r3
 800467a:	461a      	mov	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004684:	611a      	str	r2, [r3, #16]
 8004686:	e01b      	b.n	80046c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004688:	897b      	ldrh	r3, [r7, #10]
 800468a:	11db      	asrs	r3, r3, #7
 800468c:	b2db      	uxtb	r3, r3
 800468e:	f003 0306 	and.w	r3, r3, #6
 8004692:	b2db      	uxtb	r3, r3
 8004694:	f063 030f 	orn	r3, r3, #15
 8004698:	b2da      	uxtb	r2, r3
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	490e      	ldr	r1, [pc, #56]	@ (80046e0 <I2C_MasterRequestWrite+0xfc>)
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f898 	bl	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e010      	b.n	80046d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80046b6:	897b      	ldrh	r3, [r7, #10]
 80046b8:	b2da      	uxtb	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	4907      	ldr	r1, [pc, #28]	@ (80046e4 <I2C_MasterRequestWrite+0x100>)
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 f888 	bl	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e000      	b.n	80046d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3718      	adds	r7, #24
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	00010008 	.word	0x00010008
 80046e4:	00010002 	.word	0x00010002

080046e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	4613      	mov	r3, r2
 80046f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046f8:	e048      	b.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004700:	d044      	beq.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004702:	f7fe fb9b 	bl	8002e3c <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d302      	bcc.n	8004718 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d139      	bne.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	0c1b      	lsrs	r3, r3, #16
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b01      	cmp	r3, #1
 8004720:	d10d      	bne.n	800473e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	43da      	mvns	r2, r3
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4013      	ands	r3, r2
 800472e:	b29b      	uxth	r3, r3
 8004730:	2b00      	cmp	r3, #0
 8004732:	bf0c      	ite	eq
 8004734:	2301      	moveq	r3, #1
 8004736:	2300      	movne	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	461a      	mov	r2, r3
 800473c:	e00c      	b.n	8004758 <I2C_WaitOnFlagUntilTimeout+0x70>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	43da      	mvns	r2, r3
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	4013      	ands	r3, r2
 800474a:	b29b      	uxth	r3, r3
 800474c:	2b00      	cmp	r3, #0
 800474e:	bf0c      	ite	eq
 8004750:	2301      	moveq	r3, #1
 8004752:	2300      	movne	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	461a      	mov	r2, r3
 8004758:	79fb      	ldrb	r3, [r7, #7]
 800475a:	429a      	cmp	r2, r3
 800475c:	d116      	bne.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2220      	movs	r2, #32
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004778:	f043 0220 	orr.w	r2, r3, #32
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e023      	b.n	80047d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	0c1b      	lsrs	r3, r3, #16
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b01      	cmp	r3, #1
 8004794:	d10d      	bne.n	80047b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	43da      	mvns	r2, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	4013      	ands	r3, r2
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bf0c      	ite	eq
 80047a8:	2301      	moveq	r3, #1
 80047aa:	2300      	movne	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	461a      	mov	r2, r3
 80047b0:	e00c      	b.n	80047cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	43da      	mvns	r2, r3
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	4013      	ands	r3, r2
 80047be:	b29b      	uxth	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	bf0c      	ite	eq
 80047c4:	2301      	moveq	r3, #1
 80047c6:	2300      	movne	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	461a      	mov	r2, r3
 80047cc:	79fb      	ldrb	r3, [r7, #7]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d093      	beq.n	80046fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
 80047e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047ea:	e071      	b.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047fa:	d123      	bne.n	8004844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800480a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004814:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2220      	movs	r2, #32
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004830:	f043 0204 	orr.w	r2, r3, #4
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e067      	b.n	8004914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484a:	d041      	beq.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800484c:	f7fe faf6 	bl	8002e3c <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	429a      	cmp	r2, r3
 800485a:	d302      	bcc.n	8004862 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d136      	bne.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	0c1b      	lsrs	r3, r3, #16
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b01      	cmp	r3, #1
 800486a:	d10c      	bne.n	8004886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	43da      	mvns	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4013      	ands	r3, r2
 8004878:	b29b      	uxth	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	bf14      	ite	ne
 800487e:	2301      	movne	r3, #1
 8004880:	2300      	moveq	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	e00b      	b.n	800489e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	43da      	mvns	r2, r3
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	4013      	ands	r3, r2
 8004892:	b29b      	uxth	r3, r3
 8004894:	2b00      	cmp	r3, #0
 8004896:	bf14      	ite	ne
 8004898:	2301      	movne	r3, #1
 800489a:	2300      	moveq	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d016      	beq.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048bc:	f043 0220 	orr.w	r2, r3, #32
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e021      	b.n	8004914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	0c1b      	lsrs	r3, r3, #16
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d10c      	bne.n	80048f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	43da      	mvns	r2, r3
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	4013      	ands	r3, r2
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	bf14      	ite	ne
 80048ec:	2301      	movne	r3, #1
 80048ee:	2300      	moveq	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	e00b      	b.n	800490c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	43da      	mvns	r2, r3
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	4013      	ands	r3, r2
 8004900:	b29b      	uxth	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	bf14      	ite	ne
 8004906:	2301      	movne	r3, #1
 8004908:	2300      	moveq	r3, #0
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	f47f af6d 	bne.w	80047ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004928:	e034      	b.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	f000 f886 	bl	8004a3c <I2C_IsAcknowledgeFailed>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e034      	b.n	80049a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004940:	d028      	beq.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004942:	f7fe fa7b 	bl	8002e3c <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	429a      	cmp	r2, r3
 8004950:	d302      	bcc.n	8004958 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d11d      	bne.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004962:	2b80      	cmp	r3, #128	@ 0x80
 8004964:	d016      	beq.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2220      	movs	r2, #32
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004980:	f043 0220 	orr.w	r2, r3, #32
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e007      	b.n	80049a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800499e:	2b80      	cmp	r3, #128	@ 0x80
 80049a0:	d1c3      	bne.n	800492a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049b8:	e034      	b.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f000 f83e 	bl	8004a3c <I2C_IsAcknowledgeFailed>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e034      	b.n	8004a34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d0:	d028      	beq.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049d2:	f7fe fa33 	bl	8002e3c <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	68ba      	ldr	r2, [r7, #8]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d302      	bcc.n	80049e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d11d      	bne.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d016      	beq.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2220      	movs	r2, #32
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a10:	f043 0220 	orr.w	r2, r3, #32
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e007      	b.n	8004a34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f003 0304 	and.w	r3, r3, #4
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d1c3      	bne.n	80049ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a52:	d11b      	bne.n	8004a8c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a5c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a78:	f043 0204 	orr.w	r2, r3, #4
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e000      	b.n	8004a8e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bc80      	pop	{r7}
 8004a96:	4770      	bx	lr

08004a98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b086      	sub	sp, #24
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e272      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f000 8087 	beq.w	8004bc6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ab8:	4b92      	ldr	r3, [pc, #584]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f003 030c 	and.w	r3, r3, #12
 8004ac0:	2b04      	cmp	r3, #4
 8004ac2:	d00c      	beq.n	8004ade <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ac4:	4b8f      	ldr	r3, [pc, #572]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f003 030c 	and.w	r3, r3, #12
 8004acc:	2b08      	cmp	r3, #8
 8004ace:	d112      	bne.n	8004af6 <HAL_RCC_OscConfig+0x5e>
 8004ad0:	4b8c      	ldr	r3, [pc, #560]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004adc:	d10b      	bne.n	8004af6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ade:	4b89      	ldr	r3, [pc, #548]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d06c      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x12c>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d168      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e24c      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004afe:	d106      	bne.n	8004b0e <HAL_RCC_OscConfig+0x76>
 8004b00:	4b80      	ldr	r3, [pc, #512]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a7f      	ldr	r2, [pc, #508]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b0a:	6013      	str	r3, [r2, #0]
 8004b0c:	e02e      	b.n	8004b6c <HAL_RCC_OscConfig+0xd4>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d10c      	bne.n	8004b30 <HAL_RCC_OscConfig+0x98>
 8004b16:	4b7b      	ldr	r3, [pc, #492]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a7a      	ldr	r2, [pc, #488]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b20:	6013      	str	r3, [r2, #0]
 8004b22:	4b78      	ldr	r3, [pc, #480]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a77      	ldr	r2, [pc, #476]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b28:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b2c:	6013      	str	r3, [r2, #0]
 8004b2e:	e01d      	b.n	8004b6c <HAL_RCC_OscConfig+0xd4>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b38:	d10c      	bne.n	8004b54 <HAL_RCC_OscConfig+0xbc>
 8004b3a:	4b72      	ldr	r3, [pc, #456]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a71      	ldr	r2, [pc, #452]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	4b6f      	ldr	r3, [pc, #444]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a6e      	ldr	r2, [pc, #440]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b50:	6013      	str	r3, [r2, #0]
 8004b52:	e00b      	b.n	8004b6c <HAL_RCC_OscConfig+0xd4>
 8004b54:	4b6b      	ldr	r3, [pc, #428]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a6a      	ldr	r2, [pc, #424]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b5e:	6013      	str	r3, [r2, #0]
 8004b60:	4b68      	ldr	r3, [pc, #416]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a67      	ldr	r2, [pc, #412]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d013      	beq.n	8004b9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b74:	f7fe f962 	bl	8002e3c <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b7a:	e008      	b.n	8004b8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b7c:	f7fe f95e 	bl	8002e3c <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b64      	cmp	r3, #100	@ 0x64
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e200      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b8e:	4b5d      	ldr	r3, [pc, #372]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0f0      	beq.n	8004b7c <HAL_RCC_OscConfig+0xe4>
 8004b9a:	e014      	b.n	8004bc6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b9c:	f7fe f94e 	bl	8002e3c <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ba2:	e008      	b.n	8004bb6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ba4:	f7fe f94a 	bl	8002e3c <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b64      	cmp	r3, #100	@ 0x64
 8004bb0:	d901      	bls.n	8004bb6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e1ec      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bb6:	4b53      	ldr	r3, [pc, #332]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d1f0      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x10c>
 8004bc2:	e000      	b.n	8004bc6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d063      	beq.n	8004c9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bd2:	4b4c      	ldr	r3, [pc, #304]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f003 030c 	and.w	r3, r3, #12
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00b      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004bde:	4b49      	ldr	r3, [pc, #292]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	f003 030c 	and.w	r3, r3, #12
 8004be6:	2b08      	cmp	r3, #8
 8004be8:	d11c      	bne.n	8004c24 <HAL_RCC_OscConfig+0x18c>
 8004bea:	4b46      	ldr	r3, [pc, #280]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d116      	bne.n	8004c24 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bf6:	4b43      	ldr	r3, [pc, #268]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d005      	beq.n	8004c0e <HAL_RCC_OscConfig+0x176>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d001      	beq.n	8004c0e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e1c0      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c0e:	4b3d      	ldr	r3, [pc, #244]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	4939      	ldr	r1, [pc, #228]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c22:	e03a      	b.n	8004c9a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d020      	beq.n	8004c6e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c2c:	4b36      	ldr	r3, [pc, #216]	@ (8004d08 <HAL_RCC_OscConfig+0x270>)
 8004c2e:	2201      	movs	r2, #1
 8004c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c32:	f7fe f903 	bl	8002e3c <HAL_GetTick>
 8004c36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c38:	e008      	b.n	8004c4c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c3a:	f7fe f8ff 	bl	8002e3c <HAL_GetTick>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d901      	bls.n	8004c4c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e1a1      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d0f0      	beq.n	8004c3a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c58:	4b2a      	ldr	r3, [pc, #168]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	00db      	lsls	r3, r3, #3
 8004c66:	4927      	ldr	r1, [pc, #156]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	600b      	str	r3, [r1, #0]
 8004c6c:	e015      	b.n	8004c9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c6e:	4b26      	ldr	r3, [pc, #152]	@ (8004d08 <HAL_RCC_OscConfig+0x270>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c74:	f7fe f8e2 	bl	8002e3c <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c7c:	f7fe f8de 	bl	8002e3c <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e180      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1f0      	bne.n	8004c7c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0308 	and.w	r3, r3, #8
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d03a      	beq.n	8004d1c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	699b      	ldr	r3, [r3, #24]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d019      	beq.n	8004ce2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cae:	4b17      	ldr	r3, [pc, #92]	@ (8004d0c <HAL_RCC_OscConfig+0x274>)
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cb4:	f7fe f8c2 	bl	8002e3c <HAL_GetTick>
 8004cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cba:	e008      	b.n	8004cce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cbc:	f7fe f8be 	bl	8002e3c <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e160      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cce:	4b0d      	ldr	r3, [pc, #52]	@ (8004d04 <HAL_RCC_OscConfig+0x26c>)
 8004cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd2:	f003 0302 	and.w	r3, r3, #2
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0f0      	beq.n	8004cbc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004cda:	2001      	movs	r0, #1
 8004cdc:	f000 faba 	bl	8005254 <RCC_Delay>
 8004ce0:	e01c      	b.n	8004d1c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8004d0c <HAL_RCC_OscConfig+0x274>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ce8:	f7fe f8a8 	bl	8002e3c <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cee:	e00f      	b.n	8004d10 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cf0:	f7fe f8a4 	bl	8002e3c <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d908      	bls.n	8004d10 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e146      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
 8004d02:	bf00      	nop
 8004d04:	40021000 	.word	0x40021000
 8004d08:	42420000 	.word	0x42420000
 8004d0c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d10:	4b92      	ldr	r3, [pc, #584]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d14:	f003 0302 	and.w	r3, r3, #2
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1e9      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f000 80a6 	beq.w	8004e76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d2e:	4b8b      	ldr	r3, [pc, #556]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004d30:	69db      	ldr	r3, [r3, #28]
 8004d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10d      	bne.n	8004d56 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d3a:	4b88      	ldr	r3, [pc, #544]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004d3c:	69db      	ldr	r3, [r3, #28]
 8004d3e:	4a87      	ldr	r2, [pc, #540]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d44:	61d3      	str	r3, [r2, #28]
 8004d46:	4b85      	ldr	r3, [pc, #532]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004d48:	69db      	ldr	r3, [r3, #28]
 8004d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d4e:	60bb      	str	r3, [r7, #8]
 8004d50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d52:	2301      	movs	r3, #1
 8004d54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d56:	4b82      	ldr	r3, [pc, #520]	@ (8004f60 <HAL_RCC_OscConfig+0x4c8>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d118      	bne.n	8004d94 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d62:	4b7f      	ldr	r3, [pc, #508]	@ (8004f60 <HAL_RCC_OscConfig+0x4c8>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a7e      	ldr	r2, [pc, #504]	@ (8004f60 <HAL_RCC_OscConfig+0x4c8>)
 8004d68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d6e:	f7fe f865 	bl	8002e3c <HAL_GetTick>
 8004d72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d74:	e008      	b.n	8004d88 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d76:	f7fe f861 	bl	8002e3c <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b64      	cmp	r3, #100	@ 0x64
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e103      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d88:	4b75      	ldr	r3, [pc, #468]	@ (8004f60 <HAL_RCC_OscConfig+0x4c8>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0f0      	beq.n	8004d76 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d106      	bne.n	8004daa <HAL_RCC_OscConfig+0x312>
 8004d9c:	4b6f      	ldr	r3, [pc, #444]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	4a6e      	ldr	r2, [pc, #440]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004da2:	f043 0301 	orr.w	r3, r3, #1
 8004da6:	6213      	str	r3, [r2, #32]
 8004da8:	e02d      	b.n	8004e06 <HAL_RCC_OscConfig+0x36e>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10c      	bne.n	8004dcc <HAL_RCC_OscConfig+0x334>
 8004db2:	4b6a      	ldr	r3, [pc, #424]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	4a69      	ldr	r2, [pc, #420]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004db8:	f023 0301 	bic.w	r3, r3, #1
 8004dbc:	6213      	str	r3, [r2, #32]
 8004dbe:	4b67      	ldr	r3, [pc, #412]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	4a66      	ldr	r2, [pc, #408]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004dc4:	f023 0304 	bic.w	r3, r3, #4
 8004dc8:	6213      	str	r3, [r2, #32]
 8004dca:	e01c      	b.n	8004e06 <HAL_RCC_OscConfig+0x36e>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	2b05      	cmp	r3, #5
 8004dd2:	d10c      	bne.n	8004dee <HAL_RCC_OscConfig+0x356>
 8004dd4:	4b61      	ldr	r3, [pc, #388]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004dd6:	6a1b      	ldr	r3, [r3, #32]
 8004dd8:	4a60      	ldr	r2, [pc, #384]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004dda:	f043 0304 	orr.w	r3, r3, #4
 8004dde:	6213      	str	r3, [r2, #32]
 8004de0:	4b5e      	ldr	r3, [pc, #376]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	4a5d      	ldr	r2, [pc, #372]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004de6:	f043 0301 	orr.w	r3, r3, #1
 8004dea:	6213      	str	r3, [r2, #32]
 8004dec:	e00b      	b.n	8004e06 <HAL_RCC_OscConfig+0x36e>
 8004dee:	4b5b      	ldr	r3, [pc, #364]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	4a5a      	ldr	r2, [pc, #360]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004df4:	f023 0301 	bic.w	r3, r3, #1
 8004df8:	6213      	str	r3, [r2, #32]
 8004dfa:	4b58      	ldr	r3, [pc, #352]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	4a57      	ldr	r2, [pc, #348]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004e00:	f023 0304 	bic.w	r3, r3, #4
 8004e04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d015      	beq.n	8004e3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e0e:	f7fe f815 	bl	8002e3c <HAL_GetTick>
 8004e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e14:	e00a      	b.n	8004e2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e16:	f7fe f811 	bl	8002e3c <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e0b1      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2c:	4b4b      	ldr	r3, [pc, #300]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0ee      	beq.n	8004e16 <HAL_RCC_OscConfig+0x37e>
 8004e38:	e014      	b.n	8004e64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e3a:	f7fd ffff 	bl	8002e3c <HAL_GetTick>
 8004e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e40:	e00a      	b.n	8004e58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e42:	f7fd fffb 	bl	8002e3c <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d901      	bls.n	8004e58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e09b      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e58:	4b40      	ldr	r3, [pc, #256]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	f003 0302 	and.w	r3, r3, #2
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d1ee      	bne.n	8004e42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e64:	7dfb      	ldrb	r3, [r7, #23]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d105      	bne.n	8004e76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e6a:	4b3c      	ldr	r3, [pc, #240]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004e6c:	69db      	ldr	r3, [r3, #28]
 8004e6e:	4a3b      	ldr	r2, [pc, #236]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004e70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	69db      	ldr	r3, [r3, #28]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	f000 8087 	beq.w	8004f8e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e80:	4b36      	ldr	r3, [pc, #216]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f003 030c 	and.w	r3, r3, #12
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	d061      	beq.n	8004f50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	69db      	ldr	r3, [r3, #28]
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d146      	bne.n	8004f22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e94:	4b33      	ldr	r3, [pc, #204]	@ (8004f64 <HAL_RCC_OscConfig+0x4cc>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9a:	f7fd ffcf 	bl	8002e3c <HAL_GetTick>
 8004e9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ea0:	e008      	b.n	8004eb4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ea2:	f7fd ffcb 	bl	8002e3c <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e06d      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004eb4:	4b29      	ldr	r3, [pc, #164]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1f0      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a1b      	ldr	r3, [r3, #32]
 8004ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ec8:	d108      	bne.n	8004edc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004eca:	4b24      	ldr	r3, [pc, #144]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	4921      	ldr	r1, [pc, #132]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004edc:	4b1f      	ldr	r3, [pc, #124]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a19      	ldr	r1, [r3, #32]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eec:	430b      	orrs	r3, r1
 8004eee:	491b      	ldr	r1, [pc, #108]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8004f64 <HAL_RCC_OscConfig+0x4cc>)
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004efa:	f7fd ff9f 	bl	8002e3c <HAL_GetTick>
 8004efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f00:	e008      	b.n	8004f14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f02:	f7fd ff9b 	bl	8002e3c <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e03d      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f14:	4b11      	ldr	r3, [pc, #68]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0f0      	beq.n	8004f02 <HAL_RCC_OscConfig+0x46a>
 8004f20:	e035      	b.n	8004f8e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f22:	4b10      	ldr	r3, [pc, #64]	@ (8004f64 <HAL_RCC_OscConfig+0x4cc>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f28:	f7fd ff88 	bl	8002e3c <HAL_GetTick>
 8004f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f2e:	e008      	b.n	8004f42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f30:	f7fd ff84 	bl	8002e3c <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e026      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f42:	4b06      	ldr	r3, [pc, #24]	@ (8004f5c <HAL_RCC_OscConfig+0x4c4>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1f0      	bne.n	8004f30 <HAL_RCC_OscConfig+0x498>
 8004f4e:	e01e      	b.n	8004f8e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d107      	bne.n	8004f68 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e019      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
 8004f5c:	40021000 	.word	0x40021000
 8004f60:	40007000 	.word	0x40007000
 8004f64:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f68:	4b0b      	ldr	r3, [pc, #44]	@ (8004f98 <HAL_RCC_OscConfig+0x500>)
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d106      	bne.n	8004f8a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d001      	beq.n	8004f8e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e000      	b.n	8004f90 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3718      	adds	r7, #24
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	40021000 	.word	0x40021000

08004f9c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d101      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e0d0      	b.n	8005152 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fb0:	4b6a      	ldr	r3, [pc, #424]	@ (800515c <HAL_RCC_ClockConfig+0x1c0>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0307 	and.w	r3, r3, #7
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d910      	bls.n	8004fe0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fbe:	4b67      	ldr	r3, [pc, #412]	@ (800515c <HAL_RCC_ClockConfig+0x1c0>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f023 0207 	bic.w	r2, r3, #7
 8004fc6:	4965      	ldr	r1, [pc, #404]	@ (800515c <HAL_RCC_ClockConfig+0x1c0>)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fce:	4b63      	ldr	r3, [pc, #396]	@ (800515c <HAL_RCC_ClockConfig+0x1c0>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0307 	and.w	r3, r3, #7
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d001      	beq.n	8004fe0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e0b8      	b.n	8005152 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d020      	beq.n	800502e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0304 	and.w	r3, r3, #4
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d005      	beq.n	8005004 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ff8:	4b59      	ldr	r3, [pc, #356]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	4a58      	ldr	r2, [pc, #352]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8004ffe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005002:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0308 	and.w	r3, r3, #8
 800500c:	2b00      	cmp	r3, #0
 800500e:	d005      	beq.n	800501c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005010:	4b53      	ldr	r3, [pc, #332]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	4a52      	ldr	r2, [pc, #328]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8005016:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800501a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800501c:	4b50      	ldr	r3, [pc, #320]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	494d      	ldr	r1, [pc, #308]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 800502a:	4313      	orrs	r3, r2
 800502c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d040      	beq.n	80050bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d107      	bne.n	8005052 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005042:	4b47      	ldr	r3, [pc, #284]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d115      	bne.n	800507a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e07f      	b.n	8005152 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	2b02      	cmp	r3, #2
 8005058:	d107      	bne.n	800506a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800505a:	4b41      	ldr	r3, [pc, #260]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d109      	bne.n	800507a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e073      	b.n	8005152 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800506a:	4b3d      	ldr	r3, [pc, #244]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e06b      	b.n	8005152 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800507a:	4b39      	ldr	r3, [pc, #228]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f023 0203 	bic.w	r2, r3, #3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	4936      	ldr	r1, [pc, #216]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8005088:	4313      	orrs	r3, r2
 800508a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800508c:	f7fd fed6 	bl	8002e3c <HAL_GetTick>
 8005090:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005092:	e00a      	b.n	80050aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005094:	f7fd fed2 	bl	8002e3c <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e053      	b.n	8005152 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050aa:	4b2d      	ldr	r3, [pc, #180]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f003 020c 	and.w	r2, r3, #12
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d1eb      	bne.n	8005094 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050bc:	4b27      	ldr	r3, [pc, #156]	@ (800515c <HAL_RCC_ClockConfig+0x1c0>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0307 	and.w	r3, r3, #7
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d210      	bcs.n	80050ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ca:	4b24      	ldr	r3, [pc, #144]	@ (800515c <HAL_RCC_ClockConfig+0x1c0>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f023 0207 	bic.w	r2, r3, #7
 80050d2:	4922      	ldr	r1, [pc, #136]	@ (800515c <HAL_RCC_ClockConfig+0x1c0>)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050da:	4b20      	ldr	r3, [pc, #128]	@ (800515c <HAL_RCC_ClockConfig+0x1c0>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0307 	and.w	r3, r3, #7
 80050e2:	683a      	ldr	r2, [r7, #0]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d001      	beq.n	80050ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e032      	b.n	8005152 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0304 	and.w	r3, r3, #4
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d008      	beq.n	800510a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050f8:	4b19      	ldr	r3, [pc, #100]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	4916      	ldr	r1, [pc, #88]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8005106:	4313      	orrs	r3, r2
 8005108:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0308 	and.w	r3, r3, #8
 8005112:	2b00      	cmp	r3, #0
 8005114:	d009      	beq.n	800512a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005116:	4b12      	ldr	r3, [pc, #72]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	00db      	lsls	r3, r3, #3
 8005124:	490e      	ldr	r1, [pc, #56]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8005126:	4313      	orrs	r3, r2
 8005128:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800512a:	f000 f821 	bl	8005170 <HAL_RCC_GetSysClockFreq>
 800512e:	4602      	mov	r2, r0
 8005130:	4b0b      	ldr	r3, [pc, #44]	@ (8005160 <HAL_RCC_ClockConfig+0x1c4>)
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	091b      	lsrs	r3, r3, #4
 8005136:	f003 030f 	and.w	r3, r3, #15
 800513a:	490a      	ldr	r1, [pc, #40]	@ (8005164 <HAL_RCC_ClockConfig+0x1c8>)
 800513c:	5ccb      	ldrb	r3, [r1, r3]
 800513e:	fa22 f303 	lsr.w	r3, r2, r3
 8005142:	4a09      	ldr	r2, [pc, #36]	@ (8005168 <HAL_RCC_ClockConfig+0x1cc>)
 8005144:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005146:	4b09      	ldr	r3, [pc, #36]	@ (800516c <HAL_RCC_ClockConfig+0x1d0>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f7fd fe34 	bl	8002db8 <HAL_InitTick>

  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3710      	adds	r7, #16
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	40022000 	.word	0x40022000
 8005160:	40021000 	.word	0x40021000
 8005164:	08006d60 	.word	0x08006d60
 8005168:	20000000 	.word	0x20000000
 800516c:	20000008 	.word	0x20000008

08005170 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005170:	b480      	push	{r7}
 8005172:	b087      	sub	sp, #28
 8005174:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005176:	2300      	movs	r3, #0
 8005178:	60fb      	str	r3, [r7, #12]
 800517a:	2300      	movs	r3, #0
 800517c:	60bb      	str	r3, [r7, #8]
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	2300      	movs	r3, #0
 8005184:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005186:	2300      	movs	r3, #0
 8005188:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800518a:	4b1e      	ldr	r3, [pc, #120]	@ (8005204 <HAL_RCC_GetSysClockFreq+0x94>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f003 030c 	and.w	r3, r3, #12
 8005196:	2b04      	cmp	r3, #4
 8005198:	d002      	beq.n	80051a0 <HAL_RCC_GetSysClockFreq+0x30>
 800519a:	2b08      	cmp	r3, #8
 800519c:	d003      	beq.n	80051a6 <HAL_RCC_GetSysClockFreq+0x36>
 800519e:	e027      	b.n	80051f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80051a0:	4b19      	ldr	r3, [pc, #100]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x98>)
 80051a2:	613b      	str	r3, [r7, #16]
      break;
 80051a4:	e027      	b.n	80051f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	0c9b      	lsrs	r3, r3, #18
 80051aa:	f003 030f 	and.w	r3, r3, #15
 80051ae:	4a17      	ldr	r2, [pc, #92]	@ (800520c <HAL_RCC_GetSysClockFreq+0x9c>)
 80051b0:	5cd3      	ldrb	r3, [r2, r3]
 80051b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d010      	beq.n	80051e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80051be:	4b11      	ldr	r3, [pc, #68]	@ (8005204 <HAL_RCC_GetSysClockFreq+0x94>)
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	0c5b      	lsrs	r3, r3, #17
 80051c4:	f003 0301 	and.w	r3, r3, #1
 80051c8:	4a11      	ldr	r2, [pc, #68]	@ (8005210 <HAL_RCC_GetSysClockFreq+0xa0>)
 80051ca:	5cd3      	ldrb	r3, [r2, r3]
 80051cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a0d      	ldr	r2, [pc, #52]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x98>)
 80051d2:	fb03 f202 	mul.w	r2, r3, r2
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051dc:	617b      	str	r3, [r7, #20]
 80051de:	e004      	b.n	80051ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a0c      	ldr	r2, [pc, #48]	@ (8005214 <HAL_RCC_GetSysClockFreq+0xa4>)
 80051e4:	fb02 f303 	mul.w	r3, r2, r3
 80051e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	613b      	str	r3, [r7, #16]
      break;
 80051ee:	e002      	b.n	80051f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80051f0:	4b05      	ldr	r3, [pc, #20]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x98>)
 80051f2:	613b      	str	r3, [r7, #16]
      break;
 80051f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051f6:	693b      	ldr	r3, [r7, #16]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bc80      	pop	{r7}
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	40021000 	.word	0x40021000
 8005208:	007a1200 	.word	0x007a1200
 800520c:	08006d94 	.word	0x08006d94
 8005210:	08006da4 	.word	0x08006da4
 8005214:	003d0900 	.word	0x003d0900

08005218 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005218:	b480      	push	{r7}
 800521a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800521c:	4b02      	ldr	r3, [pc, #8]	@ (8005228 <HAL_RCC_GetHCLKFreq+0x10>)
 800521e:	681b      	ldr	r3, [r3, #0]
}
 8005220:	4618      	mov	r0, r3
 8005222:	46bd      	mov	sp, r7
 8005224:	bc80      	pop	{r7}
 8005226:	4770      	bx	lr
 8005228:	20000000 	.word	0x20000000

0800522c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005230:	f7ff fff2 	bl	8005218 <HAL_RCC_GetHCLKFreq>
 8005234:	4602      	mov	r2, r0
 8005236:	4b05      	ldr	r3, [pc, #20]	@ (800524c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	0a1b      	lsrs	r3, r3, #8
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	4903      	ldr	r1, [pc, #12]	@ (8005250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005242:	5ccb      	ldrb	r3, [r1, r3]
 8005244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005248:	4618      	mov	r0, r3
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40021000 	.word	0x40021000
 8005250:	08006d70 	.word	0x08006d70

08005254 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800525c:	4b0a      	ldr	r3, [pc, #40]	@ (8005288 <RCC_Delay+0x34>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a0a      	ldr	r2, [pc, #40]	@ (800528c <RCC_Delay+0x38>)
 8005262:	fba2 2303 	umull	r2, r3, r2, r3
 8005266:	0a5b      	lsrs	r3, r3, #9
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	fb02 f303 	mul.w	r3, r2, r3
 800526e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005270:	bf00      	nop
  }
  while (Delay --);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	1e5a      	subs	r2, r3, #1
 8005276:	60fa      	str	r2, [r7, #12]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1f9      	bne.n	8005270 <RCC_Delay+0x1c>
}
 800527c:	bf00      	nop
 800527e:	bf00      	nop
 8005280:	3714      	adds	r7, #20
 8005282:	46bd      	mov	sp, r7
 8005284:	bc80      	pop	{r7}
 8005286:	4770      	bx	lr
 8005288:	20000000 	.word	0x20000000
 800528c:	10624dd3 	.word	0x10624dd3

08005290 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b086      	sub	sp, #24
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005298:	2300      	movs	r3, #0
 800529a:	613b      	str	r3, [r7, #16]
 800529c:	2300      	movs	r3, #0
 800529e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d07d      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80052ac:	2300      	movs	r3, #0
 80052ae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052b0:	4b4f      	ldr	r3, [pc, #316]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052b2:	69db      	ldr	r3, [r3, #28]
 80052b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10d      	bne.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052bc:	4b4c      	ldr	r3, [pc, #304]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052be:	69db      	ldr	r3, [r3, #28]
 80052c0:	4a4b      	ldr	r2, [pc, #300]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052c6:	61d3      	str	r3, [r2, #28]
 80052c8:	4b49      	ldr	r3, [pc, #292]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052ca:	69db      	ldr	r3, [r3, #28]
 80052cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052d4:	2301      	movs	r3, #1
 80052d6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d8:	4b46      	ldr	r3, [pc, #280]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d118      	bne.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052e4:	4b43      	ldr	r3, [pc, #268]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a42      	ldr	r2, [pc, #264]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052f0:	f7fd fda4 	bl	8002e3c <HAL_GetTick>
 80052f4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052f6:	e008      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052f8:	f7fd fda0 	bl	8002e3c <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b64      	cmp	r3, #100	@ 0x64
 8005304:	d901      	bls.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e06d      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800530a:	4b3a      	ldr	r3, [pc, #232]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0f0      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005316:	4b36      	ldr	r3, [pc, #216]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800531e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d02e      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	429a      	cmp	r2, r3
 8005332:	d027      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005334:	4b2e      	ldr	r3, [pc, #184]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005336:	6a1b      	ldr	r3, [r3, #32]
 8005338:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800533c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800533e:	4b2e      	ldr	r3, [pc, #184]	@ (80053f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005340:	2201      	movs	r2, #1
 8005342:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005344:	4b2c      	ldr	r3, [pc, #176]	@ (80053f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005346:	2200      	movs	r2, #0
 8005348:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800534a:	4a29      	ldr	r2, [pc, #164]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d014      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800535a:	f7fd fd6f 	bl	8002e3c <HAL_GetTick>
 800535e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005360:	e00a      	b.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005362:	f7fd fd6b 	bl	8002e3c <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005370:	4293      	cmp	r3, r2
 8005372:	d901      	bls.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e036      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005378:	4b1d      	ldr	r3, [pc, #116]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800537a:	6a1b      	ldr	r3, [r3, #32]
 800537c:	f003 0302 	and.w	r3, r3, #2
 8005380:	2b00      	cmp	r3, #0
 8005382:	d0ee      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005384:	4b1a      	ldr	r3, [pc, #104]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005386:	6a1b      	ldr	r3, [r3, #32]
 8005388:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	4917      	ldr	r1, [pc, #92]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005392:	4313      	orrs	r3, r2
 8005394:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005396:	7dfb      	ldrb	r3, [r7, #23]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d105      	bne.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800539c:	4b14      	ldr	r3, [pc, #80]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800539e:	69db      	ldr	r3, [r3, #28]
 80053a0:	4a13      	ldr	r2, [pc, #76]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d008      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053b4:	4b0e      	ldr	r3, [pc, #56]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	490b      	ldr	r1, [pc, #44]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0310 	and.w	r3, r3, #16
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d008      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053d2:	4b07      	ldr	r3, [pc, #28]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	4904      	ldr	r1, [pc, #16]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3718      	adds	r7, #24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	40021000 	.word	0x40021000
 80053f4:	40007000 	.word	0x40007000
 80053f8:	42420440 	.word	0x42420440

080053fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e041      	b.n	8005492 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d106      	bne.n	8005428 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f7fc ffa4 	bl	8002370 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2202      	movs	r2, #2
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	3304      	adds	r3, #4
 8005438:	4619      	mov	r1, r3
 800543a:	4610      	mov	r0, r2
 800543c:	f000 fc18 	bl	8005c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3708      	adds	r7, #8
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
	...

0800549c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d001      	beq.n	80054b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e03a      	b.n	800552a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2202      	movs	r2, #2
 80054b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68da      	ldr	r2, [r3, #12]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f042 0201 	orr.w	r2, r2, #1
 80054ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a18      	ldr	r2, [pc, #96]	@ (8005534 <HAL_TIM_Base_Start_IT+0x98>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d00e      	beq.n	80054f4 <HAL_TIM_Base_Start_IT+0x58>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054de:	d009      	beq.n	80054f4 <HAL_TIM_Base_Start_IT+0x58>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a14      	ldr	r2, [pc, #80]	@ (8005538 <HAL_TIM_Base_Start_IT+0x9c>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d004      	beq.n	80054f4 <HAL_TIM_Base_Start_IT+0x58>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a13      	ldr	r2, [pc, #76]	@ (800553c <HAL_TIM_Base_Start_IT+0xa0>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d111      	bne.n	8005518 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f003 0307 	and.w	r3, r3, #7
 80054fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2b06      	cmp	r3, #6
 8005504:	d010      	beq.n	8005528 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f042 0201 	orr.w	r2, r2, #1
 8005514:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005516:	e007      	b.n	8005528 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f042 0201 	orr.w	r2, r2, #1
 8005526:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005528:	2300      	movs	r3, #0
}
 800552a:	4618      	mov	r0, r3
 800552c:	3714      	adds	r7, #20
 800552e:	46bd      	mov	sp, r7
 8005530:	bc80      	pop	{r7}
 8005532:	4770      	bx	lr
 8005534:	40012c00 	.word	0x40012c00
 8005538:	40000400 	.word	0x40000400
 800553c:	40000800 	.word	0x40000800

08005540 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d101      	bne.n	8005552 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e041      	b.n	80055d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005558:	b2db      	uxtb	r3, r3
 800555a:	2b00      	cmp	r3, #0
 800555c:	d106      	bne.n	800556c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f7fc ff42 	bl	80023f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2202      	movs	r2, #2
 8005570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	3304      	adds	r3, #4
 800557c:	4619      	mov	r1, r3
 800557e:	4610      	mov	r0, r2
 8005580:	f000 fb76 	bl	8005c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
	...

080055e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d109      	bne.n	8005604 <HAL_TIM_PWM_Start+0x24>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	bf14      	ite	ne
 80055fc:	2301      	movne	r3, #1
 80055fe:	2300      	moveq	r3, #0
 8005600:	b2db      	uxtb	r3, r3
 8005602:	e022      	b.n	800564a <HAL_TIM_PWM_Start+0x6a>
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	2b04      	cmp	r3, #4
 8005608:	d109      	bne.n	800561e <HAL_TIM_PWM_Start+0x3e>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b01      	cmp	r3, #1
 8005614:	bf14      	ite	ne
 8005616:	2301      	movne	r3, #1
 8005618:	2300      	moveq	r3, #0
 800561a:	b2db      	uxtb	r3, r3
 800561c:	e015      	b.n	800564a <HAL_TIM_PWM_Start+0x6a>
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b08      	cmp	r3, #8
 8005622:	d109      	bne.n	8005638 <HAL_TIM_PWM_Start+0x58>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b01      	cmp	r3, #1
 800562e:	bf14      	ite	ne
 8005630:	2301      	movne	r3, #1
 8005632:	2300      	moveq	r3, #0
 8005634:	b2db      	uxtb	r3, r3
 8005636:	e008      	b.n	800564a <HAL_TIM_PWM_Start+0x6a>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800563e:	b2db      	uxtb	r3, r3
 8005640:	2b01      	cmp	r3, #1
 8005642:	bf14      	ite	ne
 8005644:	2301      	movne	r3, #1
 8005646:	2300      	moveq	r3, #0
 8005648:	b2db      	uxtb	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e05e      	b.n	8005710 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d104      	bne.n	8005662 <HAL_TIM_PWM_Start+0x82>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2202      	movs	r2, #2
 800565c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005660:	e013      	b.n	800568a <HAL_TIM_PWM_Start+0xaa>
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	2b04      	cmp	r3, #4
 8005666:	d104      	bne.n	8005672 <HAL_TIM_PWM_Start+0x92>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2202      	movs	r2, #2
 800566c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005670:	e00b      	b.n	800568a <HAL_TIM_PWM_Start+0xaa>
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	2b08      	cmp	r3, #8
 8005676:	d104      	bne.n	8005682 <HAL_TIM_PWM_Start+0xa2>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2202      	movs	r2, #2
 800567c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005680:	e003      	b.n	800568a <HAL_TIM_PWM_Start+0xaa>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2202      	movs	r2, #2
 8005686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2201      	movs	r2, #1
 8005690:	6839      	ldr	r1, [r7, #0]
 8005692:	4618      	mov	r0, r3
 8005694:	f000 fd78 	bl	8006188 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a1e      	ldr	r2, [pc, #120]	@ (8005718 <HAL_TIM_PWM_Start+0x138>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d107      	bne.n	80056b2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80056b0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a18      	ldr	r2, [pc, #96]	@ (8005718 <HAL_TIM_PWM_Start+0x138>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d00e      	beq.n	80056da <HAL_TIM_PWM_Start+0xfa>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056c4:	d009      	beq.n	80056da <HAL_TIM_PWM_Start+0xfa>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a14      	ldr	r2, [pc, #80]	@ (800571c <HAL_TIM_PWM_Start+0x13c>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d004      	beq.n	80056da <HAL_TIM_PWM_Start+0xfa>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a12      	ldr	r2, [pc, #72]	@ (8005720 <HAL_TIM_PWM_Start+0x140>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d111      	bne.n	80056fe <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2b06      	cmp	r3, #6
 80056ea:	d010      	beq.n	800570e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0201 	orr.w	r2, r2, #1
 80056fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056fc:	e007      	b.n	800570e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f042 0201 	orr.w	r2, r2, #1
 800570c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3710      	adds	r7, #16
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	40012c00 	.word	0x40012c00
 800571c:	40000400 	.word	0x40000400
 8005720:	40000800 	.word	0x40000800

08005724 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	2b00      	cmp	r3, #0
 8005744:	d020      	beq.n	8005788 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f003 0302 	and.w	r3, r3, #2
 800574c:	2b00      	cmp	r3, #0
 800574e:	d01b      	beq.n	8005788 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f06f 0202 	mvn.w	r2, #2
 8005758:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2201      	movs	r2, #1
 800575e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	f003 0303 	and.w	r3, r3, #3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 fa63 	bl	8005c3a <HAL_TIM_IC_CaptureCallback>
 8005774:	e005      	b.n	8005782 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 fa56 	bl	8005c28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 fa65 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	f003 0304 	and.w	r3, r3, #4
 800578e:	2b00      	cmp	r3, #0
 8005790:	d020      	beq.n	80057d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f003 0304 	and.w	r3, r3, #4
 8005798:	2b00      	cmp	r3, #0
 800579a:	d01b      	beq.n	80057d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f06f 0204 	mvn.w	r2, #4
 80057a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2202      	movs	r2, #2
 80057aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d003      	beq.n	80057c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fa3d 	bl	8005c3a <HAL_TIM_IC_CaptureCallback>
 80057c0:	e005      	b.n	80057ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fa30 	bl	8005c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fa3f 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	f003 0308 	and.w	r3, r3, #8
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d020      	beq.n	8005820 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f003 0308 	and.w	r3, r3, #8
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d01b      	beq.n	8005820 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f06f 0208 	mvn.w	r2, #8
 80057f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2204      	movs	r2, #4
 80057f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f003 0303 	and.w	r3, r3, #3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fa17 	bl	8005c3a <HAL_TIM_IC_CaptureCallback>
 800580c:	e005      	b.n	800581a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 fa0a 	bl	8005c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 fa19 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	f003 0310 	and.w	r3, r3, #16
 8005826:	2b00      	cmp	r3, #0
 8005828:	d020      	beq.n	800586c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f003 0310 	and.w	r3, r3, #16
 8005830:	2b00      	cmp	r3, #0
 8005832:	d01b      	beq.n	800586c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f06f 0210 	mvn.w	r2, #16
 800583c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2208      	movs	r2, #8
 8005842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800584e:	2b00      	cmp	r3, #0
 8005850:	d003      	beq.n	800585a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 f9f1 	bl	8005c3a <HAL_TIM_IC_CaptureCallback>
 8005858:	e005      	b.n	8005866 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 f9e4 	bl	8005c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 f9f3 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00c      	beq.n	8005890 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b00      	cmp	r3, #0
 800587e:	d007      	beq.n	8005890 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f06f 0201 	mvn.w	r2, #1
 8005888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 f9c3 	bl	8005c16 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00c      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d007      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80058ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fcf5 	bl	800629e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00c      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d007      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f9c3 	bl	8005c5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f003 0320 	and.w	r3, r3, #32
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00c      	beq.n	80058fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f003 0320 	and.w	r3, r3, #32
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d007      	beq.n	80058fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f06f 0220 	mvn.w	r2, #32
 80058f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 fcc8 	bl	800628c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058fc:	bf00      	nop
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005910:	2300      	movs	r3, #0
 8005912:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800591e:	2302      	movs	r3, #2
 8005920:	e0ae      	b.n	8005a80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2b0c      	cmp	r3, #12
 800592e:	f200 809f 	bhi.w	8005a70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005932:	a201      	add	r2, pc, #4	@ (adr r2, 8005938 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005938:	0800596d 	.word	0x0800596d
 800593c:	08005a71 	.word	0x08005a71
 8005940:	08005a71 	.word	0x08005a71
 8005944:	08005a71 	.word	0x08005a71
 8005948:	080059ad 	.word	0x080059ad
 800594c:	08005a71 	.word	0x08005a71
 8005950:	08005a71 	.word	0x08005a71
 8005954:	08005a71 	.word	0x08005a71
 8005958:	080059ef 	.word	0x080059ef
 800595c:	08005a71 	.word	0x08005a71
 8005960:	08005a71 	.word	0x08005a71
 8005964:	08005a71 	.word	0x08005a71
 8005968:	08005a2f 	.word	0x08005a2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68b9      	ldr	r1, [r7, #8]
 8005972:	4618      	mov	r0, r3
 8005974:	f000 f9ea 	bl	8005d4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699a      	ldr	r2, [r3, #24]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f042 0208 	orr.w	r2, r2, #8
 8005986:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	699a      	ldr	r2, [r3, #24]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f022 0204 	bic.w	r2, r2, #4
 8005996:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	6999      	ldr	r1, [r3, #24]
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	691a      	ldr	r2, [r3, #16]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	619a      	str	r2, [r3, #24]
      break;
 80059aa:	e064      	b.n	8005a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68b9      	ldr	r1, [r7, #8]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fa30 	bl	8005e18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699a      	ldr	r2, [r3, #24]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699a      	ldr	r2, [r3, #24]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6999      	ldr	r1, [r3, #24]
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	021a      	lsls	r2, r3, #8
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	619a      	str	r2, [r3, #24]
      break;
 80059ec:	e043      	b.n	8005a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	68b9      	ldr	r1, [r7, #8]
 80059f4:	4618      	mov	r0, r3
 80059f6:	f000 fa79 	bl	8005eec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	69da      	ldr	r2, [r3, #28]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f042 0208 	orr.w	r2, r2, #8
 8005a08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	69da      	ldr	r2, [r3, #28]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0204 	bic.w	r2, r2, #4
 8005a18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	69d9      	ldr	r1, [r3, #28]
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	691a      	ldr	r2, [r3, #16]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	430a      	orrs	r2, r1
 8005a2a:	61da      	str	r2, [r3, #28]
      break;
 8005a2c:	e023      	b.n	8005a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68b9      	ldr	r1, [r7, #8]
 8005a34:	4618      	mov	r0, r3
 8005a36:	f000 fac3 	bl	8005fc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	69da      	ldr	r2, [r3, #28]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	69da      	ldr	r2, [r3, #28]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	69d9      	ldr	r1, [r3, #28]
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	021a      	lsls	r2, r3, #8
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	430a      	orrs	r2, r1
 8005a6c:	61da      	str	r2, [r3, #28]
      break;
 8005a6e:	e002      	b.n	8005a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	75fb      	strb	r3, [r7, #23]
      break;
 8005a74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3718      	adds	r7, #24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a92:	2300      	movs	r3, #0
 8005a94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1c>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e0b4      	b.n	8005c0e <HAL_TIM_ConfigClockSource+0x186>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2202      	movs	r2, #2
 8005ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ac2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005aca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68ba      	ldr	r2, [r7, #8]
 8005ad2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005adc:	d03e      	beq.n	8005b5c <HAL_TIM_ConfigClockSource+0xd4>
 8005ade:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ae2:	f200 8087 	bhi.w	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aea:	f000 8086 	beq.w	8005bfa <HAL_TIM_ConfigClockSource+0x172>
 8005aee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005af2:	d87f      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005af4:	2b70      	cmp	r3, #112	@ 0x70
 8005af6:	d01a      	beq.n	8005b2e <HAL_TIM_ConfigClockSource+0xa6>
 8005af8:	2b70      	cmp	r3, #112	@ 0x70
 8005afa:	d87b      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005afc:	2b60      	cmp	r3, #96	@ 0x60
 8005afe:	d050      	beq.n	8005ba2 <HAL_TIM_ConfigClockSource+0x11a>
 8005b00:	2b60      	cmp	r3, #96	@ 0x60
 8005b02:	d877      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b04:	2b50      	cmp	r3, #80	@ 0x50
 8005b06:	d03c      	beq.n	8005b82 <HAL_TIM_ConfigClockSource+0xfa>
 8005b08:	2b50      	cmp	r3, #80	@ 0x50
 8005b0a:	d873      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b0c:	2b40      	cmp	r3, #64	@ 0x40
 8005b0e:	d058      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0x13a>
 8005b10:	2b40      	cmp	r3, #64	@ 0x40
 8005b12:	d86f      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b14:	2b30      	cmp	r3, #48	@ 0x30
 8005b16:	d064      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b18:	2b30      	cmp	r3, #48	@ 0x30
 8005b1a:	d86b      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b1c:	2b20      	cmp	r3, #32
 8005b1e:	d060      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b20:	2b20      	cmp	r3, #32
 8005b22:	d867      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d05c      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b28:	2b10      	cmp	r3, #16
 8005b2a:	d05a      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b2c:	e062      	b.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b3e:	f000 fb04 	bl	800614a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	68ba      	ldr	r2, [r7, #8]
 8005b58:	609a      	str	r2, [r3, #8]
      break;
 8005b5a:	e04f      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b6c:	f000 faed 	bl	800614a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b7e:	609a      	str	r2, [r3, #8]
      break;
 8005b80:	e03c      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b8e:	461a      	mov	r2, r3
 8005b90:	f000 fa64 	bl	800605c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2150      	movs	r1, #80	@ 0x50
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f000 fabb 	bl	8006116 <TIM_ITRx_SetConfig>
      break;
 8005ba0:	e02c      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f000 fa82 	bl	80060b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2160      	movs	r1, #96	@ 0x60
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 faab 	bl	8006116 <TIM_ITRx_SetConfig>
      break;
 8005bc0:	e01c      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bce:	461a      	mov	r2, r3
 8005bd0:	f000 fa44 	bl	800605c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2140      	movs	r1, #64	@ 0x40
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 fa9b 	bl	8006116 <TIM_ITRx_SetConfig>
      break;
 8005be0:	e00c      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4619      	mov	r1, r3
 8005bec:	4610      	mov	r0, r2
 8005bee:	f000 fa92 	bl	8006116 <TIM_ITRx_SetConfig>
      break;
 8005bf2:	e003      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8005bf8:	e000      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005bfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3710      	adds	r7, #16
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c16:	b480      	push	{r7}
 8005c18:	b083      	sub	sp, #12
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c1e:	bf00      	nop
 8005c20:	370c      	adds	r7, #12
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bc80      	pop	{r7}
 8005c26:	4770      	bx	lr

08005c28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bc80      	pop	{r7}
 8005c38:	4770      	bx	lr

08005c3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c3a:	b480      	push	{r7}
 8005c3c:	b083      	sub	sp, #12
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c42:	bf00      	nop
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bc80      	pop	{r7}
 8005c4a:	4770      	bx	lr

08005c4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bc80      	pop	{r7}
 8005c5c:	4770      	bx	lr

08005c5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b083      	sub	sp, #12
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c66:	bf00      	nop
 8005c68:	370c      	adds	r7, #12
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bc80      	pop	{r7}
 8005c6e:	4770      	bx	lr

08005c70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a2f      	ldr	r2, [pc, #188]	@ (8005d40 <TIM_Base_SetConfig+0xd0>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d00b      	beq.n	8005ca0 <TIM_Base_SetConfig+0x30>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c8e:	d007      	beq.n	8005ca0 <TIM_Base_SetConfig+0x30>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a2c      	ldr	r2, [pc, #176]	@ (8005d44 <TIM_Base_SetConfig+0xd4>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d003      	beq.n	8005ca0 <TIM_Base_SetConfig+0x30>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a2b      	ldr	r2, [pc, #172]	@ (8005d48 <TIM_Base_SetConfig+0xd8>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d108      	bne.n	8005cb2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ca6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a22      	ldr	r2, [pc, #136]	@ (8005d40 <TIM_Base_SetConfig+0xd0>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d00b      	beq.n	8005cd2 <TIM_Base_SetConfig+0x62>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cc0:	d007      	beq.n	8005cd2 <TIM_Base_SetConfig+0x62>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a1f      	ldr	r2, [pc, #124]	@ (8005d44 <TIM_Base_SetConfig+0xd4>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d003      	beq.n	8005cd2 <TIM_Base_SetConfig+0x62>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8005d48 <TIM_Base_SetConfig+0xd8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d108      	bne.n	8005ce4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	689a      	ldr	r2, [r3, #8]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a0d      	ldr	r2, [pc, #52]	@ (8005d40 <TIM_Base_SetConfig+0xd0>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d103      	bne.n	8005d18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	691a      	ldr	r2, [r3, #16]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d005      	beq.n	8005d36 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	f023 0201 	bic.w	r2, r3, #1
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	611a      	str	r2, [r3, #16]
  }
}
 8005d36:	bf00      	nop
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bc80      	pop	{r7}
 8005d3e:	4770      	bx	lr
 8005d40:	40012c00 	.word	0x40012c00
 8005d44:	40000400 	.word	0x40000400
 8005d48:	40000800 	.word	0x40000800

08005d4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b087      	sub	sp, #28
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a1b      	ldr	r3, [r3, #32]
 8005d5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	f023 0201 	bic.w	r2, r3, #1
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f023 0303 	bic.w	r3, r3, #3
 8005d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f023 0302 	bic.w	r3, r3, #2
 8005d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	697a      	ldr	r2, [r7, #20]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e14 <TIM_OC1_SetConfig+0xc8>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d10c      	bne.n	8005dc2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f023 0308 	bic.w	r3, r3, #8
 8005dae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	f023 0304 	bic.w	r3, r3, #4
 8005dc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a13      	ldr	r2, [pc, #76]	@ (8005e14 <TIM_OC1_SetConfig+0xc8>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d111      	bne.n	8005dee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	693a      	ldr	r2, [r7, #16]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	699b      	ldr	r3, [r3, #24]
 8005de8:	693a      	ldr	r2, [r7, #16]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	621a      	str	r2, [r3, #32]
}
 8005e08:	bf00      	nop
 8005e0a:	371c      	adds	r7, #28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bc80      	pop	{r7}
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	40012c00 	.word	0x40012c00

08005e18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	f023 0210 	bic.w	r2, r3, #16
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	021b      	lsls	r3, r3, #8
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	f023 0320 	bic.w	r3, r3, #32
 8005e62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	011b      	lsls	r3, r3, #4
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a1d      	ldr	r2, [pc, #116]	@ (8005ee8 <TIM_OC2_SetConfig+0xd0>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d10d      	bne.n	8005e94 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	011b      	lsls	r3, r3, #4
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a14      	ldr	r2, [pc, #80]	@ (8005ee8 <TIM_OC2_SetConfig+0xd0>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d113      	bne.n	8005ec4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ea2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005eaa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	693a      	ldr	r2, [r7, #16]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	621a      	str	r2, [r3, #32]
}
 8005ede:	bf00      	nop
 8005ee0:	371c      	adds	r7, #28
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bc80      	pop	{r7}
 8005ee6:	4770      	bx	lr
 8005ee8:	40012c00 	.word	0x40012c00

08005eec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f023 0303 	bic.w	r3, r3, #3
 8005f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	021b      	lsls	r3, r3, #8
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a1d      	ldr	r2, [pc, #116]	@ (8005fbc <TIM_OC3_SetConfig+0xd0>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d10d      	bne.n	8005f66 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	021b      	lsls	r3, r3, #8
 8005f58:	697a      	ldr	r2, [r7, #20]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a14      	ldr	r2, [pc, #80]	@ (8005fbc <TIM_OC3_SetConfig+0xd0>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d113      	bne.n	8005f96 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	011b      	lsls	r3, r3, #4
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	699b      	ldr	r3, [r3, #24]
 8005f8e:	011b      	lsls	r3, r3, #4
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	685a      	ldr	r2, [r3, #4]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	621a      	str	r2, [r3, #32]
}
 8005fb0:	bf00      	nop
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bc80      	pop	{r7}
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	40012c00 	.word	0x40012c00

08005fc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b087      	sub	sp, #28
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	69db      	ldr	r3, [r3, #28]
 8005fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	021b      	lsls	r3, r3, #8
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	4313      	orrs	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800600a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	031b      	lsls	r3, r3, #12
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	4313      	orrs	r3, r2
 8006016:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a0f      	ldr	r2, [pc, #60]	@ (8006058 <TIM_OC4_SetConfig+0x98>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d109      	bne.n	8006034 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006026:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	019b      	lsls	r3, r3, #6
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	4313      	orrs	r3, r2
 8006032:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685a      	ldr	r2, [r3, #4]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	693a      	ldr	r2, [r7, #16]
 800604c:	621a      	str	r2, [r3, #32]
}
 800604e:	bf00      	nop
 8006050:	371c      	adds	r7, #28
 8006052:	46bd      	mov	sp, r7
 8006054:	bc80      	pop	{r7}
 8006056:	4770      	bx	lr
 8006058:	40012c00 	.word	0x40012c00

0800605c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800605c:	b480      	push	{r7}
 800605e:	b087      	sub	sp, #28
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6a1b      	ldr	r3, [r3, #32]
 800606c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	f023 0201 	bic.w	r2, r3, #1
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	011b      	lsls	r3, r3, #4
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	4313      	orrs	r3, r2
 8006090:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	f023 030a 	bic.w	r3, r3, #10
 8006098:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	4313      	orrs	r3, r2
 80060a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	697a      	ldr	r2, [r7, #20]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bc80      	pop	{r7}
 80060b6:	4770      	bx	lr

080060b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6a1b      	ldr	r3, [r3, #32]
 80060c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	f023 0210 	bic.w	r2, r3, #16
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	031b      	lsls	r3, r3, #12
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80060f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	011b      	lsls	r3, r3, #4
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	621a      	str	r2, [r3, #32]
}
 800610c:	bf00      	nop
 800610e:	371c      	adds	r7, #28
 8006110:	46bd      	mov	sp, r7
 8006112:	bc80      	pop	{r7}
 8006114:	4770      	bx	lr

08006116 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006116:	b480      	push	{r7}
 8006118:	b085      	sub	sp, #20
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
 800611e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800612c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800612e:	683a      	ldr	r2, [r7, #0]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	4313      	orrs	r3, r2
 8006134:	f043 0307 	orr.w	r3, r3, #7
 8006138:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	609a      	str	r2, [r3, #8]
}
 8006140:	bf00      	nop
 8006142:	3714      	adds	r7, #20
 8006144:	46bd      	mov	sp, r7
 8006146:	bc80      	pop	{r7}
 8006148:	4770      	bx	lr

0800614a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800614a:	b480      	push	{r7}
 800614c:	b087      	sub	sp, #28
 800614e:	af00      	add	r7, sp, #0
 8006150:	60f8      	str	r0, [r7, #12]
 8006152:	60b9      	str	r1, [r7, #8]
 8006154:	607a      	str	r2, [r7, #4]
 8006156:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006164:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	021a      	lsls	r2, r3, #8
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	431a      	orrs	r2, r3
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	4313      	orrs	r3, r2
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	4313      	orrs	r3, r2
 8006176:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	609a      	str	r2, [r3, #8]
}
 800617e:	bf00      	nop
 8006180:	371c      	adds	r7, #28
 8006182:	46bd      	mov	sp, r7
 8006184:	bc80      	pop	{r7}
 8006186:	4770      	bx	lr

08006188 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	f003 031f 	and.w	r3, r3, #31
 800619a:	2201      	movs	r2, #1
 800619c:	fa02 f303 	lsl.w	r3, r2, r3
 80061a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6a1a      	ldr	r2, [r3, #32]
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	43db      	mvns	r3, r3
 80061aa:	401a      	ands	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6a1a      	ldr	r2, [r3, #32]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	f003 031f 	and.w	r3, r3, #31
 80061ba:	6879      	ldr	r1, [r7, #4]
 80061bc:	fa01 f303 	lsl.w	r3, r1, r3
 80061c0:	431a      	orrs	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	621a      	str	r2, [r3, #32]
}
 80061c6:	bf00      	nop
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bc80      	pop	{r7}
 80061ce:	4770      	bx	lr

080061d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d101      	bne.n	80061e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061e4:	2302      	movs	r3, #2
 80061e6:	e046      	b.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2202      	movs	r2, #2
 80061f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800620e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68fa      	ldr	r2, [r7, #12]
 8006216:	4313      	orrs	r3, r2
 8006218:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a16      	ldr	r2, [pc, #88]	@ (8006280 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d00e      	beq.n	800624a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006234:	d009      	beq.n	800624a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a12      	ldr	r2, [pc, #72]	@ (8006284 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d004      	beq.n	800624a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a10      	ldr	r2, [pc, #64]	@ (8006288 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d10c      	bne.n	8006264 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006250:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	4313      	orrs	r3, r2
 800625a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68ba      	ldr	r2, [r7, #8]
 8006262:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3714      	adds	r7, #20
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr
 8006280:	40012c00 	.word	0x40012c00
 8006284:	40000400 	.word	0x40000400
 8006288:	40000800 	.word	0x40000800

0800628c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	bc80      	pop	{r7}
 800629c:	4770      	bx	lr

0800629e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800629e:	b480      	push	{r7}
 80062a0:	b083      	sub	sp, #12
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062a6:	bf00      	nop
 80062a8:	370c      	adds	r7, #12
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bc80      	pop	{r7}
 80062ae:	4770      	bx	lr

080062b0 <siprintf>:
 80062b0:	b40e      	push	{r1, r2, r3}
 80062b2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80062b6:	b510      	push	{r4, lr}
 80062b8:	2400      	movs	r4, #0
 80062ba:	b09d      	sub	sp, #116	@ 0x74
 80062bc:	ab1f      	add	r3, sp, #124	@ 0x7c
 80062be:	9002      	str	r0, [sp, #8]
 80062c0:	9006      	str	r0, [sp, #24]
 80062c2:	9107      	str	r1, [sp, #28]
 80062c4:	9104      	str	r1, [sp, #16]
 80062c6:	4809      	ldr	r0, [pc, #36]	@ (80062ec <siprintf+0x3c>)
 80062c8:	4909      	ldr	r1, [pc, #36]	@ (80062f0 <siprintf+0x40>)
 80062ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80062ce:	9105      	str	r1, [sp, #20]
 80062d0:	6800      	ldr	r0, [r0, #0]
 80062d2:	a902      	add	r1, sp, #8
 80062d4:	9301      	str	r3, [sp, #4]
 80062d6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80062d8:	f000 f98a 	bl	80065f0 <_svfiprintf_r>
 80062dc:	9b02      	ldr	r3, [sp, #8]
 80062de:	701c      	strb	r4, [r3, #0]
 80062e0:	b01d      	add	sp, #116	@ 0x74
 80062e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062e6:	b003      	add	sp, #12
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	20000010 	.word	0x20000010
 80062f0:	ffff0208 	.word	0xffff0208

080062f4 <__errno>:
 80062f4:	4b01      	ldr	r3, [pc, #4]	@ (80062fc <__errno+0x8>)
 80062f6:	6818      	ldr	r0, [r3, #0]
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	20000010 	.word	0x20000010

08006300 <__libc_init_array>:
 8006300:	b570      	push	{r4, r5, r6, lr}
 8006302:	2600      	movs	r6, #0
 8006304:	4d0c      	ldr	r5, [pc, #48]	@ (8006338 <__libc_init_array+0x38>)
 8006306:	4c0d      	ldr	r4, [pc, #52]	@ (800633c <__libc_init_array+0x3c>)
 8006308:	1b64      	subs	r4, r4, r5
 800630a:	10a4      	asrs	r4, r4, #2
 800630c:	42a6      	cmp	r6, r4
 800630e:	d109      	bne.n	8006324 <__libc_init_array+0x24>
 8006310:	f000 fc76 	bl	8006c00 <_init>
 8006314:	2600      	movs	r6, #0
 8006316:	4d0a      	ldr	r5, [pc, #40]	@ (8006340 <__libc_init_array+0x40>)
 8006318:	4c0a      	ldr	r4, [pc, #40]	@ (8006344 <__libc_init_array+0x44>)
 800631a:	1b64      	subs	r4, r4, r5
 800631c:	10a4      	asrs	r4, r4, #2
 800631e:	42a6      	cmp	r6, r4
 8006320:	d105      	bne.n	800632e <__libc_init_array+0x2e>
 8006322:	bd70      	pop	{r4, r5, r6, pc}
 8006324:	f855 3b04 	ldr.w	r3, [r5], #4
 8006328:	4798      	blx	r3
 800632a:	3601      	adds	r6, #1
 800632c:	e7ee      	b.n	800630c <__libc_init_array+0xc>
 800632e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006332:	4798      	blx	r3
 8006334:	3601      	adds	r6, #1
 8006336:	e7f2      	b.n	800631e <__libc_init_array+0x1e>
 8006338:	08006de4 	.word	0x08006de4
 800633c:	08006de4 	.word	0x08006de4
 8006340:	08006de4 	.word	0x08006de4
 8006344:	08006de8 	.word	0x08006de8

08006348 <__retarget_lock_acquire_recursive>:
 8006348:	4770      	bx	lr

0800634a <__retarget_lock_release_recursive>:
 800634a:	4770      	bx	lr

0800634c <_free_r>:
 800634c:	b538      	push	{r3, r4, r5, lr}
 800634e:	4605      	mov	r5, r0
 8006350:	2900      	cmp	r1, #0
 8006352:	d040      	beq.n	80063d6 <_free_r+0x8a>
 8006354:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006358:	1f0c      	subs	r4, r1, #4
 800635a:	2b00      	cmp	r3, #0
 800635c:	bfb8      	it	lt
 800635e:	18e4      	addlt	r4, r4, r3
 8006360:	f000 f8de 	bl	8006520 <__malloc_lock>
 8006364:	4a1c      	ldr	r2, [pc, #112]	@ (80063d8 <_free_r+0x8c>)
 8006366:	6813      	ldr	r3, [r2, #0]
 8006368:	b933      	cbnz	r3, 8006378 <_free_r+0x2c>
 800636a:	6063      	str	r3, [r4, #4]
 800636c:	6014      	str	r4, [r2, #0]
 800636e:	4628      	mov	r0, r5
 8006370:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006374:	f000 b8da 	b.w	800652c <__malloc_unlock>
 8006378:	42a3      	cmp	r3, r4
 800637a:	d908      	bls.n	800638e <_free_r+0x42>
 800637c:	6820      	ldr	r0, [r4, #0]
 800637e:	1821      	adds	r1, r4, r0
 8006380:	428b      	cmp	r3, r1
 8006382:	bf01      	itttt	eq
 8006384:	6819      	ldreq	r1, [r3, #0]
 8006386:	685b      	ldreq	r3, [r3, #4]
 8006388:	1809      	addeq	r1, r1, r0
 800638a:	6021      	streq	r1, [r4, #0]
 800638c:	e7ed      	b.n	800636a <_free_r+0x1e>
 800638e:	461a      	mov	r2, r3
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	b10b      	cbz	r3, 8006398 <_free_r+0x4c>
 8006394:	42a3      	cmp	r3, r4
 8006396:	d9fa      	bls.n	800638e <_free_r+0x42>
 8006398:	6811      	ldr	r1, [r2, #0]
 800639a:	1850      	adds	r0, r2, r1
 800639c:	42a0      	cmp	r0, r4
 800639e:	d10b      	bne.n	80063b8 <_free_r+0x6c>
 80063a0:	6820      	ldr	r0, [r4, #0]
 80063a2:	4401      	add	r1, r0
 80063a4:	1850      	adds	r0, r2, r1
 80063a6:	4283      	cmp	r3, r0
 80063a8:	6011      	str	r1, [r2, #0]
 80063aa:	d1e0      	bne.n	800636e <_free_r+0x22>
 80063ac:	6818      	ldr	r0, [r3, #0]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	4408      	add	r0, r1
 80063b2:	6010      	str	r0, [r2, #0]
 80063b4:	6053      	str	r3, [r2, #4]
 80063b6:	e7da      	b.n	800636e <_free_r+0x22>
 80063b8:	d902      	bls.n	80063c0 <_free_r+0x74>
 80063ba:	230c      	movs	r3, #12
 80063bc:	602b      	str	r3, [r5, #0]
 80063be:	e7d6      	b.n	800636e <_free_r+0x22>
 80063c0:	6820      	ldr	r0, [r4, #0]
 80063c2:	1821      	adds	r1, r4, r0
 80063c4:	428b      	cmp	r3, r1
 80063c6:	bf01      	itttt	eq
 80063c8:	6819      	ldreq	r1, [r3, #0]
 80063ca:	685b      	ldreq	r3, [r3, #4]
 80063cc:	1809      	addeq	r1, r1, r0
 80063ce:	6021      	streq	r1, [r4, #0]
 80063d0:	6063      	str	r3, [r4, #4]
 80063d2:	6054      	str	r4, [r2, #4]
 80063d4:	e7cb      	b.n	800636e <_free_r+0x22>
 80063d6:	bd38      	pop	{r3, r4, r5, pc}
 80063d8:	200003c0 	.word	0x200003c0

080063dc <sbrk_aligned>:
 80063dc:	b570      	push	{r4, r5, r6, lr}
 80063de:	4e0f      	ldr	r6, [pc, #60]	@ (800641c <sbrk_aligned+0x40>)
 80063e0:	460c      	mov	r4, r1
 80063e2:	6831      	ldr	r1, [r6, #0]
 80063e4:	4605      	mov	r5, r0
 80063e6:	b911      	cbnz	r1, 80063ee <sbrk_aligned+0x12>
 80063e8:	f000 fba8 	bl	8006b3c <_sbrk_r>
 80063ec:	6030      	str	r0, [r6, #0]
 80063ee:	4621      	mov	r1, r4
 80063f0:	4628      	mov	r0, r5
 80063f2:	f000 fba3 	bl	8006b3c <_sbrk_r>
 80063f6:	1c43      	adds	r3, r0, #1
 80063f8:	d103      	bne.n	8006402 <sbrk_aligned+0x26>
 80063fa:	f04f 34ff 	mov.w	r4, #4294967295
 80063fe:	4620      	mov	r0, r4
 8006400:	bd70      	pop	{r4, r5, r6, pc}
 8006402:	1cc4      	adds	r4, r0, #3
 8006404:	f024 0403 	bic.w	r4, r4, #3
 8006408:	42a0      	cmp	r0, r4
 800640a:	d0f8      	beq.n	80063fe <sbrk_aligned+0x22>
 800640c:	1a21      	subs	r1, r4, r0
 800640e:	4628      	mov	r0, r5
 8006410:	f000 fb94 	bl	8006b3c <_sbrk_r>
 8006414:	3001      	adds	r0, #1
 8006416:	d1f2      	bne.n	80063fe <sbrk_aligned+0x22>
 8006418:	e7ef      	b.n	80063fa <sbrk_aligned+0x1e>
 800641a:	bf00      	nop
 800641c:	200003bc 	.word	0x200003bc

08006420 <_malloc_r>:
 8006420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006424:	1ccd      	adds	r5, r1, #3
 8006426:	f025 0503 	bic.w	r5, r5, #3
 800642a:	3508      	adds	r5, #8
 800642c:	2d0c      	cmp	r5, #12
 800642e:	bf38      	it	cc
 8006430:	250c      	movcc	r5, #12
 8006432:	2d00      	cmp	r5, #0
 8006434:	4606      	mov	r6, r0
 8006436:	db01      	blt.n	800643c <_malloc_r+0x1c>
 8006438:	42a9      	cmp	r1, r5
 800643a:	d904      	bls.n	8006446 <_malloc_r+0x26>
 800643c:	230c      	movs	r3, #12
 800643e:	6033      	str	r3, [r6, #0]
 8006440:	2000      	movs	r0, #0
 8006442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006446:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800651c <_malloc_r+0xfc>
 800644a:	f000 f869 	bl	8006520 <__malloc_lock>
 800644e:	f8d8 3000 	ldr.w	r3, [r8]
 8006452:	461c      	mov	r4, r3
 8006454:	bb44      	cbnz	r4, 80064a8 <_malloc_r+0x88>
 8006456:	4629      	mov	r1, r5
 8006458:	4630      	mov	r0, r6
 800645a:	f7ff ffbf 	bl	80063dc <sbrk_aligned>
 800645e:	1c43      	adds	r3, r0, #1
 8006460:	4604      	mov	r4, r0
 8006462:	d158      	bne.n	8006516 <_malloc_r+0xf6>
 8006464:	f8d8 4000 	ldr.w	r4, [r8]
 8006468:	4627      	mov	r7, r4
 800646a:	2f00      	cmp	r7, #0
 800646c:	d143      	bne.n	80064f6 <_malloc_r+0xd6>
 800646e:	2c00      	cmp	r4, #0
 8006470:	d04b      	beq.n	800650a <_malloc_r+0xea>
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	4639      	mov	r1, r7
 8006476:	4630      	mov	r0, r6
 8006478:	eb04 0903 	add.w	r9, r4, r3
 800647c:	f000 fb5e 	bl	8006b3c <_sbrk_r>
 8006480:	4581      	cmp	r9, r0
 8006482:	d142      	bne.n	800650a <_malloc_r+0xea>
 8006484:	6821      	ldr	r1, [r4, #0]
 8006486:	4630      	mov	r0, r6
 8006488:	1a6d      	subs	r5, r5, r1
 800648a:	4629      	mov	r1, r5
 800648c:	f7ff ffa6 	bl	80063dc <sbrk_aligned>
 8006490:	3001      	adds	r0, #1
 8006492:	d03a      	beq.n	800650a <_malloc_r+0xea>
 8006494:	6823      	ldr	r3, [r4, #0]
 8006496:	442b      	add	r3, r5
 8006498:	6023      	str	r3, [r4, #0]
 800649a:	f8d8 3000 	ldr.w	r3, [r8]
 800649e:	685a      	ldr	r2, [r3, #4]
 80064a0:	bb62      	cbnz	r2, 80064fc <_malloc_r+0xdc>
 80064a2:	f8c8 7000 	str.w	r7, [r8]
 80064a6:	e00f      	b.n	80064c8 <_malloc_r+0xa8>
 80064a8:	6822      	ldr	r2, [r4, #0]
 80064aa:	1b52      	subs	r2, r2, r5
 80064ac:	d420      	bmi.n	80064f0 <_malloc_r+0xd0>
 80064ae:	2a0b      	cmp	r2, #11
 80064b0:	d917      	bls.n	80064e2 <_malloc_r+0xc2>
 80064b2:	1961      	adds	r1, r4, r5
 80064b4:	42a3      	cmp	r3, r4
 80064b6:	6025      	str	r5, [r4, #0]
 80064b8:	bf18      	it	ne
 80064ba:	6059      	strne	r1, [r3, #4]
 80064bc:	6863      	ldr	r3, [r4, #4]
 80064be:	bf08      	it	eq
 80064c0:	f8c8 1000 	streq.w	r1, [r8]
 80064c4:	5162      	str	r2, [r4, r5]
 80064c6:	604b      	str	r3, [r1, #4]
 80064c8:	4630      	mov	r0, r6
 80064ca:	f000 f82f 	bl	800652c <__malloc_unlock>
 80064ce:	f104 000b 	add.w	r0, r4, #11
 80064d2:	1d23      	adds	r3, r4, #4
 80064d4:	f020 0007 	bic.w	r0, r0, #7
 80064d8:	1ac2      	subs	r2, r0, r3
 80064da:	bf1c      	itt	ne
 80064dc:	1a1b      	subne	r3, r3, r0
 80064de:	50a3      	strne	r3, [r4, r2]
 80064e0:	e7af      	b.n	8006442 <_malloc_r+0x22>
 80064e2:	6862      	ldr	r2, [r4, #4]
 80064e4:	42a3      	cmp	r3, r4
 80064e6:	bf0c      	ite	eq
 80064e8:	f8c8 2000 	streq.w	r2, [r8]
 80064ec:	605a      	strne	r2, [r3, #4]
 80064ee:	e7eb      	b.n	80064c8 <_malloc_r+0xa8>
 80064f0:	4623      	mov	r3, r4
 80064f2:	6864      	ldr	r4, [r4, #4]
 80064f4:	e7ae      	b.n	8006454 <_malloc_r+0x34>
 80064f6:	463c      	mov	r4, r7
 80064f8:	687f      	ldr	r7, [r7, #4]
 80064fa:	e7b6      	b.n	800646a <_malloc_r+0x4a>
 80064fc:	461a      	mov	r2, r3
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	42a3      	cmp	r3, r4
 8006502:	d1fb      	bne.n	80064fc <_malloc_r+0xdc>
 8006504:	2300      	movs	r3, #0
 8006506:	6053      	str	r3, [r2, #4]
 8006508:	e7de      	b.n	80064c8 <_malloc_r+0xa8>
 800650a:	230c      	movs	r3, #12
 800650c:	4630      	mov	r0, r6
 800650e:	6033      	str	r3, [r6, #0]
 8006510:	f000 f80c 	bl	800652c <__malloc_unlock>
 8006514:	e794      	b.n	8006440 <_malloc_r+0x20>
 8006516:	6005      	str	r5, [r0, #0]
 8006518:	e7d6      	b.n	80064c8 <_malloc_r+0xa8>
 800651a:	bf00      	nop
 800651c:	200003c0 	.word	0x200003c0

08006520 <__malloc_lock>:
 8006520:	4801      	ldr	r0, [pc, #4]	@ (8006528 <__malloc_lock+0x8>)
 8006522:	f7ff bf11 	b.w	8006348 <__retarget_lock_acquire_recursive>
 8006526:	bf00      	nop
 8006528:	200003b8 	.word	0x200003b8

0800652c <__malloc_unlock>:
 800652c:	4801      	ldr	r0, [pc, #4]	@ (8006534 <__malloc_unlock+0x8>)
 800652e:	f7ff bf0c 	b.w	800634a <__retarget_lock_release_recursive>
 8006532:	bf00      	nop
 8006534:	200003b8 	.word	0x200003b8

08006538 <__ssputs_r>:
 8006538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800653c:	461f      	mov	r7, r3
 800653e:	688e      	ldr	r6, [r1, #8]
 8006540:	4682      	mov	sl, r0
 8006542:	42be      	cmp	r6, r7
 8006544:	460c      	mov	r4, r1
 8006546:	4690      	mov	r8, r2
 8006548:	680b      	ldr	r3, [r1, #0]
 800654a:	d82d      	bhi.n	80065a8 <__ssputs_r+0x70>
 800654c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006550:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006554:	d026      	beq.n	80065a4 <__ssputs_r+0x6c>
 8006556:	6965      	ldr	r5, [r4, #20]
 8006558:	6909      	ldr	r1, [r1, #16]
 800655a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800655e:	eba3 0901 	sub.w	r9, r3, r1
 8006562:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006566:	1c7b      	adds	r3, r7, #1
 8006568:	444b      	add	r3, r9
 800656a:	106d      	asrs	r5, r5, #1
 800656c:	429d      	cmp	r5, r3
 800656e:	bf38      	it	cc
 8006570:	461d      	movcc	r5, r3
 8006572:	0553      	lsls	r3, r2, #21
 8006574:	d527      	bpl.n	80065c6 <__ssputs_r+0x8e>
 8006576:	4629      	mov	r1, r5
 8006578:	f7ff ff52 	bl	8006420 <_malloc_r>
 800657c:	4606      	mov	r6, r0
 800657e:	b360      	cbz	r0, 80065da <__ssputs_r+0xa2>
 8006580:	464a      	mov	r2, r9
 8006582:	6921      	ldr	r1, [r4, #16]
 8006584:	f000 faf8 	bl	8006b78 <memcpy>
 8006588:	89a3      	ldrh	r3, [r4, #12]
 800658a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800658e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006592:	81a3      	strh	r3, [r4, #12]
 8006594:	6126      	str	r6, [r4, #16]
 8006596:	444e      	add	r6, r9
 8006598:	6026      	str	r6, [r4, #0]
 800659a:	463e      	mov	r6, r7
 800659c:	6165      	str	r5, [r4, #20]
 800659e:	eba5 0509 	sub.w	r5, r5, r9
 80065a2:	60a5      	str	r5, [r4, #8]
 80065a4:	42be      	cmp	r6, r7
 80065a6:	d900      	bls.n	80065aa <__ssputs_r+0x72>
 80065a8:	463e      	mov	r6, r7
 80065aa:	4632      	mov	r2, r6
 80065ac:	4641      	mov	r1, r8
 80065ae:	6820      	ldr	r0, [r4, #0]
 80065b0:	f000 faaa 	bl	8006b08 <memmove>
 80065b4:	2000      	movs	r0, #0
 80065b6:	68a3      	ldr	r3, [r4, #8]
 80065b8:	1b9b      	subs	r3, r3, r6
 80065ba:	60a3      	str	r3, [r4, #8]
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	4433      	add	r3, r6
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065c6:	462a      	mov	r2, r5
 80065c8:	f000 fae4 	bl	8006b94 <_realloc_r>
 80065cc:	4606      	mov	r6, r0
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d1e0      	bne.n	8006594 <__ssputs_r+0x5c>
 80065d2:	4650      	mov	r0, sl
 80065d4:	6921      	ldr	r1, [r4, #16]
 80065d6:	f7ff feb9 	bl	800634c <_free_r>
 80065da:	230c      	movs	r3, #12
 80065dc:	f8ca 3000 	str.w	r3, [sl]
 80065e0:	89a3      	ldrh	r3, [r4, #12]
 80065e2:	f04f 30ff 	mov.w	r0, #4294967295
 80065e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065ea:	81a3      	strh	r3, [r4, #12]
 80065ec:	e7e9      	b.n	80065c2 <__ssputs_r+0x8a>
	...

080065f0 <_svfiprintf_r>:
 80065f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f4:	4698      	mov	r8, r3
 80065f6:	898b      	ldrh	r3, [r1, #12]
 80065f8:	4607      	mov	r7, r0
 80065fa:	061b      	lsls	r3, r3, #24
 80065fc:	460d      	mov	r5, r1
 80065fe:	4614      	mov	r4, r2
 8006600:	b09d      	sub	sp, #116	@ 0x74
 8006602:	d510      	bpl.n	8006626 <_svfiprintf_r+0x36>
 8006604:	690b      	ldr	r3, [r1, #16]
 8006606:	b973      	cbnz	r3, 8006626 <_svfiprintf_r+0x36>
 8006608:	2140      	movs	r1, #64	@ 0x40
 800660a:	f7ff ff09 	bl	8006420 <_malloc_r>
 800660e:	6028      	str	r0, [r5, #0]
 8006610:	6128      	str	r0, [r5, #16]
 8006612:	b930      	cbnz	r0, 8006622 <_svfiprintf_r+0x32>
 8006614:	230c      	movs	r3, #12
 8006616:	603b      	str	r3, [r7, #0]
 8006618:	f04f 30ff 	mov.w	r0, #4294967295
 800661c:	b01d      	add	sp, #116	@ 0x74
 800661e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006622:	2340      	movs	r3, #64	@ 0x40
 8006624:	616b      	str	r3, [r5, #20]
 8006626:	2300      	movs	r3, #0
 8006628:	9309      	str	r3, [sp, #36]	@ 0x24
 800662a:	2320      	movs	r3, #32
 800662c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006630:	2330      	movs	r3, #48	@ 0x30
 8006632:	f04f 0901 	mov.w	r9, #1
 8006636:	f8cd 800c 	str.w	r8, [sp, #12]
 800663a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80067d4 <_svfiprintf_r+0x1e4>
 800663e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006642:	4623      	mov	r3, r4
 8006644:	469a      	mov	sl, r3
 8006646:	f813 2b01 	ldrb.w	r2, [r3], #1
 800664a:	b10a      	cbz	r2, 8006650 <_svfiprintf_r+0x60>
 800664c:	2a25      	cmp	r2, #37	@ 0x25
 800664e:	d1f9      	bne.n	8006644 <_svfiprintf_r+0x54>
 8006650:	ebba 0b04 	subs.w	fp, sl, r4
 8006654:	d00b      	beq.n	800666e <_svfiprintf_r+0x7e>
 8006656:	465b      	mov	r3, fp
 8006658:	4622      	mov	r2, r4
 800665a:	4629      	mov	r1, r5
 800665c:	4638      	mov	r0, r7
 800665e:	f7ff ff6b 	bl	8006538 <__ssputs_r>
 8006662:	3001      	adds	r0, #1
 8006664:	f000 80a7 	beq.w	80067b6 <_svfiprintf_r+0x1c6>
 8006668:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800666a:	445a      	add	r2, fp
 800666c:	9209      	str	r2, [sp, #36]	@ 0x24
 800666e:	f89a 3000 	ldrb.w	r3, [sl]
 8006672:	2b00      	cmp	r3, #0
 8006674:	f000 809f 	beq.w	80067b6 <_svfiprintf_r+0x1c6>
 8006678:	2300      	movs	r3, #0
 800667a:	f04f 32ff 	mov.w	r2, #4294967295
 800667e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006682:	f10a 0a01 	add.w	sl, sl, #1
 8006686:	9304      	str	r3, [sp, #16]
 8006688:	9307      	str	r3, [sp, #28]
 800668a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800668e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006690:	4654      	mov	r4, sl
 8006692:	2205      	movs	r2, #5
 8006694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006698:	484e      	ldr	r0, [pc, #312]	@ (80067d4 <_svfiprintf_r+0x1e4>)
 800669a:	f000 fa5f 	bl	8006b5c <memchr>
 800669e:	9a04      	ldr	r2, [sp, #16]
 80066a0:	b9d8      	cbnz	r0, 80066da <_svfiprintf_r+0xea>
 80066a2:	06d0      	lsls	r0, r2, #27
 80066a4:	bf44      	itt	mi
 80066a6:	2320      	movmi	r3, #32
 80066a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066ac:	0711      	lsls	r1, r2, #28
 80066ae:	bf44      	itt	mi
 80066b0:	232b      	movmi	r3, #43	@ 0x2b
 80066b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066b6:	f89a 3000 	ldrb.w	r3, [sl]
 80066ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80066bc:	d015      	beq.n	80066ea <_svfiprintf_r+0xfa>
 80066be:	4654      	mov	r4, sl
 80066c0:	2000      	movs	r0, #0
 80066c2:	f04f 0c0a 	mov.w	ip, #10
 80066c6:	9a07      	ldr	r2, [sp, #28]
 80066c8:	4621      	mov	r1, r4
 80066ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066ce:	3b30      	subs	r3, #48	@ 0x30
 80066d0:	2b09      	cmp	r3, #9
 80066d2:	d94b      	bls.n	800676c <_svfiprintf_r+0x17c>
 80066d4:	b1b0      	cbz	r0, 8006704 <_svfiprintf_r+0x114>
 80066d6:	9207      	str	r2, [sp, #28]
 80066d8:	e014      	b.n	8006704 <_svfiprintf_r+0x114>
 80066da:	eba0 0308 	sub.w	r3, r0, r8
 80066de:	fa09 f303 	lsl.w	r3, r9, r3
 80066e2:	4313      	orrs	r3, r2
 80066e4:	46a2      	mov	sl, r4
 80066e6:	9304      	str	r3, [sp, #16]
 80066e8:	e7d2      	b.n	8006690 <_svfiprintf_r+0xa0>
 80066ea:	9b03      	ldr	r3, [sp, #12]
 80066ec:	1d19      	adds	r1, r3, #4
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	9103      	str	r1, [sp, #12]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	bfbb      	ittet	lt
 80066f6:	425b      	neglt	r3, r3
 80066f8:	f042 0202 	orrlt.w	r2, r2, #2
 80066fc:	9307      	strge	r3, [sp, #28]
 80066fe:	9307      	strlt	r3, [sp, #28]
 8006700:	bfb8      	it	lt
 8006702:	9204      	strlt	r2, [sp, #16]
 8006704:	7823      	ldrb	r3, [r4, #0]
 8006706:	2b2e      	cmp	r3, #46	@ 0x2e
 8006708:	d10a      	bne.n	8006720 <_svfiprintf_r+0x130>
 800670a:	7863      	ldrb	r3, [r4, #1]
 800670c:	2b2a      	cmp	r3, #42	@ 0x2a
 800670e:	d132      	bne.n	8006776 <_svfiprintf_r+0x186>
 8006710:	9b03      	ldr	r3, [sp, #12]
 8006712:	3402      	adds	r4, #2
 8006714:	1d1a      	adds	r2, r3, #4
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	9203      	str	r2, [sp, #12]
 800671a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800671e:	9305      	str	r3, [sp, #20]
 8006720:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80067d8 <_svfiprintf_r+0x1e8>
 8006724:	2203      	movs	r2, #3
 8006726:	4650      	mov	r0, sl
 8006728:	7821      	ldrb	r1, [r4, #0]
 800672a:	f000 fa17 	bl	8006b5c <memchr>
 800672e:	b138      	cbz	r0, 8006740 <_svfiprintf_r+0x150>
 8006730:	2240      	movs	r2, #64	@ 0x40
 8006732:	9b04      	ldr	r3, [sp, #16]
 8006734:	eba0 000a 	sub.w	r0, r0, sl
 8006738:	4082      	lsls	r2, r0
 800673a:	4313      	orrs	r3, r2
 800673c:	3401      	adds	r4, #1
 800673e:	9304      	str	r3, [sp, #16]
 8006740:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006744:	2206      	movs	r2, #6
 8006746:	4825      	ldr	r0, [pc, #148]	@ (80067dc <_svfiprintf_r+0x1ec>)
 8006748:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800674c:	f000 fa06 	bl	8006b5c <memchr>
 8006750:	2800      	cmp	r0, #0
 8006752:	d036      	beq.n	80067c2 <_svfiprintf_r+0x1d2>
 8006754:	4b22      	ldr	r3, [pc, #136]	@ (80067e0 <_svfiprintf_r+0x1f0>)
 8006756:	bb1b      	cbnz	r3, 80067a0 <_svfiprintf_r+0x1b0>
 8006758:	9b03      	ldr	r3, [sp, #12]
 800675a:	3307      	adds	r3, #7
 800675c:	f023 0307 	bic.w	r3, r3, #7
 8006760:	3308      	adds	r3, #8
 8006762:	9303      	str	r3, [sp, #12]
 8006764:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006766:	4433      	add	r3, r6
 8006768:	9309      	str	r3, [sp, #36]	@ 0x24
 800676a:	e76a      	b.n	8006642 <_svfiprintf_r+0x52>
 800676c:	460c      	mov	r4, r1
 800676e:	2001      	movs	r0, #1
 8006770:	fb0c 3202 	mla	r2, ip, r2, r3
 8006774:	e7a8      	b.n	80066c8 <_svfiprintf_r+0xd8>
 8006776:	2300      	movs	r3, #0
 8006778:	f04f 0c0a 	mov.w	ip, #10
 800677c:	4619      	mov	r1, r3
 800677e:	3401      	adds	r4, #1
 8006780:	9305      	str	r3, [sp, #20]
 8006782:	4620      	mov	r0, r4
 8006784:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006788:	3a30      	subs	r2, #48	@ 0x30
 800678a:	2a09      	cmp	r2, #9
 800678c:	d903      	bls.n	8006796 <_svfiprintf_r+0x1a6>
 800678e:	2b00      	cmp	r3, #0
 8006790:	d0c6      	beq.n	8006720 <_svfiprintf_r+0x130>
 8006792:	9105      	str	r1, [sp, #20]
 8006794:	e7c4      	b.n	8006720 <_svfiprintf_r+0x130>
 8006796:	4604      	mov	r4, r0
 8006798:	2301      	movs	r3, #1
 800679a:	fb0c 2101 	mla	r1, ip, r1, r2
 800679e:	e7f0      	b.n	8006782 <_svfiprintf_r+0x192>
 80067a0:	ab03      	add	r3, sp, #12
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	462a      	mov	r2, r5
 80067a6:	4638      	mov	r0, r7
 80067a8:	4b0e      	ldr	r3, [pc, #56]	@ (80067e4 <_svfiprintf_r+0x1f4>)
 80067aa:	a904      	add	r1, sp, #16
 80067ac:	f3af 8000 	nop.w
 80067b0:	1c42      	adds	r2, r0, #1
 80067b2:	4606      	mov	r6, r0
 80067b4:	d1d6      	bne.n	8006764 <_svfiprintf_r+0x174>
 80067b6:	89ab      	ldrh	r3, [r5, #12]
 80067b8:	065b      	lsls	r3, r3, #25
 80067ba:	f53f af2d 	bmi.w	8006618 <_svfiprintf_r+0x28>
 80067be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067c0:	e72c      	b.n	800661c <_svfiprintf_r+0x2c>
 80067c2:	ab03      	add	r3, sp, #12
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	462a      	mov	r2, r5
 80067c8:	4638      	mov	r0, r7
 80067ca:	4b06      	ldr	r3, [pc, #24]	@ (80067e4 <_svfiprintf_r+0x1f4>)
 80067cc:	a904      	add	r1, sp, #16
 80067ce:	f000 f87d 	bl	80068cc <_printf_i>
 80067d2:	e7ed      	b.n	80067b0 <_svfiprintf_r+0x1c0>
 80067d4:	08006da6 	.word	0x08006da6
 80067d8:	08006dac 	.word	0x08006dac
 80067dc:	08006db0 	.word	0x08006db0
 80067e0:	00000000 	.word	0x00000000
 80067e4:	08006539 	.word	0x08006539

080067e8 <_printf_common>:
 80067e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067ec:	4616      	mov	r6, r2
 80067ee:	4698      	mov	r8, r3
 80067f0:	688a      	ldr	r2, [r1, #8]
 80067f2:	690b      	ldr	r3, [r1, #16]
 80067f4:	4607      	mov	r7, r0
 80067f6:	4293      	cmp	r3, r2
 80067f8:	bfb8      	it	lt
 80067fa:	4613      	movlt	r3, r2
 80067fc:	6033      	str	r3, [r6, #0]
 80067fe:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006802:	460c      	mov	r4, r1
 8006804:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006808:	b10a      	cbz	r2, 800680e <_printf_common+0x26>
 800680a:	3301      	adds	r3, #1
 800680c:	6033      	str	r3, [r6, #0]
 800680e:	6823      	ldr	r3, [r4, #0]
 8006810:	0699      	lsls	r1, r3, #26
 8006812:	bf42      	ittt	mi
 8006814:	6833      	ldrmi	r3, [r6, #0]
 8006816:	3302      	addmi	r3, #2
 8006818:	6033      	strmi	r3, [r6, #0]
 800681a:	6825      	ldr	r5, [r4, #0]
 800681c:	f015 0506 	ands.w	r5, r5, #6
 8006820:	d106      	bne.n	8006830 <_printf_common+0x48>
 8006822:	f104 0a19 	add.w	sl, r4, #25
 8006826:	68e3      	ldr	r3, [r4, #12]
 8006828:	6832      	ldr	r2, [r6, #0]
 800682a:	1a9b      	subs	r3, r3, r2
 800682c:	42ab      	cmp	r3, r5
 800682e:	dc2b      	bgt.n	8006888 <_printf_common+0xa0>
 8006830:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006834:	6822      	ldr	r2, [r4, #0]
 8006836:	3b00      	subs	r3, #0
 8006838:	bf18      	it	ne
 800683a:	2301      	movne	r3, #1
 800683c:	0692      	lsls	r2, r2, #26
 800683e:	d430      	bmi.n	80068a2 <_printf_common+0xba>
 8006840:	4641      	mov	r1, r8
 8006842:	4638      	mov	r0, r7
 8006844:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006848:	47c8      	blx	r9
 800684a:	3001      	adds	r0, #1
 800684c:	d023      	beq.n	8006896 <_printf_common+0xae>
 800684e:	6823      	ldr	r3, [r4, #0]
 8006850:	6922      	ldr	r2, [r4, #16]
 8006852:	f003 0306 	and.w	r3, r3, #6
 8006856:	2b04      	cmp	r3, #4
 8006858:	bf14      	ite	ne
 800685a:	2500      	movne	r5, #0
 800685c:	6833      	ldreq	r3, [r6, #0]
 800685e:	f04f 0600 	mov.w	r6, #0
 8006862:	bf08      	it	eq
 8006864:	68e5      	ldreq	r5, [r4, #12]
 8006866:	f104 041a 	add.w	r4, r4, #26
 800686a:	bf08      	it	eq
 800686c:	1aed      	subeq	r5, r5, r3
 800686e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006872:	bf08      	it	eq
 8006874:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006878:	4293      	cmp	r3, r2
 800687a:	bfc4      	itt	gt
 800687c:	1a9b      	subgt	r3, r3, r2
 800687e:	18ed      	addgt	r5, r5, r3
 8006880:	42b5      	cmp	r5, r6
 8006882:	d11a      	bne.n	80068ba <_printf_common+0xd2>
 8006884:	2000      	movs	r0, #0
 8006886:	e008      	b.n	800689a <_printf_common+0xb2>
 8006888:	2301      	movs	r3, #1
 800688a:	4652      	mov	r2, sl
 800688c:	4641      	mov	r1, r8
 800688e:	4638      	mov	r0, r7
 8006890:	47c8      	blx	r9
 8006892:	3001      	adds	r0, #1
 8006894:	d103      	bne.n	800689e <_printf_common+0xb6>
 8006896:	f04f 30ff 	mov.w	r0, #4294967295
 800689a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800689e:	3501      	adds	r5, #1
 80068a0:	e7c1      	b.n	8006826 <_printf_common+0x3e>
 80068a2:	2030      	movs	r0, #48	@ 0x30
 80068a4:	18e1      	adds	r1, r4, r3
 80068a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068aa:	1c5a      	adds	r2, r3, #1
 80068ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068b0:	4422      	add	r2, r4
 80068b2:	3302      	adds	r3, #2
 80068b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068b8:	e7c2      	b.n	8006840 <_printf_common+0x58>
 80068ba:	2301      	movs	r3, #1
 80068bc:	4622      	mov	r2, r4
 80068be:	4641      	mov	r1, r8
 80068c0:	4638      	mov	r0, r7
 80068c2:	47c8      	blx	r9
 80068c4:	3001      	adds	r0, #1
 80068c6:	d0e6      	beq.n	8006896 <_printf_common+0xae>
 80068c8:	3601      	adds	r6, #1
 80068ca:	e7d9      	b.n	8006880 <_printf_common+0x98>

080068cc <_printf_i>:
 80068cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068d0:	7e0f      	ldrb	r7, [r1, #24]
 80068d2:	4691      	mov	r9, r2
 80068d4:	2f78      	cmp	r7, #120	@ 0x78
 80068d6:	4680      	mov	r8, r0
 80068d8:	460c      	mov	r4, r1
 80068da:	469a      	mov	sl, r3
 80068dc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80068de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80068e2:	d807      	bhi.n	80068f4 <_printf_i+0x28>
 80068e4:	2f62      	cmp	r7, #98	@ 0x62
 80068e6:	d80a      	bhi.n	80068fe <_printf_i+0x32>
 80068e8:	2f00      	cmp	r7, #0
 80068ea:	f000 80d1 	beq.w	8006a90 <_printf_i+0x1c4>
 80068ee:	2f58      	cmp	r7, #88	@ 0x58
 80068f0:	f000 80b8 	beq.w	8006a64 <_printf_i+0x198>
 80068f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068fc:	e03a      	b.n	8006974 <_printf_i+0xa8>
 80068fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006902:	2b15      	cmp	r3, #21
 8006904:	d8f6      	bhi.n	80068f4 <_printf_i+0x28>
 8006906:	a101      	add	r1, pc, #4	@ (adr r1, 800690c <_printf_i+0x40>)
 8006908:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800690c:	08006965 	.word	0x08006965
 8006910:	08006979 	.word	0x08006979
 8006914:	080068f5 	.word	0x080068f5
 8006918:	080068f5 	.word	0x080068f5
 800691c:	080068f5 	.word	0x080068f5
 8006920:	080068f5 	.word	0x080068f5
 8006924:	08006979 	.word	0x08006979
 8006928:	080068f5 	.word	0x080068f5
 800692c:	080068f5 	.word	0x080068f5
 8006930:	080068f5 	.word	0x080068f5
 8006934:	080068f5 	.word	0x080068f5
 8006938:	08006a77 	.word	0x08006a77
 800693c:	080069a3 	.word	0x080069a3
 8006940:	08006a31 	.word	0x08006a31
 8006944:	080068f5 	.word	0x080068f5
 8006948:	080068f5 	.word	0x080068f5
 800694c:	08006a99 	.word	0x08006a99
 8006950:	080068f5 	.word	0x080068f5
 8006954:	080069a3 	.word	0x080069a3
 8006958:	080068f5 	.word	0x080068f5
 800695c:	080068f5 	.word	0x080068f5
 8006960:	08006a39 	.word	0x08006a39
 8006964:	6833      	ldr	r3, [r6, #0]
 8006966:	1d1a      	adds	r2, r3, #4
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	6032      	str	r2, [r6, #0]
 800696c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006970:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006974:	2301      	movs	r3, #1
 8006976:	e09c      	b.n	8006ab2 <_printf_i+0x1e6>
 8006978:	6833      	ldr	r3, [r6, #0]
 800697a:	6820      	ldr	r0, [r4, #0]
 800697c:	1d19      	adds	r1, r3, #4
 800697e:	6031      	str	r1, [r6, #0]
 8006980:	0606      	lsls	r6, r0, #24
 8006982:	d501      	bpl.n	8006988 <_printf_i+0xbc>
 8006984:	681d      	ldr	r5, [r3, #0]
 8006986:	e003      	b.n	8006990 <_printf_i+0xc4>
 8006988:	0645      	lsls	r5, r0, #25
 800698a:	d5fb      	bpl.n	8006984 <_printf_i+0xb8>
 800698c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006990:	2d00      	cmp	r5, #0
 8006992:	da03      	bge.n	800699c <_printf_i+0xd0>
 8006994:	232d      	movs	r3, #45	@ 0x2d
 8006996:	426d      	negs	r5, r5
 8006998:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800699c:	230a      	movs	r3, #10
 800699e:	4858      	ldr	r0, [pc, #352]	@ (8006b00 <_printf_i+0x234>)
 80069a0:	e011      	b.n	80069c6 <_printf_i+0xfa>
 80069a2:	6821      	ldr	r1, [r4, #0]
 80069a4:	6833      	ldr	r3, [r6, #0]
 80069a6:	0608      	lsls	r0, r1, #24
 80069a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80069ac:	d402      	bmi.n	80069b4 <_printf_i+0xe8>
 80069ae:	0649      	lsls	r1, r1, #25
 80069b0:	bf48      	it	mi
 80069b2:	b2ad      	uxthmi	r5, r5
 80069b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80069b6:	6033      	str	r3, [r6, #0]
 80069b8:	bf14      	ite	ne
 80069ba:	230a      	movne	r3, #10
 80069bc:	2308      	moveq	r3, #8
 80069be:	4850      	ldr	r0, [pc, #320]	@ (8006b00 <_printf_i+0x234>)
 80069c0:	2100      	movs	r1, #0
 80069c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069c6:	6866      	ldr	r6, [r4, #4]
 80069c8:	2e00      	cmp	r6, #0
 80069ca:	60a6      	str	r6, [r4, #8]
 80069cc:	db05      	blt.n	80069da <_printf_i+0x10e>
 80069ce:	6821      	ldr	r1, [r4, #0]
 80069d0:	432e      	orrs	r6, r5
 80069d2:	f021 0104 	bic.w	r1, r1, #4
 80069d6:	6021      	str	r1, [r4, #0]
 80069d8:	d04b      	beq.n	8006a72 <_printf_i+0x1a6>
 80069da:	4616      	mov	r6, r2
 80069dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80069e0:	fb03 5711 	mls	r7, r3, r1, r5
 80069e4:	5dc7      	ldrb	r7, [r0, r7]
 80069e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069ea:	462f      	mov	r7, r5
 80069ec:	42bb      	cmp	r3, r7
 80069ee:	460d      	mov	r5, r1
 80069f0:	d9f4      	bls.n	80069dc <_printf_i+0x110>
 80069f2:	2b08      	cmp	r3, #8
 80069f4:	d10b      	bne.n	8006a0e <_printf_i+0x142>
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	07df      	lsls	r7, r3, #31
 80069fa:	d508      	bpl.n	8006a0e <_printf_i+0x142>
 80069fc:	6923      	ldr	r3, [r4, #16]
 80069fe:	6861      	ldr	r1, [r4, #4]
 8006a00:	4299      	cmp	r1, r3
 8006a02:	bfde      	ittt	le
 8006a04:	2330      	movle	r3, #48	@ 0x30
 8006a06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a0e:	1b92      	subs	r2, r2, r6
 8006a10:	6122      	str	r2, [r4, #16]
 8006a12:	464b      	mov	r3, r9
 8006a14:	4621      	mov	r1, r4
 8006a16:	4640      	mov	r0, r8
 8006a18:	f8cd a000 	str.w	sl, [sp]
 8006a1c:	aa03      	add	r2, sp, #12
 8006a1e:	f7ff fee3 	bl	80067e8 <_printf_common>
 8006a22:	3001      	adds	r0, #1
 8006a24:	d14a      	bne.n	8006abc <_printf_i+0x1f0>
 8006a26:	f04f 30ff 	mov.w	r0, #4294967295
 8006a2a:	b004      	add	sp, #16
 8006a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a30:	6823      	ldr	r3, [r4, #0]
 8006a32:	f043 0320 	orr.w	r3, r3, #32
 8006a36:	6023      	str	r3, [r4, #0]
 8006a38:	2778      	movs	r7, #120	@ 0x78
 8006a3a:	4832      	ldr	r0, [pc, #200]	@ (8006b04 <_printf_i+0x238>)
 8006a3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	6831      	ldr	r1, [r6, #0]
 8006a44:	061f      	lsls	r7, r3, #24
 8006a46:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a4a:	d402      	bmi.n	8006a52 <_printf_i+0x186>
 8006a4c:	065f      	lsls	r7, r3, #25
 8006a4e:	bf48      	it	mi
 8006a50:	b2ad      	uxthmi	r5, r5
 8006a52:	6031      	str	r1, [r6, #0]
 8006a54:	07d9      	lsls	r1, r3, #31
 8006a56:	bf44      	itt	mi
 8006a58:	f043 0320 	orrmi.w	r3, r3, #32
 8006a5c:	6023      	strmi	r3, [r4, #0]
 8006a5e:	b11d      	cbz	r5, 8006a68 <_printf_i+0x19c>
 8006a60:	2310      	movs	r3, #16
 8006a62:	e7ad      	b.n	80069c0 <_printf_i+0xf4>
 8006a64:	4826      	ldr	r0, [pc, #152]	@ (8006b00 <_printf_i+0x234>)
 8006a66:	e7e9      	b.n	8006a3c <_printf_i+0x170>
 8006a68:	6823      	ldr	r3, [r4, #0]
 8006a6a:	f023 0320 	bic.w	r3, r3, #32
 8006a6e:	6023      	str	r3, [r4, #0]
 8006a70:	e7f6      	b.n	8006a60 <_printf_i+0x194>
 8006a72:	4616      	mov	r6, r2
 8006a74:	e7bd      	b.n	80069f2 <_printf_i+0x126>
 8006a76:	6833      	ldr	r3, [r6, #0]
 8006a78:	6825      	ldr	r5, [r4, #0]
 8006a7a:	1d18      	adds	r0, r3, #4
 8006a7c:	6961      	ldr	r1, [r4, #20]
 8006a7e:	6030      	str	r0, [r6, #0]
 8006a80:	062e      	lsls	r6, r5, #24
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	d501      	bpl.n	8006a8a <_printf_i+0x1be>
 8006a86:	6019      	str	r1, [r3, #0]
 8006a88:	e002      	b.n	8006a90 <_printf_i+0x1c4>
 8006a8a:	0668      	lsls	r0, r5, #25
 8006a8c:	d5fb      	bpl.n	8006a86 <_printf_i+0x1ba>
 8006a8e:	8019      	strh	r1, [r3, #0]
 8006a90:	2300      	movs	r3, #0
 8006a92:	4616      	mov	r6, r2
 8006a94:	6123      	str	r3, [r4, #16]
 8006a96:	e7bc      	b.n	8006a12 <_printf_i+0x146>
 8006a98:	6833      	ldr	r3, [r6, #0]
 8006a9a:	2100      	movs	r1, #0
 8006a9c:	1d1a      	adds	r2, r3, #4
 8006a9e:	6032      	str	r2, [r6, #0]
 8006aa0:	681e      	ldr	r6, [r3, #0]
 8006aa2:	6862      	ldr	r2, [r4, #4]
 8006aa4:	4630      	mov	r0, r6
 8006aa6:	f000 f859 	bl	8006b5c <memchr>
 8006aaa:	b108      	cbz	r0, 8006ab0 <_printf_i+0x1e4>
 8006aac:	1b80      	subs	r0, r0, r6
 8006aae:	6060      	str	r0, [r4, #4]
 8006ab0:	6863      	ldr	r3, [r4, #4]
 8006ab2:	6123      	str	r3, [r4, #16]
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006aba:	e7aa      	b.n	8006a12 <_printf_i+0x146>
 8006abc:	4632      	mov	r2, r6
 8006abe:	4649      	mov	r1, r9
 8006ac0:	4640      	mov	r0, r8
 8006ac2:	6923      	ldr	r3, [r4, #16]
 8006ac4:	47d0      	blx	sl
 8006ac6:	3001      	adds	r0, #1
 8006ac8:	d0ad      	beq.n	8006a26 <_printf_i+0x15a>
 8006aca:	6823      	ldr	r3, [r4, #0]
 8006acc:	079b      	lsls	r3, r3, #30
 8006ace:	d413      	bmi.n	8006af8 <_printf_i+0x22c>
 8006ad0:	68e0      	ldr	r0, [r4, #12]
 8006ad2:	9b03      	ldr	r3, [sp, #12]
 8006ad4:	4298      	cmp	r0, r3
 8006ad6:	bfb8      	it	lt
 8006ad8:	4618      	movlt	r0, r3
 8006ada:	e7a6      	b.n	8006a2a <_printf_i+0x15e>
 8006adc:	2301      	movs	r3, #1
 8006ade:	4632      	mov	r2, r6
 8006ae0:	4649      	mov	r1, r9
 8006ae2:	4640      	mov	r0, r8
 8006ae4:	47d0      	blx	sl
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	d09d      	beq.n	8006a26 <_printf_i+0x15a>
 8006aea:	3501      	adds	r5, #1
 8006aec:	68e3      	ldr	r3, [r4, #12]
 8006aee:	9903      	ldr	r1, [sp, #12]
 8006af0:	1a5b      	subs	r3, r3, r1
 8006af2:	42ab      	cmp	r3, r5
 8006af4:	dcf2      	bgt.n	8006adc <_printf_i+0x210>
 8006af6:	e7eb      	b.n	8006ad0 <_printf_i+0x204>
 8006af8:	2500      	movs	r5, #0
 8006afa:	f104 0619 	add.w	r6, r4, #25
 8006afe:	e7f5      	b.n	8006aec <_printf_i+0x220>
 8006b00:	08006db7 	.word	0x08006db7
 8006b04:	08006dc8 	.word	0x08006dc8

08006b08 <memmove>:
 8006b08:	4288      	cmp	r0, r1
 8006b0a:	b510      	push	{r4, lr}
 8006b0c:	eb01 0402 	add.w	r4, r1, r2
 8006b10:	d902      	bls.n	8006b18 <memmove+0x10>
 8006b12:	4284      	cmp	r4, r0
 8006b14:	4623      	mov	r3, r4
 8006b16:	d807      	bhi.n	8006b28 <memmove+0x20>
 8006b18:	1e43      	subs	r3, r0, #1
 8006b1a:	42a1      	cmp	r1, r4
 8006b1c:	d008      	beq.n	8006b30 <memmove+0x28>
 8006b1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b26:	e7f8      	b.n	8006b1a <memmove+0x12>
 8006b28:	4601      	mov	r1, r0
 8006b2a:	4402      	add	r2, r0
 8006b2c:	428a      	cmp	r2, r1
 8006b2e:	d100      	bne.n	8006b32 <memmove+0x2a>
 8006b30:	bd10      	pop	{r4, pc}
 8006b32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b3a:	e7f7      	b.n	8006b2c <memmove+0x24>

08006b3c <_sbrk_r>:
 8006b3c:	b538      	push	{r3, r4, r5, lr}
 8006b3e:	2300      	movs	r3, #0
 8006b40:	4d05      	ldr	r5, [pc, #20]	@ (8006b58 <_sbrk_r+0x1c>)
 8006b42:	4604      	mov	r4, r0
 8006b44:	4608      	mov	r0, r1
 8006b46:	602b      	str	r3, [r5, #0]
 8006b48:	f7fb fdec 	bl	8002724 <_sbrk>
 8006b4c:	1c43      	adds	r3, r0, #1
 8006b4e:	d102      	bne.n	8006b56 <_sbrk_r+0x1a>
 8006b50:	682b      	ldr	r3, [r5, #0]
 8006b52:	b103      	cbz	r3, 8006b56 <_sbrk_r+0x1a>
 8006b54:	6023      	str	r3, [r4, #0]
 8006b56:	bd38      	pop	{r3, r4, r5, pc}
 8006b58:	200003b4 	.word	0x200003b4

08006b5c <memchr>:
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	b510      	push	{r4, lr}
 8006b60:	b2c9      	uxtb	r1, r1
 8006b62:	4402      	add	r2, r0
 8006b64:	4293      	cmp	r3, r2
 8006b66:	4618      	mov	r0, r3
 8006b68:	d101      	bne.n	8006b6e <memchr+0x12>
 8006b6a:	2000      	movs	r0, #0
 8006b6c:	e003      	b.n	8006b76 <memchr+0x1a>
 8006b6e:	7804      	ldrb	r4, [r0, #0]
 8006b70:	3301      	adds	r3, #1
 8006b72:	428c      	cmp	r4, r1
 8006b74:	d1f6      	bne.n	8006b64 <memchr+0x8>
 8006b76:	bd10      	pop	{r4, pc}

08006b78 <memcpy>:
 8006b78:	440a      	add	r2, r1
 8006b7a:	4291      	cmp	r1, r2
 8006b7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b80:	d100      	bne.n	8006b84 <memcpy+0xc>
 8006b82:	4770      	bx	lr
 8006b84:	b510      	push	{r4, lr}
 8006b86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b8a:	4291      	cmp	r1, r2
 8006b8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b90:	d1f9      	bne.n	8006b86 <memcpy+0xe>
 8006b92:	bd10      	pop	{r4, pc}

08006b94 <_realloc_r>:
 8006b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b98:	4607      	mov	r7, r0
 8006b9a:	4614      	mov	r4, r2
 8006b9c:	460d      	mov	r5, r1
 8006b9e:	b921      	cbnz	r1, 8006baa <_realloc_r+0x16>
 8006ba0:	4611      	mov	r1, r2
 8006ba2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ba6:	f7ff bc3b 	b.w	8006420 <_malloc_r>
 8006baa:	b92a      	cbnz	r2, 8006bb8 <_realloc_r+0x24>
 8006bac:	f7ff fbce 	bl	800634c <_free_r>
 8006bb0:	4625      	mov	r5, r4
 8006bb2:	4628      	mov	r0, r5
 8006bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bb8:	f000 f81a 	bl	8006bf0 <_malloc_usable_size_r>
 8006bbc:	4284      	cmp	r4, r0
 8006bbe:	4606      	mov	r6, r0
 8006bc0:	d802      	bhi.n	8006bc8 <_realloc_r+0x34>
 8006bc2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006bc6:	d8f4      	bhi.n	8006bb2 <_realloc_r+0x1e>
 8006bc8:	4621      	mov	r1, r4
 8006bca:	4638      	mov	r0, r7
 8006bcc:	f7ff fc28 	bl	8006420 <_malloc_r>
 8006bd0:	4680      	mov	r8, r0
 8006bd2:	b908      	cbnz	r0, 8006bd8 <_realloc_r+0x44>
 8006bd4:	4645      	mov	r5, r8
 8006bd6:	e7ec      	b.n	8006bb2 <_realloc_r+0x1e>
 8006bd8:	42b4      	cmp	r4, r6
 8006bda:	4622      	mov	r2, r4
 8006bdc:	4629      	mov	r1, r5
 8006bde:	bf28      	it	cs
 8006be0:	4632      	movcs	r2, r6
 8006be2:	f7ff ffc9 	bl	8006b78 <memcpy>
 8006be6:	4629      	mov	r1, r5
 8006be8:	4638      	mov	r0, r7
 8006bea:	f7ff fbaf 	bl	800634c <_free_r>
 8006bee:	e7f1      	b.n	8006bd4 <_realloc_r+0x40>

08006bf0 <_malloc_usable_size_r>:
 8006bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bf4:	1f18      	subs	r0, r3, #4
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	bfbc      	itt	lt
 8006bfa:	580b      	ldrlt	r3, [r1, r0]
 8006bfc:	18c0      	addlt	r0, r0, r3
 8006bfe:	4770      	bx	lr

08006c00 <_init>:
 8006c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c02:	bf00      	nop
 8006c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c06:	bc08      	pop	{r3}
 8006c08:	469e      	mov	lr, r3
 8006c0a:	4770      	bx	lr

08006c0c <_fini>:
 8006c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c0e:	bf00      	nop
 8006c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c12:	bc08      	pop	{r3}
 8006c14:	469e      	mov	lr, r3
 8006c16:	4770      	bx	lr
