<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln440_fu_50_p2" SOURCE="FC_Layer.cpp:440" VARIABLE="sub_ln440" MODULE="Block_.split10_proc" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln440_1_fu_70_p2" SOURCE="FC_Layer.cpp:440" VARIABLE="sub_ln440_1" MODULE="Block_.split10_proc" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="block_num_x_fu_90_p3" SOURCE="FC_Layer.cpp:440" VARIABLE="block_num_x" MODULE="Block_.split10_proc" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U2" SOURCE="FC_Layer.cpp:441" VARIABLE="mul_ln441" MODULE="Block_.split10_proc" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln441_fu_108_p2" SOURCE="FC_Layer.cpp:441" VARIABLE="sub_ln441" MODULE="Block_.split10_proc" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln441_fu_142_p3" SOURCE="FC_Layer.cpp:441" VARIABLE="select_ln441" MODULE="Block_.split10_proc" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln441_1_fu_150_p2" SOURCE="FC_Layer.cpp:441" VARIABLE="sub_ln441_1" MODULE="Block_.split10_proc" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln441_1_fu_156_p3" SOURCE="FC_Layer.cpp:441" VARIABLE="select_ln441_1" MODULE="Block_.split10_proc" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_fu_5715_p2" SOURCE="" VARIABLE="addr_offset" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_5721_p2" SOURCE="FC_Layer.cpp:27" VARIABLE="icmp_ln27" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_5726_p2" SOURCE="FC_Layer.cpp:27" VARIABLE="add_ln27_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_5747_p2" SOURCE="FC_Layer.cpp:27" VARIABLE="i_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_5753_p2" SOURCE="FC_Layer.cpp:27" VARIABLE="add_ln27" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next124_fu_5759_p2" SOURCE="" VARIABLE="indvars_iv_next124" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_5765_p2" SOURCE="FC_Layer.cpp:32" VARIABLE="icmp_ln32" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_5771_p3" SOURCE="FC_Layer.cpp:27" VARIABLE="select_ln27" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_5779_p3" SOURCE="FC_Layer.cpp:27" VARIABLE="select_ln27_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_2_fu_5787_p3" SOURCE="FC_Layer.cpp:27" VARIABLE="select_ln27_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_mid1_fu_5819_p2" SOURCE="FC_Layer.cpp:27" VARIABLE="addr_offset_mid1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_3_fu_5825_p3" SOURCE="FC_Layer.cpp:27" VARIABLE="select_ln27_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_4_fu_5833_p3" SOURCE="FC_Layer.cpp:27" VARIABLE="select_ln27_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_5_fu_5841_p3" SOURCE="FC_Layer.cpp:27" VARIABLE="select_ln27_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_6_fu_5849_p3" SOURCE="FC_Layer.cpp:27" VARIABLE="select_ln27_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_5877_p2" SOURCE="FC_Layer.cpp:42" VARIABLE="add_ln42" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_1_fu_5887_p2" SOURCE="FC_Layer.cpp:42" VARIABLE="addr_offset_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_5893_p2" SOURCE="FC_Layer.cpp:43" VARIABLE="add_ln43" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_5911_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_5926_p2" SOURCE="FC_Layer.cpp:44" VARIABLE="add_ln44" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_1_fu_5944_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_5959_p2" SOURCE="FC_Layer.cpp:45" VARIABLE="add_ln45" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_2_fu_5977_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_5992_p2" SOURCE="FC_Layer.cpp:46" VARIABLE="add_ln46" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_3_fu_6010_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_4_fu_6043_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_5_fu_6070_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_2_fu_6282_p2" SOURCE="FC_Layer.cpp:54" VARIABLE="addr_offset_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_6287_p2" SOURCE="FC_Layer.cpp:56" VARIABLE="add_ln56" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_6_fu_6305_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_6320_p2" SOURCE="FC_Layer.cpp:57" VARIABLE="add_ln57" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_7_fu_6338_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_6353_p2" SOURCE="FC_Layer.cpp:58" VARIABLE="add_ln58" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_8_fu_6371_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_6386_p2" SOURCE="FC_Layer.cpp:59" VARIABLE="add_ln59" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_9_fu_6404_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_10_fu_6437_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_11_fu_6464_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_3_fu_6479_p2" SOURCE="FC_Layer.cpp:65" VARIABLE="addr_offset_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6596_p2" SOURCE="FC_Layer.cpp:69" VARIABLE="add_ln69" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_12_fu_6613_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_6628_p2" SOURCE="FC_Layer.cpp:70" VARIABLE="add_ln70" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_13_fu_6645_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_6660_p2" SOURCE="FC_Layer.cpp:71" VARIABLE="add_ln71" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_14_fu_6677_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_6692_p2" SOURCE="FC_Layer.cpp:72" VARIABLE="add_ln72" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_15_fu_6709_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_16_fu_6741_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_17_fu_6767_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" VARIABLE="add_ln225_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U6" SOURCE="FC_Layer.cpp:96" VARIABLE="urem_ln96" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U7" SOURCE="FC_Layer.cpp:96" VARIABLE="mul_ln96" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_6785_p2" SOURCE="FC_Layer.cpp:96" VARIABLE="add_ln96" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U8" SOURCE="FC_Layer.cpp:96" VARIABLE="mul_ln96_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="15" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U11" SOURCE="FC_Layer.cpp:96" VARIABLE="mul_ln96_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="15" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_6818_p2" SOURCE="FC_Layer.cpp:96" VARIABLE="add_ln96_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U9" SOURCE="FC_Layer.cpp:96" VARIABLE="mul_ln96_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="15" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_6908_p2" SOURCE="FC_Layer.cpp:96" VARIABLE="add_ln96_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U12" SOURCE="FC_Layer.cpp:96" VARIABLE="mul_ln96_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="15" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_6913_p2" SOURCE="FC_Layer.cpp:96" VARIABLE="add_ln96_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U13" SOURCE="FC_Layer.cpp:96" VARIABLE="mul_ln96_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="15" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U14" SOURCE="FC_Layer.cpp:96" VARIABLE="mul_ln96_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="15" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U10" SOURCE="FC_Layer.cpp:96" VARIABLE="mul_ln96_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="15" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_6147_p2" SOURCE="FC_Layer.cpp:86" VARIABLE="add_ln86" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln86_fu_6153_p2" SOURCE="FC_Layer.cpp:86" VARIABLE="icmp_ln86" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_6159_p2" SOURCE="FC_Layer.cpp:32" VARIABLE="j_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_6165_p2" SOURCE="FC_Layer.cpp:32" VARIABLE="add_ln32" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next126_fu_6171_p2" SOURCE="FC_Layer.cpp:27" VARIABLE="indvars_iv_next126" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln153_fu_437_p2" SOURCE="FC_Layer.cpp:153" VARIABLE="icmp_ln153" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_443_p2" SOURCE="FC_Layer.cpp:153" VARIABLE="add_ln153" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln155_fu_485_p2" SOURCE="FC_Layer.cpp:155" VARIABLE="sub_ln155" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_495_p2" SOURCE="FC_Layer.cpp:155" VARIABLE="add_ln155" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_1_fu_505_p2" SOURCE="FC_Layer.cpp:155" VARIABLE="add_ln155_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln159_fu_533_p2" SOURCE="FC_Layer.cpp:159" VARIABLE="sub_ln159" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_648_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_1_fu_658_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_2_fu_672_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_3_fu_682_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_4_fu_692_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_5_fu_702_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_6_fu_712_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_7_fu_722_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_8_fu_732_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_9_fu_742_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_10_fu_752_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_11_fu_762_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_12_fu_772_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_13_fu_782_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_14_fu_792_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_15_fu_802_p2" SOURCE="FC_Layer.cpp:161" VARIABLE="add_ln161_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_153_8" LOOP="VITIS_LOOP_153_8" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln176_fu_148_p2" SOURCE="FC_Layer.cpp:176" VARIABLE="sub_ln176" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln168_fu_154_p2" SOURCE="FC_Layer.cpp:168" VARIABLE="icmp_ln168" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_159_p2" SOURCE="FC_Layer.cpp:168" VARIABLE="add_ln168" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_2_fu_168_p2" SOURCE="FC_Layer.cpp:168" VARIABLE="add_ln168_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln177_fu_174_p2" SOURCE="FC_Layer.cpp:177" VARIABLE="icmp_ln177" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln168_fu_179_p3" SOURCE="FC_Layer.cpp:168" VARIABLE="select_ln168" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln176_1_fu_211_p2" SOURCE="FC_Layer.cpp:176" VARIABLE="sub_ln176_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln168_1_fu_217_p3" SOURCE="FC_Layer.cpp:168" VARIABLE="select_ln168_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln168_2_fu_225_p3" SOURCE="FC_Layer.cpp:168" VARIABLE="select_ln168_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_fu_253_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_1_fu_263_p2" SOURCE="FC_Layer.cpp:178" VARIABLE="add_ln178_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_268_p2" SOURCE="FC_Layer.cpp:178" VARIABLE="add_ln178" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_279_p2" SOURCE="FC_Layer.cpp:177" VARIABLE="add_ln177" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_29s_27ns_29_1_1_U111" SOURCE="FC_Layer.cpp:189" VARIABLE="mul_ln189" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_16951_p2" SOURCE="FC_Layer.cpp:191" VARIABLE="add_ln191" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="base_offset_fu_16977_p2" SOURCE="FC_Layer.cpp:191" VARIABLE="base_offset" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln187_fu_16983_p2" SOURCE="FC_Layer.cpp:187" VARIABLE="icmp_ln187" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_16988_p2" SOURCE="FC_Layer.cpp:187" VARIABLE="add_ln187" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="block_x_3_fu_16997_p2" SOURCE="FC_Layer.cpp:187" VARIABLE="block_x_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln189_fu_17003_p2" SOURCE="FC_Layer.cpp:189" VARIABLE="icmp_ln189" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln187_fu_17008_p3" SOURCE="FC_Layer.cpp:187" VARIABLE="select_ln187" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_29s_27ns_29_1_1_U112" SOURCE="FC_Layer.cpp:189" VARIABLE="mul_ln189_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln187_1_fu_17025_p3" SOURCE="FC_Layer.cpp:187" VARIABLE="select_ln187_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_2_fu_17053_p2" SOURCE="FC_Layer.cpp:191" VARIABLE="add_ln191_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln187_2_fu_17059_p3" SOURCE="FC_Layer.cpp:187" VARIABLE="select_ln187_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln187_fu_17067_p2" SOURCE="FC_Layer.cpp:187" VARIABLE="xor_ln187" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln192_fu_17073_p2" SOURCE="FC_Layer.cpp:192" VARIABLE="icmp_ln192" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln187_fu_17079_p2" SOURCE="FC_Layer.cpp:187" VARIABLE="and_ln187" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln187_3_fu_17085_p3" SOURCE="FC_Layer.cpp:187" VARIABLE="select_ln187_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="block_y_3_fu_17093_p2" SOURCE="FC_Layer.cpp:189" VARIABLE="block_y_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln189_fu_17099_p2" SOURCE="FC_Layer.cpp:189" VARIABLE="or_ln189" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln189_fu_17105_p3" SOURCE="FC_Layer.cpp:189" VARIABLE="select_ln189" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_3_fu_17117_p2" SOURCE="FC_Layer.cpp:191" VARIABLE="add_ln191_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_4_fu_17143_p2" SOURCE="FC_Layer.cpp:191" VARIABLE="add_ln191_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln189_1_fu_17149_p3" SOURCE="FC_Layer.cpp:189" VARIABLE="select_ln189_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln189_2_fu_17157_p3" SOURCE="FC_Layer.cpp:189" VARIABLE="select_ln189_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_258_fu_17193_p2" SOURCE="FC_Layer.cpp:189" VARIABLE="empty_258" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U173" SOURCE="FC_Layer.cpp:189" VARIABLE="mul90" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U113" SOURCE="FC_Layer.cpp:189" VARIABLE="idx_y" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_17292_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U116" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U117" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_fu_18508_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_fu_18524_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_1_fu_18530_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_2_fu_18536_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_fu_18542_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_1_fu_18550_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_2_fu_18558_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_3_fu_18566_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_fu_18580_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_1_fu_18586_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_19_fu_18592_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_19" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U174" SOURCE="FC_Layer.cpp:199" VARIABLE="mul97" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U114" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_1_fu_17351_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U119" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U120" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_1_fu_18729_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_4_fu_18745_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_5_fu_18751_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_6_fu_18757_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_3_fu_18763_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_4_fu_18771_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_5_fu_18779_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_7_fu_18787_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_2_fu_18801_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_3_fu_18807_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_18_fu_18813_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_18" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U175" SOURCE="FC_Layer.cpp:199" VARIABLE="mul104" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U115" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_2_fu_17410_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U122" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U123" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_2_fu_18950_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_8_fu_18966_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_9_fu_18972_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_10_fu_18978_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_6_fu_18984_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_7_fu_18992_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_8_fu_19000_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_11_fu_19008_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_4_fu_19022_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_5_fu_19028_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_17_fu_19034_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U176" SOURCE="FC_Layer.cpp:199" VARIABLE="mul111" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U118" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_3_fu_17469_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U125" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U126" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_3_fu_19171_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_12_fu_19187_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_13_fu_19193_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_14_fu_19199_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_9_fu_19205_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_10_fu_19213_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_11_fu_19221_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_15_fu_19229_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_6_fu_19243_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_7_fu_19249_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_16_fu_19255_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_17382_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U177" SOURCE="FC_Layer.cpp:199" VARIABLE="mul118" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U121" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_4_fu_17528_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U128" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U129" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_4_fu_19392_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_16_fu_19408_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_17_fu_19414_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_18_fu_19420_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_18" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_12_fu_19426_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_13_fu_19434_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_14_fu_19442_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_19_fu_19450_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_19" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_8_fu_19464_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_9_fu_19470_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_15_fu_19476_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_1_fu_17441_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U178" SOURCE="FC_Layer.cpp:199" VARIABLE="mul125" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U124" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_5_fu_17587_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U131" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U132" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_5_fu_19613_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_20_fu_19629_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_20" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_21_fu_19635_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_21" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_22_fu_19641_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_22" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_15_fu_19647_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_16_fu_19655_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_17_fu_19663_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_23_fu_19671_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_23" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_10_fu_19685_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_11_fu_19691_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_14_fu_19697_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_2_fu_17500_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U179" SOURCE="FC_Layer.cpp:199" VARIABLE="mul132" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U127" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_6_fu_17646_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U134" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U135" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_6_fu_19834_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_24_fu_19850_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_24" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_25_fu_19856_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_25" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_26_fu_19862_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_26" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_18_fu_19868_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_18" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_19_fu_19876_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_19" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_20_fu_19884_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_20" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_27_fu_19892_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_27" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_12_fu_19906_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_13_fu_19912_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_13_fu_19918_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_3_fu_17559_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U180" SOURCE="FC_Layer.cpp:199" VARIABLE="mul139" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U130" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_7_fu_17705_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U137" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U138" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_7_fu_20055_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_28_fu_20071_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_28" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_29_fu_20077_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_29" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_30_fu_20083_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_30" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_21_fu_20089_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_21" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_22_fu_20097_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_22" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_23_fu_20105_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_23" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_31_fu_20113_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_31" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_14_fu_20127_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_15_fu_20133_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_12_fu_20139_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_4_fu_17618_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U181" SOURCE="FC_Layer.cpp:199" VARIABLE="mul146" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U133" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_8_fu_17764_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U140" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U141" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_8_fu_20276_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_32_fu_20292_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_32" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_33_fu_20298_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_33" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_34_fu_20304_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_34" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_24_fu_20310_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_24" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_25_fu_20318_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_25" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_26_fu_20326_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_26" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_35_fu_20334_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_35" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_16_fu_20348_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_17_fu_20354_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_11_fu_20360_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_5_fu_17677_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U182" SOURCE="FC_Layer.cpp:199" VARIABLE="mul153" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U136" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_9_fu_17823_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U143" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U144" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_9_fu_20497_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_36_fu_20513_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_36" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_37_fu_20519_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_37" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_38_fu_20525_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_38" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_27_fu_20531_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_27" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_28_fu_20539_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_28" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_29_fu_20547_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_29" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_39_fu_20555_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_39" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_18_fu_20569_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_18" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_19_fu_20575_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_19" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_10_fu_20581_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_6_fu_17736_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U183" SOURCE="FC_Layer.cpp:199" VARIABLE="mul160" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U139" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_10_fu_17882_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U146" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U147" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_10_fu_20718_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_40_fu_20734_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_40" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_41_fu_20740_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_41" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_42_fu_20746_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_42" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_30_fu_20752_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_30" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_31_fu_20760_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_31" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_32_fu_20768_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_32" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_43_fu_20776_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_43" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_20_fu_20790_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_20" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_21_fu_20796_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_21" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_9_fu_20802_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_7_fu_17795_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U184" SOURCE="FC_Layer.cpp:199" VARIABLE="mul167" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U142" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_11_fu_17941_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U149" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U150" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_11_fu_20939_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_44_fu_20955_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_44" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_45_fu_20961_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_45" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_46_fu_20967_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_46" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_33_fu_20973_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_33" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_34_fu_20981_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_34" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_35_fu_20989_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_35" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_47_fu_20997_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_47" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_22_fu_21011_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_22" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_23_fu_21017_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_23" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_8_fu_21023_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_8_fu_17854_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_8" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U185" SOURCE="FC_Layer.cpp:199" VARIABLE="mul174" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U145" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_12_fu_18000_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U152" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U153" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_12_fu_21160_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_48_fu_21176_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_48" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_49_fu_21182_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_49" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_50_fu_21188_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_50" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_36_fu_21194_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_36" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_37_fu_21202_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_37" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_38_fu_21210_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_38" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_51_fu_21218_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_51" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_24_fu_21232_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_24" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_25_fu_21238_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_25" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_7_fu_21244_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_7" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_9_fu_17913_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_9" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U186" SOURCE="FC_Layer.cpp:199" VARIABLE="mul181" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U148" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_13_fu_18059_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U155" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U156" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_13_fu_21381_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_52_fu_21397_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_52" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_53_fu_21403_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_53" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_54_fu_21409_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_54" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_39_fu_21415_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_39" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_40_fu_21423_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_40" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_41_fu_21431_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_41" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_55_fu_21439_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_55" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_26_fu_21453_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_26" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_27_fu_21459_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_27" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_6_fu_21465_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_6" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_10_fu_17972_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_10" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U187" SOURCE="FC_Layer.cpp:199" VARIABLE="mul188" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U151" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_14_fu_18118_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U158" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U159" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_14_fu_21602_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_56_fu_21618_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_56" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_57_fu_21624_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_57" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_58_fu_21630_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_58" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_42_fu_21636_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_42" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_43_fu_21644_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_43" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_44_fu_21652_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_44" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_59_fu_21660_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_59" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_28_fu_21674_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_28" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_29_fu_21680_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_29" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_5_fu_21686_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_5" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_11_fu_18031_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_11" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U188" SOURCE="FC_Layer.cpp:199" VARIABLE="mul195" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U154" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_15_fu_18177_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U161" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U162" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_15_fu_21823_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_60_fu_21839_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_60" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_61_fu_21845_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_61" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_62_fu_21851_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_62" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_45_fu_21857_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_45" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_46_fu_21865_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_46" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_47_fu_21873_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_47" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_63_fu_21881_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_63" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_30_fu_21895_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_30" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_31_fu_21901_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_31" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_4_fu_21907_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_4" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_12_fu_18090_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_12" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U189" SOURCE="FC_Layer.cpp:199" VARIABLE="mul202" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U157" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_16_fu_18236_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U164" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U165" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_16_fu_22044_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_16" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_64_fu_22060_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_64" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_65_fu_22066_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_65" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_66_fu_22072_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_66" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_48_fu_22078_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_48" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_49_fu_22086_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_49" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_50_fu_22094_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_50" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_67_fu_22102_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_67" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_32_fu_22116_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_32" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_33_fu_22122_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_33" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_3_fu_22128_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_13_fu_18149_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_13" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U190" SOURCE="FC_Layer.cpp:199" VARIABLE="mul209" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U160" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_18300_p0" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U167" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U168" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_17_fu_22265_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_17" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_68_fu_22281_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_68" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_69_fu_22287_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_69" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_70_fu_22293_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_70" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_51_fu_22299_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_51" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_52_fu_22307_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_52" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_53_fu_22315_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_53" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_71_fu_22323_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_71" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_34_fu_22337_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_34" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_35_fu_22343_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_35" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_2_fu_22349_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_2" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_14_fu_18208_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_14" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U191" SOURCE="FC_Layer.cpp:199" VARIABLE="mul216" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U163" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_18" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_18_fu_18338_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_18" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U169" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_18" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U170" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_18" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_18_fu_22486_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_18" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_72_fu_22502_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_72" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_73_fu_22508_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_73" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_74_fu_22514_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_74" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_54_fu_22520_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_54" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_55_fu_22528_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_55" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_56_fu_22536_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_56" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_75_fu_22544_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_75" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_36_fu_22558_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_36" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_37_fu_22564_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_37" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_1_fu_22570_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_15_fu_18267_p2" SOURCE="FC_Layer.cpp:199" VARIABLE="add_ln199_15" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U192" SOURCE="FC_Layer.cpp:199" VARIABLE="mul223" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="35" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_5ns_4_14_1_U166" SOURCE="FC_Layer.cpp:199" VARIABLE="idx_y_19" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_19_fu_18382_p2" SOURCE="FC_Layer.cpp:201" VARIABLE="add_ln201_19" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="13" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_8ns_7_36_1_U171" SOURCE="FC_Layer.cpp:201" VARIABLE="urem_ln201_19" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U172" SOURCE="FC_Layer.cpp:201" VARIABLE="mul_ln201_19" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_19_fu_22707_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="icmp_ln674_19" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_76_fu_22723_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_76" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_77_fu_22729_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_77" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_78_fu_22735_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_78" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_57_fu_22741_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_57" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_58_fu_22749_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_58" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln674_59_fu_22757_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="select_ln674_59" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_79_fu_22765_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="sub_ln674_79" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_38_fu_22779_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_38" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln674_39_fu_22785_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="lshr_ln674_39" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_s_fu_22791_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" VARIABLE="p_Result_s" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_17224_p2" SOURCE="FC_Layer.cpp:192" VARIABLE="add_ln192" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_17229_p2" SOURCE="FC_Layer.cpp:189" VARIABLE="add_ln189_1" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln189_3_fu_17235_p3" SOURCE="FC_Layer.cpp:189" VARIABLE="select_ln189_3" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln216_fu_79_p2" SOURCE="FC_Layer.cpp:216" VARIABLE="icmp_ln216" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_216_18" LOOP="VITIS_LOOP_216_18" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_85_p2" SOURCE="FC_Layer.cpp:216" VARIABLE="add_ln216" MODULE="ReadFromMem_Pipeline_VITIS_LOOP_216_18" LOOP="VITIS_LOOP_216_18" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U305" SOURCE="FC_Layer.cpp:19" VARIABLE="mul_ln19" MODULE="ReadFromMem" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U306" SOURCE="FC_Layer.cpp:19" VARIABLE="mul_ln19_1" MODULE="ReadFromMem" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln19_fu_1012_p2" SOURCE="FC_Layer.cpp:19" VARIABLE="sub_ln19" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_fu_1046_p3" SOURCE="FC_Layer.cpp:19" VARIABLE="select_ln19" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln19_1_fu_1053_p2" SOURCE="FC_Layer.cpp:19" VARIABLE="sub_ln19_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="block_count_fu_1059_p3" SOURCE="FC_Layer.cpp:19" VARIABLE="block_count" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_5ns_68_1_1_U307" SOURCE="FC_Layer.cpp:19" VARIABLE="bound" MODULE="ReadFromMem" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U308" SOURCE="FC_Layer.cpp:151" VARIABLE="mul_ln151" MODULE="ReadFromMem" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_1084_p2" SOURCE="./FC_Layer.hpp:32" VARIABLE="add_ln32" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U309" SOURCE="./FC_Layer.hpp:32" VARIABLE="mul_ln32" MODULE="ReadFromMem" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln32_fu_1160_p2" SOURCE="./FC_Layer.hpp:32" VARIABLE="sub_ln32" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_1186_p3" SOURCE="./FC_Layer.hpp:32" VARIABLE="select_ln32" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln32_1_fu_1193_p2" SOURCE="./FC_Layer.hpp:32" VARIABLE="sub_ln32_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_1_fu_1199_p3" SOURCE="./FC_Layer.hpp:32" VARIABLE="select_ln32_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="iact_count_fu_1210_p2" SOURCE="FC_Layer.cpp:151" VARIABLE="iact_count" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln152_fu_1262_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="sub_ln152" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="residual_fu_1542_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="residual" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U310" SOURCE="FC_Layer.cpp:166" VARIABLE="mul_ln166" MODULE="ReadFromMem" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln166_fu_1611_p2" SOURCE="FC_Layer.cpp:166" VARIABLE="sub_ln166" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln166_fu_1637_p3" SOURCE="FC_Layer.cpp:166" VARIABLE="select_ln166" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln166_1_fu_1644_p2" SOURCE="FC_Layer.cpp:166" VARIABLE="sub_ln166_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln166_1_fu_1660_p3" SOURCE="FC_Layer.cpp:166" VARIABLE="select_ln166_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="remaining_cycle_fu_1665_p2" SOURCE="FC_Layer.cpp:166" VARIABLE="remaining_cycle" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="mul256_fu_1279_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="mul256" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_1_fu_1285_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="addr_offset_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_259_fu_1303_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="empty_259" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_fu_1564_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="icmp" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add262_1_fu_1322_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="add262_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_260_fu_1339_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="empty_260" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp12444_fu_1580_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="icmp12444" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add262_2_fu_1364_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="add262_2" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_261_fu_1381_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="empty_261" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp261_3_fu_1650_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="cmp261_3" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add262_3_fu_1406_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="add262_3" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_262_fu_1423_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="empty_262" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp12447_fu_1596_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="icmp12447" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add262_4_fu_1448_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="add262_4" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_263_fu_1465_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="empty_263" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp261_5_fu_1655_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="cmp261_5" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add262_5_fu_1470_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="add262_5" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_264_fu_1487_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="empty_264" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln168_fu_1238_p2" SOURCE="FC_Layer.cpp:168" VARIABLE="sub_ln168" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_1671_p2" SOURCE="FC_Layer.cpp:168" VARIABLE="add_ln168" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_1_fu_1676_p2" SOURCE="FC_Layer.cpp:168" VARIABLE="add_ln168_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln173_fu_1682_p3" SOURCE="FC_Layer.cpp:173" VARIABLE="select_ln173" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp1_fu_1692_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp2_fu_1697_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp2" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp6_fu_1702_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp6" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp7_fu_1707_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp7" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp13_fu_1712_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp13" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp14_fu_1717_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp14" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp22_fu_1722_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp22" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp23_fu_1727_p2" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp23" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U311" SOURCE="FC_Layer.cpp:166" VARIABLE="mul_ln166_1" MODULE="ReadFromMem" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sel_tmp_fu_1807_p3" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sel_tmp3_fu_1814_p3" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp3" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sel_tmp8_fu_1822_p3" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp8" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sel_tmp15_fu_1830_p3" SOURCE="FC_Layer.cpp:152" VARIABLE="sel_tmp15" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="payload254_04_fu_1838_p3" SOURCE="FC_Layer.cpp:152" VARIABLE="payload254_04" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln184_fu_1105_p2" SOURCE="FC_Layer.cpp:184" VARIABLE="sub_ln184" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln184_1_fu_1124_p2" SOURCE="FC_Layer.cpp:184" VARIABLE="sub_ln184_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="block_num_x_fu_1143_p3" SOURCE="FC_Layer.cpp:184" VARIABLE="block_num_x" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U312" SOURCE="FC_Layer.cpp:185" VARIABLE="mul_ln185" MODULE="ReadFromMem" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln185_fu_1856_p2" SOURCE="FC_Layer.cpp:185" VARIABLE="sub_ln185" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln185_fu_1897_p3" SOURCE="FC_Layer.cpp:185" VARIABLE="select_ln185" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln185_1_fu_1905_p2" SOURCE="FC_Layer.cpp:185" VARIABLE="sub_ln185_1" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="block_num_y_fu_1911_p3" SOURCE="FC_Layer.cpp:185" VARIABLE="block_num_y" MODULE="ReadFromMem" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_33ns_61_1_1_U313" SOURCE="FC_Layer.cpp:184" VARIABLE="mul_ln184" MODULE="ReadFromMem" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln237_fu_565_p2" SOURCE="FC_Layer.cpp:237" VARIABLE="icmp_ln237" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_1_fu_571_p2" SOURCE="FC_Layer.cpp:237" VARIABLE="add_ln237_1" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_583_p2" SOURCE="FC_Layer.cpp:237" VARIABLE="add_ln237" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln241_fu_589_p2" SOURCE="FC_Layer.cpp:241" VARIABLE="icmp_ln241" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln237_fu_595_p3" SOURCE="FC_Layer.cpp:237" VARIABLE="select_ln237" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln237_1_fu_648_p3" SOURCE="FC_Layer.cpp:237" VARIABLE="select_ln237_1" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln237_2_fu_655_p3" SOURCE="FC_Layer.cpp:237" VARIABLE="select_ln237_2" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln237_3_fu_603_p3" SOURCE="FC_Layer.cpp:237" VARIABLE="select_ln237_3" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln414_fu_687_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="icmp_ln414" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_fu_693_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="sub_ln414" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln414_fu_699_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="select_ln414" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln414_1_fu_707_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="select_ln414_1" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln414_2_fu_715_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="select_ln414_2" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_1_fu_723_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="sub_ln414_1" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln414_fu_741_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="shl_ln414" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln414_3_fu_757_p3" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="select_ln414_3" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln414_1_fu_765_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="shl_ln414_1" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln414_fu_771_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="lshr_ln414" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln414_fu_777_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="and_ln414" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln414_fu_783_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="xor_ln414" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln414_1_fu_789_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="and_ln414_1" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln414_2_fu_795_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="and_ln414_2" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="processing_buffer_d0" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" VARIABLE="p_Result_s" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="tmp_105_fu_808_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:253" VARIABLE="tmp_105" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_615_p2" SOURCE="FC_Layer.cpp:241" VARIABLE="j" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln241_1_fu_621_p2" SOURCE="FC_Layer.cpp:241" VARIABLE="icmp_ln241_1" MODULE="CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln229_fu_263_p2" SOURCE="FC_Layer.cpp:229" VARIABLE="icmp_ln229" MODULE="CreateBitMask" LOOP="VITIS_LOOP_229_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_269_p2" SOURCE="FC_Layer.cpp:229" VARIABLE="add_ln229" MODULE="CreateBitMask" LOOP="VITIS_LOOP_229_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln341_fu_70_p2" SOURCE="FC_Layer.cpp:341" VARIABLE="icmp_ln341" MODULE="RunDataFlow_Pipeline_VITIS_LOOP_341_1" LOOP="VITIS_LOOP_341_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_76_p2" SOURCE="FC_Layer.cpp:341" VARIABLE="add_ln341" MODULE="RunDataFlow_Pipeline_VITIS_LOOP_341_1" LOOP="VITIS_LOOP_341_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln291_fu_79_p2" SOURCE="FC_Layer.cpp:291" VARIABLE="icmp_ln291" MODULE="DPEComputation_Pipeline_VITIS_LOOP_291_2" LOOP="VITIS_LOOP_291_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_fu_85_p2" SOURCE="FC_Layer.cpp:291" VARIABLE="add_ln291" MODULE="DPEComputation_Pipeline_VITIS_LOOP_291_2" LOOP="VITIS_LOOP_291_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_1_fu_95_p2" SOURCE="FC_Layer.cpp:292" VARIABLE="add_ln292_1" MODULE="DPEComputation_Pipeline_VITIS_LOOP_291_2" LOOP="VITIS_LOOP_291_2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln287_fu_54_p2" SOURCE="FC_Layer.cpp:287" VARIABLE="icmp_ln287" MODULE="DPEComputation_Pipeline_VITIS_LOOP_287_1" LOOP="VITIS_LOOP_287_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_60_p2" SOURCE="FC_Layer.cpp:287" VARIABLE="add_ln287" MODULE="DPEComputation_Pipeline_VITIS_LOOP_287_1" LOOP="VITIS_LOOP_287_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln256_fu_735_p2" SOURCE="FC_Layer.cpp:256" VARIABLE="icmp_ln256" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_741_p2" SOURCE="" VARIABLE="sub" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_771_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_1_fu_1426_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_1" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_2_fu_1436_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_2" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_3_fu_1454_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_3" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_4_fu_1464_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_4" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_5_fu_1482_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_5" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_6_fu_1492_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_6" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_7_fu_1510_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_7" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_8_fu_1520_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_8" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_9_fu_1538_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_9" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_10_fu_1548_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_10" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_11_fu_1566_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_11" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_12_fu_1576_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_12" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_13_fu_1594_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_13" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_14_fu_1604_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_14" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_15_fu_1622_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_15" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_16_fu_1632_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_16" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_17_fu_1672_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_17" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_18_fu_1730_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_18" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_19_fu_1740_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_19" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_20_fu_1758_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_20" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_21_fu_1768_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_21" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_22_fu_1786_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_22" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_23_fu_1796_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_23" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_24_fu_1814_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_24" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_25_fu_1824_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_25" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_26_fu_1842_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_26" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_27_fu_1852_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_27" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_28_fu_1870_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_28" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_29_fu_1880_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_29" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_30_fu_1898_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_30" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_31_fu_1908_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_31" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_32_fu_1926_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_32" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_33_fu_1936_p2" SOURCE="FC_Layer.cpp:260" VARIABLE="add_ln260_33" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln263_fu_793_p2" SOURCE="FC_Layer.cpp:263" VARIABLE="icmp_ln263" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_fu_843_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_1_fu_887_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_1" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_2_fu_898_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_2" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_3_fu_909_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_3" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_4_fu_920_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_4" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_5_fu_931_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_5" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_6_fu_942_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_6" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_7_fu_953_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_7" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_8_fu_964_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_8" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_9_fu_975_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_9" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_10_fu_986_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_10" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_11_fu_997_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_11" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_12_fu_1008_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_12" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_13_fu_1019_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_13" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_14_fu_1030_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_14" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_15_fu_1041_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_15" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_16_fu_1052_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" VARIABLE="add_ln736_16" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U548" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_1" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1970_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U549" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_3" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_1_fu_1993_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_1" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U550" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_5" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_2016_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_2" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U551" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_7" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_2039_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_3" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U552" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_9" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_2062_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_4" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U553" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_11" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_2085_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_5" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U554" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_13" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_2108_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_6" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U555" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_15" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_2131_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_7" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U556" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_17" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_8_fu_2154_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_8" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U557" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_19" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_2177_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_9" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U558" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_21" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_2200_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_10" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U559" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_23" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_2223_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_11" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U560" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_25" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_2246_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_12" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U561" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_27" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_2269_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_13" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U562" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_29" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_2292_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_14" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U563" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_31" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_2315_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_15" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U564" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_33" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_16_fu_2338_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_16" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U565" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_35" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_2361_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_17" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U566" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_37" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_2384_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_18" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U567" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" VARIABLE="r_V_39" MODULE="DPEUnit" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_19_fu_2407_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" VARIABLE="ret_V_19" MODULE="DPEUnit" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln296_fu_85_p2" SOURCE="FC_Layer.cpp:296" VARIABLE="icmp_ln296" MODULE="DPEComputation_Pipeline_VITIS_LOOP_296_3" LOOP="VITIS_LOOP_296_3" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_91_p2" SOURCE="FC_Layer.cpp:296" VARIABLE="add_ln296" MODULE="DPEComputation_Pipeline_VITIS_LOOP_296_3" LOOP="VITIS_LOOP_296_3" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1551_fu_111_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1551" VARIABLE="icmp_ln1551" MODULE="DPEComputation_Pipeline_VITIS_LOOP_296_3" LOOP="VITIS_LOOP_296_3" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="grp_DPEUnit_fu_63_iact_idx" SOURCE="FC_Layer.cpp:298" VARIABLE="broadcast_idx" MODULE="DPEComputation_Pipeline_VITIS_LOOP_296_3" LOOP="VITIS_LOOP_296_3" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln303_fu_81_p2" SOURCE="FC_Layer.cpp:303" VARIABLE="icmp_ln303" MODULE="DPEComputation_Pipeline_VITIS_LOOP_303_4" LOOP="VITIS_LOOP_303_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln303_fu_87_p2" SOURCE="FC_Layer.cpp:303" VARIABLE="add_ln303" MODULE="DPEComputation_Pipeline_VITIS_LOOP_303_4" LOOP="VITIS_LOOP_303_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_1_fu_97_p2" SOURCE="FC_Layer.cpp:305" VARIABLE="add_ln305_1" MODULE="DPEComputation_Pipeline_VITIS_LOOP_303_4" LOOP="VITIS_LOOP_303_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_2_fu_103_p2" SOURCE="FC_Layer.cpp:305" VARIABLE="add_ln305_2" MODULE="DPEComputation_Pipeline_VITIS_LOOP_303_4" LOOP="VITIS_LOOP_303_4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="local_output_buf_V_U" SOURCE="FC_Layer.cpp:284" VARIABLE="local_output_buf_V" MODULE="DPEComputation" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln286_fu_92_p2" SOURCE="FC_Layer.cpp:286" VARIABLE="icmp_ln286" MODULE="DPEComputation" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_118_p2" SOURCE="FC_Layer.cpp:292" VARIABLE="add_ln292" MODULE="DPEComputation" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_fu_143_p2" SOURCE="FC_Layer.cpp:305" VARIABLE="add_ln305" MODULE="DPEComputation" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="IACT_TEMP_BUFFER_V_U" SOURCE="FC_Layer.cpp:442" VARIABLE="IACT_TEMP_BUFFER_V" MODULE="RunDataFlow" LOOP="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="first_processing_buffer_V_U" SOURCE="FC_Layer.cpp:415" VARIABLE="first_processing_buffer_V" MODULE="RunDataFlow" LOOP="" DSP="0" BRAM="18" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="second_processing_buffer_V_U" SOURCE="FC_Layer.cpp:416" VARIABLE="second_processing_buffer_V" MODULE="RunDataFlow" LOOP="" DSP="0" BRAM="18" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="first_bit_buffer_weights_V_U" SOURCE="FC_Layer.cpp:420" VARIABLE="first_bit_buffer_weights_V" MODULE="RunDataFlow" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="second_bit_buffer_weights_V_U" SOURCE="FC_Layer.cpp:421" VARIABLE="second_bit_buffer_weights_V" MODULE="RunDataFlow" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_32_1_1_U589" SOURCE="" VARIABLE="mul2_i" MODULE="RunDataFlow" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_285_p2" SOURCE="" VARIABLE="sub_i" MODULE="RunDataFlow" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_297_p2" SOURCE="FC_Layer.cpp:352" VARIABLE="add_ln352" MODULE="RunDataFlow" LOOP="VITIS_LOOP_352_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln352_fu_306_p2" SOURCE="FC_Layer.cpp:352" VARIABLE="icmp_ln352" MODULE="RunDataFlow" LOOP="VITIS_LOOP_352_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_311_p2" SOURCE="FC_Layer.cpp:352" VARIABLE="i_3" MODULE="RunDataFlow" LOOP="VITIS_LOOP_352_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln357_fu_330_p2" SOURCE="FC_Layer.cpp:357" VARIABLE="icmp_ln357" MODULE="RunDataFlow" LOOP="VITIS_LOOP_352_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_335_p2" SOURCE="FC_Layer.cpp:357" VARIABLE="j_1" MODULE="RunDataFlow" LOOP="VITIS_LOOP_352_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="batch_fu_341_p2" SOURCE="FC_Layer.cpp:358" VARIABLE="batch" MODULE="RunDataFlow" LOOP="VITIS_LOOP_352_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln359_fu_350_p2" SOURCE="FC_Layer.cpp:359" VARIABLE="icmp_ln359" MODULE="RunDataFlow" LOOP="VITIS_LOOP_352_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln329_fu_143_p2" SOURCE="FC_Layer.cpp:329" VARIABLE="icmp_ln329" MODULE="OutputBuffer_Pipeline_VITIS_LOOP_329_1" LOOP="VITIS_LOOP_329_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln335_fu_149_p2" SOURCE="FC_Layer.cpp:335" VARIABLE="add_ln335" MODULE="OutputBuffer_Pipeline_VITIS_LOOP_329_1" LOOP="VITIS_LOOP_329_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln640_fu_179_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_ref.h:640" VARIABLE="add_ln640" MODULE="OutputBuffer_Pipeline_VITIS_LOOP_329_1" LOOP="VITIS_LOOP_329_1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U634" SOURCE="" VARIABLE="mul1" MODULE="OutputBuffer" LOOP="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_fu_109_p2" SOURCE="" VARIABLE="p_neg" MODULE="OutputBuffer" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_t_fu_154_p2" SOURCE="" VARIABLE="p_neg_t" MODULE="OutputBuffer" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="div_fu_163_p3" SOURCE="" VARIABLE="div" MODULE="OutputBuffer" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln329_fu_145_p2" SOURCE="FC_Layer.cpp:329" VARIABLE="icmp_ln329" MODULE="OutputBuffer" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="Wt_Y_c_U" SOURCE="" VARIABLE="Wt_Y_c" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="X_c_U" SOURCE="" VARIABLE="X_c" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="iacts_stream_U" SOURCE="FC_Layer.cpp:426" VARIABLE="iacts_stream" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_0_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_0" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_1_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_1" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_2_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_2" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_3_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_3" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_4_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_4" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_5_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_5" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_6_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_6" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_7_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_7" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_8_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_8" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_9_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_9" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_10_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_10" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_11_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_11" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_12_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_12" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_13_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_13" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_14_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_14" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_15_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_15" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_16_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_16" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_17_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_17" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_18_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_18" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_19_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_19" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_20_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_20" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_21_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_21" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_22_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_22" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_23_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_23" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_24_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_24" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_25_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_25" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_26_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_26" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_27_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_27" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_28_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_28" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_29_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_29" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_30_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_30" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_31_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_31" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_32_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_32" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_33_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_33" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_34_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_34" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_35_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_35" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_36_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_36" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_37_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_37" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_38_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_38" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_39_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_39" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_40_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_40" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_41_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_41" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_42_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_42" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_43_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_43" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_44_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_44" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_45_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_45" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_46_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_46" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_47_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_47" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_48_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_48" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_49_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_49" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_50_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_50" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_51_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_51" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_52_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_52" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_53_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_53" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_54_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_54" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_55_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_55" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_56_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_56" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_57_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_57" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_58_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_58" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_59_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_59" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_60_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_60" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_61_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_61" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_62_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_62" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_63_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_63" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_64_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_64" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_65_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_65" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_66_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_66" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_67_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_67" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_68_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_68" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_69_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_69" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="uram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_70_U" SOURCE="FC_Layer.cpp:411" VARIABLE="weight_buffer_V_70" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="4"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="iact_buffer_V_U" SOURCE="FC_Layer.cpp:422" VARIABLE="iact_buffer_V" MODULE="LINEAR" LOOP="" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_0_U" SOURCE="" VARIABLE="weights_stream_V_V_0" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_1_U" SOURCE="" VARIABLE="weights_stream_V_V_1" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_2_U" SOURCE="" VARIABLE="weights_stream_V_V_2" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_3_U" SOURCE="" VARIABLE="weights_stream_V_V_3" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_4_U" SOURCE="" VARIABLE="weights_stream_V_V_4" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_5_U" SOURCE="" VARIABLE="weights_stream_V_V_5" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_6_U" SOURCE="" VARIABLE="weights_stream_V_V_6" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_7_U" SOURCE="" VARIABLE="weights_stream_V_V_7" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_8_U" SOURCE="" VARIABLE="weights_stream_V_V_8" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_9_U" SOURCE="" VARIABLE="weights_stream_V_V_9" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_10_U" SOURCE="" VARIABLE="weights_stream_V_V_10" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_11_U" SOURCE="" VARIABLE="weights_stream_V_V_11" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_12_U" SOURCE="" VARIABLE="weights_stream_V_V_12" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_13_U" SOURCE="" VARIABLE="weights_stream_V_V_13" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_14_U" SOURCE="" VARIABLE="weights_stream_V_V_14" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_15_U" SOURCE="" VARIABLE="weights_stream_V_V_15" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_16_U" SOURCE="" VARIABLE="weights_stream_V_V_16" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_17_U" SOURCE="" VARIABLE="weights_stream_V_V_17" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_18_U" SOURCE="" VARIABLE="weights_stream_V_V_18" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_19_U" SOURCE="" VARIABLE="weights_stream_V_V_19" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_20_U" SOURCE="" VARIABLE="weights_stream_V_V_20" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_21_U" SOURCE="" VARIABLE="weights_stream_V_V_21" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_22_U" SOURCE="" VARIABLE="weights_stream_V_V_22" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_23_U" SOURCE="" VARIABLE="weights_stream_V_V_23" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_24_U" SOURCE="" VARIABLE="weights_stream_V_V_24" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_25_U" SOURCE="" VARIABLE="weights_stream_V_V_25" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_26_U" SOURCE="" VARIABLE="weights_stream_V_V_26" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_27_U" SOURCE="" VARIABLE="weights_stream_V_V_27" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_28_U" SOURCE="" VARIABLE="weights_stream_V_V_28" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_29_U" SOURCE="" VARIABLE="weights_stream_V_V_29" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_30_U" SOURCE="" VARIABLE="weights_stream_V_V_30" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_31_U" SOURCE="" VARIABLE="weights_stream_V_V_31" MODULE="LINEAR" LOOP="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buf_V_U" SOURCE="FC_Layer.cpp:435" VARIABLE="output_buf_V" MODULE="LINEAR" LOOP="" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="ifc7_c_channel_U" SOURCE="" VARIABLE="ifc7_c_channel" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_num_x_loc_channel_U" SOURCE="" VARIABLE="block_num_x_loc_channel" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_num_y_cast_loc_channel_U" SOURCE="" VARIABLE="block_num_y_cast_loc_channel" MODULE="LINEAR" LOOP="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
