pub const RESETS_USBCTRL_BIT: u32 = 1 << 24;
pub const RESETS_UART1_BIT: u32 = 1 << 23;
pub const RESETS_UART0_BIT: u32 = 1 << 22;
pub const RESETS_TIMER_BIT: u32 = 1 << 21;
pub const RESETS_TBMAN_BIT: u32 = 1 << 20;
pub const RESETS_SYSINFO_BIT: u32 = 1 << 19;
pub const RESETS_SYSCFG_BIT: u32 = 1 << 18;
pub const RESETS_SPI1_BIT: u32 = 1 << 17;
pub const RESETS_SPI0_BIT: u32 = 1 << 16;
pub const RESETS_RTC_BIT: u32 = 1 << 15;
pub const RESETS_PWM_BIT: u32 = 1 << 14;
pub const RESETS_PLL_USB_BIT: u32 = 1 << 13;
pub const RESETS_PLL_SYS_BIT: u32 = 1 << 12;
pub const RESETS_PIO1_BIT: u32 = 1 << 11;
pub const RESETS_PIO0_BIT: u32 = 1 << 10;
pub const RESETS_PADS_QSPI_BIT: u32 = 1 << 9;
pub const RESETS_PADS_BANK0_BIT: u32 = 1 << 8;
pub const RESETS_JTAG_BIT: u32 = 1 << 7;
pub const RESETS_IO_QSPI_BIT: u32 = 1 << 6;
pub const RESETS_IO_BANK0_BIT: u32 = 1 << 5;
pub const RESETS_I2C1_BIT: u32 = 1 << 4;
pub const RESETS_I2C0_BIT: u32 = 1 << 3;
pub const RESETS_DMA_BIT: u32 = 1 << 2;
pub const RESETS_BUSCTRL_BIT: u32 = 1 << 1;
pub const RESETS_ADC_BIT: u32 = 1 << 0;