// Seed: 2183453982
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output logic id_7
);
  type_15(
      id_6, id_2 + 1'b0, ~id_4
  );
  logic id_8;
  reg   id_9;
  logic id_10;
  initial begin
    id_2 <= id_9;
    id_2 = 1;
  end
endmodule
