# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:15 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 16:27:16 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:16 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 16:27:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:16 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 16:27:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:16 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 16:27:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:16 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 16:27:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:16 on Jun 05,2021
# vlog -reportprogress 300 ./next_counter.sv 
# -- Compiling module next_counter
# ** Error: ./next_counter.sv(15): (vlog-2110) Illegal reference to net "next_out".
# ** Error: ./next_counter.sv(18): (vlog-2110) Illegal reference to net "next_out".
# -- Compiling module next_counter_testbench
# End time: 16:27:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./next_counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:06 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 16:39:06 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:06 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 16:39:06 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:06 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 16:39:06 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:06 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 16:39:06 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:06 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 16:39:06 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:07 on Jun 05,2021
# vlog -reportprogress 300 ./next_counter.sv 
# -- Compiling module next_counter
# ** Error: ./next_counter.sv(12): (vlog-2110) Illegal reference to net "next_out".
# ** Error: ./next_counter.sv(16): (vlog-2110) Illegal reference to net "next_out".
# ** Error: ./next_counter.sv(19): (vlog-2110) Illegal reference to net "next_out".
# -- Compiling module next_counter_testbench
# End time: 16:39:07 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./next_counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 16:41:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 16:41:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 16:41:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 16:41:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:09 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 16:41:09 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:09 on Jun 05,2021
# vlog -reportprogress 300 ./next_counter.sv 
# -- Compiling module next_counter
# -- Compiling module next_counter_testbench
# 
# Top level modules:
# 	next_counter_testbench
# End time: 16:41:09 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work next_counter_testbench 
# Start time: 16:41:09 on Jun 05,2021
# Loading sv_std.std
# Loading work.next_counter_testbench
# Loading work.next_counter
# ** Warning: (vsim-3017) ./next_counter.sv(31): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /next_counter_testbench/dut File: ./next_counter.sv
# ** Warning: (vsim-3722) ./next_counter.sv(31): [TFMPC] - Missing connection for port 'Clock'.
# ** Warning: (vsim-3722) ./next_counter.sv(31): [TFMPC] - Missing connection for port 'next_out'.
# ** Error: Cannot open macro file: next_counter_wave.do
# Error in macro ./runlab.do line 23
# Cannot open macro file: next_counter_wave.do
#     while executing
# "do next_counter_wave.do"
add wave -position end  sim:/next_counter_testbench/S
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlftyg66yd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyg66yd
add wave -position end  sim:/next_counter_testbench/increment
add wave -position end  sim:/next_counter_testbench/test
add wave -position end  sim:/next_counter_testbench/Reset
add wave -position end  sim:/next_counter_testbench/clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/cse369/FlappyBird/next_counter_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:15 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 16:43:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:15 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 16:43:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:15 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 16:43:16 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:16 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 16:43:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:16 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 16:43:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:16 on Jun 05,2021
# vlog -reportprogress 300 ./next_counter.sv 
# -- Compiling module next_counter
# -- Compiling module next_counter_testbench
# 
# Top level modules:
# 	next_counter_testbench
# End time: 16:43:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:43:19 on Jun 05,2021, Elapsed time: 0:02:10
# Errors: 3, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work next_counter_testbench 
# Start time: 16:43:19 on Jun 05,2021
# Loading sv_std.std
# Loading work.next_counter_testbench
# Loading work.next_counter
# ** Warning: (vsim-3017) ./next_counter.sv(31): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /next_counter_testbench/dut File: ./next_counter.sv
# ** Warning: (vsim-3722) ./next_counter.sv(31): [TFMPC] - Missing connection for port 'Clock'.
# ** Warning: (vsim-3722) ./next_counter.sv(31): [TFMPC] - Missing connection for port 'next_out'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlftjtzqrn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjtzqrn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./next_counter.sv(103)
#    Time: 3500 ps  Iteration: 1  Instance: /next_counter_testbench
# Break in Module next_counter_testbench at ./next_counter.sv line 103
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:25 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 18:02:25 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:25 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 18:02:25 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:25 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 18:02:26 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:26 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 18:02:26 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:26 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 18:02:26 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:26 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# 
# Top level modules:
# 	hex1
# End time: 18:02:26 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:26 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# ** Error (suppressible): (vlog-7061) ./counter.sv(14): Variable 'a' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(8).
# ** Error (suppressible): (vlog-7061) ./counter.sv(15): Variable 'b' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(9).
# ** Error (suppressible): (vlog-7061) ./counter.sv(16): Variable 'c' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(10).
# ** Error (suppressible): (vlog-7061) ./counter.sv(20): Variable 'c' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(10).
# ** Error (suppressible): (vlog-7061) ./counter.sv(21): Variable 'b' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(9).
# ** Error (suppressible): (vlog-7061) ./counter.sv(23): Variable 'c' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(10).
# ** Error (suppressible): (vlog-7061) ./counter.sv(24): Variable 'b' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(9).
# ** Error (suppressible): (vlog-7061) ./counter.sv(25): Variable 'a' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(8).
# ** Error (suppressible): (vlog-7061) ./counter.sv(27): Variable 'a' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(8).
# ** Error (suppressible): (vlog-7061) ./counter.sv(28): Variable 'b' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(9).
# ** Error (suppressible): (vlog-7061) ./counter.sv(29): Variable 'c' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(10).
# ** Error (suppressible): (vlog-7061) ./counter.sv(31): Variable 'c' driven in an always_ff block, may not be driven by any other process. See ./counter.sv(10).
# -- Compiling module counter_testbench
# End time: 18:02:26 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:21 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 18:07:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:21 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 18:07:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:21 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 18:07:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:21 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 18:07:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:21 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 18:07:22 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:22 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# 
# Top level modules:
# 	hex1
# End time: 18:07:22 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:22 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 18:07:22 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:07:28 on Jun 05,2021, Elapsed time: 1:24:09
# Errors: 3, Warnings: 15
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 18:07:28 on Jun 05,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Error: Cannot open macro file: counter_wave.do
# Error in macro ./runlab.do line 24
# Cannot open macro file: counter_wave.do
#     while executing
# "do counter_wave.do"
add wave -position end  sim:/counter_testbench/a
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlft0jawdj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0jawdj
add wave -position end  sim:/counter_testbench/b
add wave -position end  sim:/counter_testbench/c
add wave -position end  sim:/counter_testbench/inc
add wave -position end  sim:/counter_testbench/game_over
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:21 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 18:10:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:22 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 18:10:22 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:22 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 18:10:22 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:22 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 18:10:22 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:22 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 18:10:22 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:22 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# 
# Top level modules:
# 	hex1
# End time: 18:10:23 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 18:10:23 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:10:26 on Jun 05,2021, Elapsed time: 0:02:58
# Errors: 3, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 18:10:26 on Jun 05,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Error: Cannot open macro file: counter_wave.do
# Error in macro ./runlab.do line 24
# Cannot open macro file: counter_wave.do
#     while executing
# "do counter_wave.do"
add wave -position end  sim:/counter_testbench/a
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlftnd284h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnd284h
add wave -position end  sim:/counter_testbench/b
add wave -position end  sim:/counter_testbench/c
add wave -position end  sim:/counter_testbench/inc
add wave -position end  sim:/counter_testbench/game_over
add wave -position end  sim:/counter_testbench/test
add wave -position 0  sim:/counter_testbench/clk
add wave -position end  sim:/counter_testbench/S
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/cse369/FlappyBird/counter_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:27 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 18:12:27 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:27 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 18:12:27 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:27 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 18:12:27 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:27 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 18:12:27 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:27 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 18:12:27 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:28 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# 
# Top level modules:
# 	hex1
# End time: 18:12:28 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:28 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 18:12:28 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:12:31 on Jun 05,2021, Elapsed time: 0:02:05
# Errors: 3, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 18:12:31 on Jun 05,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlfty677kd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty677kd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(149)
#    Time: 5100 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:20 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 18:19:20 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:20 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 18:19:20 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:20 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 18:19:21 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:21 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 18:19:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:21 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 18:19:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:21 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# 
# Top level modules:
# 	hex1
# End time: 18:19:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:21 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 18:19:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:19:33 on Jun 05,2021, Elapsed time: 0:07:02
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 18:19:33 on Jun 05,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlft0echy9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0echy9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(139)
#    Time: 4100 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 139
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:09 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 19:03:09 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:09 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 19:03:09 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:10 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 19:03:10 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:10 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 19:03:10 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:10 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 19:03:10 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:10 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# 
# Top level modules:
# 	hex1
# End time: 19:03:10 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:10 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 19:03:10 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:03:20 on Jun 05,2021, Elapsed time: 0:43:47
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 19:03:20 on Jun 05,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlftqm46hs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqm46hs
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(72)
#    Time: 200200 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:14 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 19:25:15 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:15 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 19:25:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:15 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 19:25:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:15 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 19:25:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:16 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 19:25:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:16 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# 
# Top level modules:
# 	hex1
# End time: 19:25:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:16 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 19:25:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:27:06 on Jun 05,2021, Elapsed time: 0:23:46
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 19:27:06 on Jun 05,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlfthbknvd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthbknvd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(76)
#    Time: 200200 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 76
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:28 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 19:30:28 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:28 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 19:30:28 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:28 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 19:30:28 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:28 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 19:30:29 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:29 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 19:30:29 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:29 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# 
# Top level modules:
# 	hex1
# End time: 19:30:29 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:29 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 19:30:29 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:30:38 on Jun 05,2021, Elapsed time: 0:03:32
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 19:30:39 on Jun 05,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlftrxxtg8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrxxtg8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(75)
#    Time: 200200 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:20 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 19:50:20 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:20 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 19:50:20 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:20 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 19:50:21 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:21 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(40): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 19:50:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:21 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 19:50:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:21 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# 
# Top level modules:
# 	hex1
# End time: 19:50:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:21 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 19:50:21 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:50:30 on Jun 05,2021, Elapsed time: 0:19:51
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 19:50:31 on Jun 05,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlft1aid7j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1aid7j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(79)
#    Time: 200200 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 79
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:47 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 23:11:47 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:47 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 23:11:47 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:48 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 23:11:48 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:48 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 23:11:49 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:49 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 23:11:49 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:49 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# -- Compiling module hex1_testbench
# 
# Top level modules:
# 	hex1_testbench
# End time: 23:11:52 on Jun 05,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:52 on Jun 05,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:11:52 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:12:00 on Jun 05,2021, Elapsed time: 3:21:29
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 23:12:00 on Jun 05,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlft798ygy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft798ygy
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(79)
#    Time: 200200 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 79
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:29 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 23:12:30 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:30 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 23:12:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:30 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 23:12:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:30 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 23:12:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:30 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 23:12:31 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:31 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# -- Compiling module hex1_testbench
# 
# Top level modules:
# 	hex1_testbench
# End time: 23:12:31 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:12:37 on Jun 05,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work hex1_testbench 
# Start time: 23:12:37 on Jun 05,2021
# Loading sv_std.std
# Loading work.hex1_testbench
# Loading work.hex1
# ** Fatal: (vsim-3365) ./hex1.sv(67): Too many port connections. Expected 8, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /hex1_testbench/dut File: ./hex1.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:18 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 23:15:18 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:18 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 23:15:18 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:18 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 23:15:18 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:19 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 23:15:19 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:19 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 23:15:19 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:19 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# -- Compiling module hex1_testbench
# 
# Top level modules:
# 	hex1_testbench
# End time: 23:15:19 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hex1_testbench 
# Start time: 23:12:37 on Jun 05,2021
# Loading sv_std.std
# Loading work.hex1_testbench
# Loading work.hex1
# ** Fatal: (vsim-3365) ./hex1.sv(67): Too many port connections. Expected 8, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /hex1_testbench/dut File: ./hex1.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:15 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 23:20:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:15 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 23:20:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:15 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 23:20:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:15 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 23:20:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:15 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 23:20:15 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:16 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# -- Compiling module hex1_testbench
# 
# Top level modules:
# 	hex1_testbench
# End time: 23:20:16 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hex1_testbench 
# Start time: 23:12:37 on Jun 05,2021
# Loading sv_std.std
# Loading work.hex1_testbench
# Loading work.hex1
# ** Warning: (vsim-3015) ./hex1.sv(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'counter3'. The port definition is at: ./hex1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /hex1_testbench/dut File: ./hex1.sv
# ** Error: Cannot open macro file: hex1_wave.do
# Error in macro ./runlab.do line 23
# Cannot open macro file: hex1_wave.do
#     while executing
# "do hex1_wave.do"
add wave -position end  sim:/hex1_testbench/counter1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlft4zmxr7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4zmxr7
add wave -position end  sim:/hex1_testbench/counter2
add wave -position end  sim:/hex1_testbench/counter3
add wave -position end  sim:/hex1_testbench/hex1
add wave -position end  sim:/hex1_testbench/hex2
add wave -position end  sim:/hex1_testbench/hex3
add wave -position end  sim:/hex1_testbench/Clock
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/cse369/FlappyBird/hex1_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:57 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 23:21:57 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:57 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 23:21:57 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:57 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 23:21:57 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:58 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 23:21:58 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:58 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 23:21:58 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:58 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# -- Compiling module hex1_testbench
# 
# Top level modules:
# 	hex1_testbench
# End time: 23:21:58 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:22:06 on Jun 05,2021, Elapsed time: 0:09:29
# Errors: 5, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work hex1_testbench 
# Start time: 23:22:07 on Jun 05,2021
# Loading sv_std.std
# Loading work.hex1_testbench
# Loading work.hex1
# ** Warning: (vsim-3015) ./hex1.sv(66): [PCDPC] - Port size (4) does not match connection size (1) for port 'counter3'. The port definition is at: ./hex1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /hex1_testbench/dut File: ./hex1.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlft0tiec9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0tiec9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hex1.sv(87)
#    Time: 700 ps  Iteration: 1  Instance: /hex1_testbench
# Break in Module hex1_testbench at ./hex1.sv line 87
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:34 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 23:26:34 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:34 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 23:26:34 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:34 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 23:26:34 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:35 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 23:26:35 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:35 on Jun 05,2021
# vlog -reportprogress 300 ./game_status.sv 
# -- Compiling module game_status
# -- Compiling module game_status_testbench
# 
# Top level modules:
# 	game_status_testbench
# End time: 23:26:35 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:35 on Jun 05,2021
# vlog -reportprogress 300 ./hex1.sv 
# -- Compiling module hex1
# -- Compiling module hex1_testbench
# 
# Top level modules:
# 	hex1_testbench
# End time: 23:26:35 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:26:47 on Jun 05,2021, Elapsed time: 0:04:40
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work hex1_testbench 
# Start time: 23:26:47 on Jun 05,2021
# Loading sv_std.std
# Loading work.hex1_testbench
# Loading work.hex1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlft7hy2z0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7hy2z0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hex1.sv(87)
#    Time: 700 ps  Iteration: 1  Instance: /hex1_testbench
# Break in Module hex1_testbench at ./hex1.sv line 87
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:28 on Jun 05,2021
# vlog -reportprogress 300 ./key.sv 
# -- Compiling module key
# -- Compiling module key_testbench
# 
# Top level modules:
# 	key_testbench
# End time: 23:33:28 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:28 on Jun 05,2021
# vlog -reportprogress 300 ./LFSR_4bit.sv 
# -- Compiling module LFSR_4bit
# -- Compiling module LFSR_4bit_testbench
# 
# Top level modules:
# 	LFSR_4bit_testbench
# End time: 23:33:29 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:29 on Jun 05,2021
# vlog -reportprogress 300 ./Generate_Pipe.sv 
# -- Compiling module Generate_Pipe
# ** Warning: ./Generate_Pipe.sv(62): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./Generate_Pipe.sv(66): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module Generate_Pipe_testbench
# 
# Top level modules:
# 	Generate_Pipe_testbench
# End time: 23:33:29 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:29 on Jun 05,2021
# vlog -reportprogress 300 ./LED_Display.sv 
# -- Compiling module LED_Display
# ** Warning: ./LED_Display.sv(20): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(22): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./LED_Display.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# -- Compiling module LED_Display_testbench
# 
# Top level modules:
# 	LED_Display_testbench
# End time: 23:33:29 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# End time: 23:33:39 on Jun 05,2021, Elapsed time: 0:06:52
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work LED_Display_testbench 
# Start time: 23:33:39 on Jun 05,2021
# Loading sv_std.std
# Loading work.LED_Display_testbench
# Loading work.LED_Display
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nat  Hostname: HSB-G111-3  ProcessID: 1112
#           Attempting to use alternate WLF file "./wlftxcsemb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxcsemb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
