;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #-27, <-20
	ADD 272, 960
	ADD 272, 960
	MOV #-27, <-20
	ADD 272, 960
	SUB #0, -4
	SPL 7, @20
	SUB @127, 100
	DJN 100, 10
	MOV #-27, <-20
	SPL @300, 90
	SUB 0, 3
	SUB @27, 0
	ADD 3, 20
	SPL 0, <3
	SUB 7, <20
	SPL <121, 106
	ADD 3, 20
	ADD 3, 20
	SUB @27, 0
	SUB @27, 0
	SPL 761, 602
	SLT @62, @12
	SUB @127, <196
	SUB @121, 106
	SLT @62, @12
	SPL 12, <10
	SUB @127, 106
	ADD 30, 9
	CMP @127, 100
	SUB 30, 202
	JMN 19, <90
	SPL 0, <402
	SUB #39, @8
	SPL 12, <10
	SPL 12, <10
	SPL @32, #9
	JMN 19, <890
	JMP @12, #202
	SPL <121, 106
	DJN -1, @-20
	CMP -237, <620
	SPL 761, 602
	CMP -237, <620
	DJN -1, @-20
	CMP -207, <-120
	ADD #200, <50
