{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753565788274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753565788274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 26 17:36:28 2025 " "Processing started: Sat Jul 26 17:36:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753565788274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753565788274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_systolic_array_wrapper -c top_systolic_array_wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_systolic_array_wrapper -c top_systolic_array_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753565788274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753565788494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753565788494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_systolic_array_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_systolic_array_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_systolic_array_wrapper " "Found entity 1: top_systolic_array_wrapper" {  } { { "top_systolic_array_wrapper.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/top_systolic_array_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753565793318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753565793318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_systolic_array_wrapper " "Elaborating entity \"top_systolic_array_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753565793338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "systolic_array.sv 1 1 " "Using design file systolic_array.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/systolic_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753565793356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753565793356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_array systolic_array:dut " "Elaborating entity \"systolic_array\" for hierarchy \"systolic_array:dut\"" {  } { { "top_systolic_array_wrapper.sv" "dut" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/top_systolic_array_wrapper.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753565793356 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1753565793358 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "right_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"right_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1753565793358 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bottom_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bottom_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1753565793358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac_cell.sv 1 1 " "Using design file mac_cell.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mac_cell " "Found entity 1: mac_cell" {  } { { "mac_cell.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753565793364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753565793364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_cell systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst " "Elaborating entity \"mac_cell\" for hierarchy \"systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst\"" {  } { { "systolic_array.sv" "row\[0\].col\[0\].mac_inst" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/systolic_array.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753565793364 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst\|Mult0\"" {  } { { "mac_cell.sv" "Mult0" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753565793654 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_array:dut\|mac_cell:row\[0\].col\[1\].mac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_array:dut\|mac_cell:row\[0\].col\[1\].mac_inst\|Mult0\"" {  } { { "mac_cell.sv" "Mult0" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753565793654 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_array:dut\|mac_cell:row\[0\].col\[2\].mac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_array:dut\|mac_cell:row\[0\].col\[2\].mac_inst\|Mult0\"" {  } { { "mac_cell.sv" "Mult0" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753565793654 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_array:dut\|mac_cell:row\[1\].col\[0\].mac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_array:dut\|mac_cell:row\[1\].col\[0\].mac_inst\|Mult0\"" {  } { { "mac_cell.sv" "Mult0" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753565793654 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_array:dut\|mac_cell:row\[1\].col\[1\].mac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_array:dut\|mac_cell:row\[1\].col\[1\].mac_inst\|Mult0\"" {  } { { "mac_cell.sv" "Mult0" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753565793654 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_array:dut\|mac_cell:row\[1\].col\[2\].mac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_array:dut\|mac_cell:row\[1\].col\[2\].mac_inst\|Mult0\"" {  } { { "mac_cell.sv" "Mult0" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753565793654 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_array:dut\|mac_cell:row\[2\].col\[0\].mac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_array:dut\|mac_cell:row\[2\].col\[0\].mac_inst\|Mult0\"" {  } { { "mac_cell.sv" "Mult0" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753565793654 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_array:dut\|mac_cell:row\[2\].col\[1\].mac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_array:dut\|mac_cell:row\[2\].col\[1\].mac_inst\|Mult0\"" {  } { { "mac_cell.sv" "Mult0" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753565793654 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_array:dut\|mac_cell:row\[2\].col\[2\].mac_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_array:dut\|mac_cell:row\[2\].col\[2\].mac_inst\|Mult0\"" {  } { { "mac_cell.sv" "Mult0" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753565793654 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1753565793654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst\|lpm_mult:Mult0\"" {  } { { "mac_cell.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753565793695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"systolic_array:dut\|mac_cell:row\[0\].col\[0\].mac_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753565793695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753565793695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753565793695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753565793695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753565793695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753565793695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753565793695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753565793695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753565793695 ""}  } { { "mac_cell.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/mac_cell.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753565793695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Systolic_Array/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753565793720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753565793720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753565793981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753565794552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753565794552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "737 " "Implemented 737 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753565794615 ""} { "Info" "ICUT_CUT_TM_OPINS" "288 " "Implemented 288 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753565794615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753565794615 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1753565794615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753565794615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753565794624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 26 17:36:34 2025 " "Processing ended: Sat Jul 26 17:36:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753565794624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753565794624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753565794624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753565794624 ""}
