{"vcs1":{"timestamp_begin":1734602083.612420213, "rt":13.10, "ut":0.69, "st":0.23}}
{"vcselab":{"timestamp_begin":1734602096.780170362, "rt":8.87, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1734602105.726365652, "rt":0.29, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734602082.939250333}
{"VCS_COMP_START_TIME": 1734602082.939250333}
{"VCS_COMP_END_TIME": 1734602114.133646760}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331448}}
{"stitch_vcselab": {"peak_mem": 223360}}
