{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/data_storage_controller.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/fifo_hs_lane_to_psram/fifo_hs_lane_to_psram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/gowin_clkdiv/gowin_clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/mipi_byte_aligner.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/mipi_lane_state_detection.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/mipi_multi_lane_aligner.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/mipi_rx_advance/mipi_rx_advance.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/psram_memory_interface_hs/psram_memory_interface_hs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/test_mipi_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/uart_protocol_processor.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/src/uart_tx.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/rui/Desktop/iphone_screen/gowin_fpga_mipi_prj/mipi_dphy_protocol_analyzer/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}