# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ram_ip.srcs/sources_1/ip/block_ram/sim/block_ram.v" \
"../../../../ram_ip.srcs/sources_1/new/alu.v" \
"../../../../ram_ip.srcs/sources_1/new/data_ram_top.v" \
"../../../../ram_ip.srcs/sources_1/new/regfiles.v" \
"../../../../ram_ip.srcs/sim_1/new/data_ram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
