{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591578642498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591578642538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 22:10:42 2020 " "Processing started: Sun Jun 07 22:10:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591578642538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578642538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578642538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591578649292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591578649292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/RegisterBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC-1 " "Found entity 1: UC-1" {  } { { "UC-1.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/ALU.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_E5 " "Found entity 1: TP2_E5" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.v 1 1 " "Found 1 design units, including 1 entities, in source file mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_word_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_word_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Word_Register " "Found entity 1: Control_Word_Register" {  } { { "Control_Word_Register.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Unit " "Found entity 1: Decode_Unit" {  } { { "Decode_Unit.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Decode_Unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5b_to_6b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5b_to_6b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5B_to_6B " "Found entity 1: 5B_to_6B" {  } { { "5B_to_6B.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/5B_to_6B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_load_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pre_load_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre_Load_Block " "Found entity 1: Pre_Load_Block" {  } { { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Carry_Block " "Found entity 1: Carry_Block" {  } { { "Carry_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Carry_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND16 " "Found entity 1: AND16" {  } { { "AND16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/AND16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_when_16_zeros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file on_when_16_zeros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ON_When_16_Zeros " "Found entity 1: ON_When_16_Zeros" {  } { { "ON_When_16_Zeros.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ON_When_16_Zeros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Reg " "Found entity 1: Instruction_Reg" {  } { { "Instruction_Reg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instruction_Reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_separator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instr_separator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Separator " "Found entity 1: Instr_Separator" {  } { { "Instr_Separator.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instr_Separator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmux " "Found entity 1: Kmux" {  } { { "Kmux.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subroutine_control_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subroutine_control_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SubRoutine_Control_Block " "Found entity 1: SubRoutine_Control_Block" {  } { { "SubRoutine_Control_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/SubRoutine_Control_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_word_register2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_word_register2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Word_Register2 " "Found entity 1: Control_Word_Register2" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc-2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC-2 " "Found entity 1: UC-2" {  } { { "UC-2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_comp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_comp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Comp " "Found entity 1: Reg_Comp" {  } { { "Reg_Comp.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Reg_Comp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD3bits " "Found entity 1: FFD3bits" {  } { { "FFD3bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD3bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD16bits " "Found entity 1: FFD16bits" {  } { { "FFD16bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd10bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd10bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD10bits " "Found entity 1: FFD10bits" {  } { { "FFD10bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD10bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd11bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd11bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD11bits " "Found entity 1: FFD11bits" {  } { { "FFD11bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD11bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD5bits " "Found entity 1: FFD5bits" {  } { { "FFD5bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD5bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file program_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Mem " "Found entity 1: Program_Mem" {  } { { "Program_Mem.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Program_Mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578684974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578684974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_COUNTER " "Found entity 1: PC_COUNTER" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir_decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mir_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIR_DECODE " "Found entity 1: MIR_DECODE" {  } { { "MIR_DECODE.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685011 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/panchito.bdf " "Can't analyze file -- file ../../../Desktop/panchito.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685021 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/debug.bdf " "Can't analyze file -- file ../../../Desktop/debug.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bitregen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bitregen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bitRegEn " "Found entity 1: 16bitRegEn" {  } { { "16bitRegEn.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitRegEn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/desktop/el_posta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/manuel/desktop/el_posta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EL_POSTA " "Found entity 1: EL_POSTA" {  } { { "../../../Desktop/EL_POSTA.bdf" "" { Schematic "C:/Users/Manuel/Desktop/EL_POSTA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD4bits " "Found entity 1: FFD4bits" {  } { { "FFD4bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD4bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_jump.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c_jump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 C_Jump " "Found entity 1: C_Jump" {  } { { "C_Jump.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/C_Jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_jump.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t_jump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T_jump " "Found entity 1: T_jump" {  } { { "T_jump.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/T_jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_jump.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_jump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_jump " "Found entity 1: Alu_jump" {  } { { "Alu_jump.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Alu_jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_solo_first_bit_on.bdf 1 1 " "Found 1 design units, including 1 entities, in source file on_solo_first_bit_on.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 On_solo_first_bit_on " "Found entity 1: On_solo_first_bit_on" {  } { { "On_solo_first_bit_on.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/On_solo_first_bit_on.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_4_bsr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file on_4_bsr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ON_4_BSR " "Found entity 1: ON_4_BSR" {  } { { "ON_4_BSR.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ON_4_BSR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_4_ret.bdf 1 1 " "Found 1 design units, including 1 entities, in source file on_4_ret.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 On_4_Ret " "Found entity 1: On_4_Ret" {  } { { "On_4_Ret.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/On_4_Ret.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsr.v 1 1 " "Found 1 design units, including 1 entities, in source file bsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 BSR " "Found entity 1: BSR" {  } { { "BSR.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/BSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jump_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Jump_Module " "Found entity 1: Jump_Module" {  } { { "Jump_Module.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Jump_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD7bits " "Found entity 1: FFD7bits" {  } { { "FFD7bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD7bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_load_retain.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pre_load_retain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre_Load_Retain " "Found entity 1: Pre_Load_Retain" {  } { { "Pre_Load_Retain.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Retain.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_Mem " "Found entity 1: DATA_Mem" {  } { { "DATA_Mem.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/DATA_Mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685468 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bimux.v " "Can't analyze file -- file bimux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd22bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd22bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD22bits " "Found entity 1: FFD22bits" {  } { { "FFD22bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/FFD22bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_decode_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_decode_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Decode_Unit " "Found entity 1: Fetch_Decode_Unit" {  } { { "Fetch_Decode_Unit.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Fetch_Decode_Unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685598 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "16bitsNot.v " "Can't analyze file -- file 16bitsNot.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685623 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "16bitAddder.v " "Can't analyze file -- file 16bitAddder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685637 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "16bitOr.v " "Can't analyze file -- file 16bitOr.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685658 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Or16bit.v " "Can't analyze file -- file Or16bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Not16bitt.v " "Can't analyze file -- file Not16bitt.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685692 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Not16bit.v " "Can't analyze file -- file Not16bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685698 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Adder16bitr.v " "Can't analyze file -- file Adder16bitr.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578685717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file not16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not16bits " "Found entity 1: Not16bits" {  } { { "Not16bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Not16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 And16bits " "Found entity 1: And16bits" {  } { { "And16bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/And16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or16bits " "Found entity 1: Or16bits" {  } { { "Or16bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Or16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder16bits " "Found entity 1: Adder16bits" {  } { { "Adder16bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Adder16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file zero16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zero16bits " "Found entity 1: Zero16bits" {  } { { "Zero16bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Zero16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ones16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ones16bits " "Found entity 1: Ones16bits" {  } { { "Ones16bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Ones16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578685977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578685977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file one16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 One16bits " "Found entity 1: One16bits" {  } { { "One16bits.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/One16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578686007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578686007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Block " "Found entity 1: ALU_Block" {  } { { "ALU_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578686017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578686017 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bux_mux_13to1.v " "Can't analyze file -- file bux_mux_13to1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591578686037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_13to1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux_13to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_13to1 " "Found entity 1: bus_mux_13to1" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578686068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578686068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_13to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_13to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_13to1 " "Found entity 1: mux_13to1" {  } { { "mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/mux_13to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578686097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578686097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level PC_counter.v(12) " "Verilog HDL Implicit Net warning at PC_counter.v(12): created implicit net for \"level\"" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578686102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_E5 " "Elaborating entity \"TP2_E5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591578687317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Word_Register2 Control_Word_Register2:inst15 " "Elaborating entity \"Control_Word_Register2\" for hierarchy \"Control_Word_Register2:inst15\"" {  } { { "TP2_E5.bdf" "inst15" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { -184 1200 1480 40 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687317 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ALU_SH_In2\[5..0\] ALU_SH_In " "Bus \"ALU_SH_In2\[5..0\]\" found using same base name as \"ALU_SH_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3432 416 517 3448 "ALU_SH_In2\[5 .. 0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ALU_SH_In2\[5\] ALU_SH_In " "Bus \"ALU_SH_In2\[5\]\" found using same base name as \"ALU_SH_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3448 456 542 3464 "ALU_SH_In2\[5\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ALU_SH_In2\[4\] ALU_SH_In " "Bus \"ALU_SH_In2\[4\]\" found using same base name as \"ALU_SH_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3552 456 542 3568 "ALU_SH_In2\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ALU_SH_In2\[3\] ALU_SH_In " "Bus \"ALU_SH_In2\[3\]\" found using same base name as \"ALU_SH_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3656 456 542 3672 "ALU_SH_In2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ALU_SH_In2\[2\] ALU_SH_In " "Bus \"ALU_SH_In2\[2\]\" found using same base name as \"ALU_SH_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3760 456 542 3776 "ALU_SH_In2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ALU_SH_In2\[1\] ALU_SH_In " "Bus \"ALU_SH_In2\[1\]\" found using same base name as \"ALU_SH_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3872 456 542 3888 "ALU_SH_In2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ALU_SH_In2\[0\] ALU_SH_In " "Bus \"ALU_SH_In2\[0\]\" found using same base name as \"ALU_SH_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3976 456 542 3992 "ALU_SH_In2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "C_Reg_In2\[5\] C_Reg_In " "Bus \"C_Reg_In2\[5\]\" found using same base name as \"C_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4080 456 536 4096 "C_Reg_In2\[5\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "C_Reg_In2\[4\] C_Reg_In " "Bus \"C_Reg_In2\[4\]\" found using same base name as \"C_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4184 456 536 4200 "C_Reg_In2\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "C_Reg_In2\[3\] C_Reg_In " "Bus \"C_Reg_In2\[3\]\" found using same base name as \"C_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4288 456 536 4304 "C_Reg_In2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "C_Reg_In2\[2\] C_Reg_In " "Bus \"C_Reg_In2\[2\]\" found using same base name as \"C_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4392 456 536 4408 "C_Reg_In2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "C_Reg_In2\[1\] C_Reg_In " "Bus \"C_Reg_In2\[1\]\" found using same base name as \"C_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4496 456 536 4512 "C_Reg_In2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "C_Reg_In2\[0\] C_Reg_In " "Bus \"C_Reg_In2\[0\]\" found using same base name as \"C_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4600 456 536 4616 "C_Reg_In2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Type_Reg_In2\[6\] Type_Reg_In " "Bus \"Type_Reg_In2\[6\]\" found using same base name as \"Type_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1776 456 550 1792 "Type_Reg_In2\[6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Type_Reg_In2\[5\] Type_Reg_In " "Bus \"Type_Reg_In2\[5\]\" found using same base name as \"Type_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1880 456 550 1896 "Type_Reg_In2\[5\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Type_Reg_In2\[4\] Type_Reg_In " "Bus \"Type_Reg_In2\[4\]\" found using same base name as \"Type_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1984 456 550 2000 "Type_Reg_In2\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Type_Reg_In2\[3\] Type_Reg_In " "Bus \"Type_Reg_In2\[3\]\" found using same base name as \"Type_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 2088 456 550 2104 "Type_Reg_In2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Type_Reg_In2\[2\] Type_Reg_In " "Bus \"Type_Reg_In2\[2\]\" found using same base name as \"Type_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 2200 456 550 2216 "Type_Reg_In2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Type_Reg_In2\[1\] Type_Reg_In " "Bus \"Type_Reg_In2\[1\]\" found using same base name as \"Type_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 2304 456 550 2320 "Type_Reg_In2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Type_Reg_In2\[0\] Type_Reg_In " "Bus \"Type_Reg_In2\[0\]\" found using same base name as \"Type_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 2408 456 550 2424 "Type_Reg_In2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "C_Reg_In2\[5..0\] C_Reg_In " "Bus \"C_Reg_In2\[5..0\]\" found using same base name as \"C_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4056 136 456 4072 "C_Reg_In2\[5 .. 0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Type_Reg_In2\[6..0\] Type_Reg_In " "Bus \"Type_Reg_In2\[6..0\]\" found using same base name as \"Type_Reg_In\", which might lead to a name conflict." {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1760 408 509 1776 "Type_Reg_In2\[6 .. 0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ALU_SH_In " "Converted elements in bus name \"ALU_SH_In\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALU_SH_In\[5..0\] ALU_SH_In5..0 " "Converted element name(s) from \"ALU_SH_In\[5..0\]\" to \"ALU_SH_In5..0\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 -40 152 3456 "ALU_SH_In\[5 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""}  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 -40 152 3456 "ALU_SH_In\[5 .. 0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ALU_SH_In2 " "Converted elements in bus name \"ALU_SH_In2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALU_SH_In2\[5..0\] ALU_SH_In25..0 " "Converted element name(s) from \"ALU_SH_In2\[5..0\]\" to \"ALU_SH_In25..0\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3432 416 517 3448 "ALU_SH_In2\[5 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALU_SH_In2\[5\] ALU_SH_In25 " "Converted element name(s) from \"ALU_SH_In2\[5\]\" to \"ALU_SH_In25\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3448 456 542 3464 "ALU_SH_In2\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALU_SH_In2\[4\] ALU_SH_In24 " "Converted element name(s) from \"ALU_SH_In2\[4\]\" to \"ALU_SH_In24\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3552 456 542 3568 "ALU_SH_In2\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALU_SH_In2\[3\] ALU_SH_In23 " "Converted element name(s) from \"ALU_SH_In2\[3\]\" to \"ALU_SH_In23\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3656 456 542 3672 "ALU_SH_In2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALU_SH_In2\[2\] ALU_SH_In22 " "Converted element name(s) from \"ALU_SH_In2\[2\]\" to \"ALU_SH_In22\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3760 456 542 3776 "ALU_SH_In2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALU_SH_In2\[1\] ALU_SH_In21 " "Converted element name(s) from \"ALU_SH_In2\[1\]\" to \"ALU_SH_In21\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3872 456 542 3888 "ALU_SH_In2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALU_SH_In2\[0\] ALU_SH_In20 " "Converted element name(s) from \"ALU_SH_In2\[0\]\" to \"ALU_SH_In20\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3976 456 542 3992 "ALU_SH_In2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""}  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3432 416 517 3448 "ALU_SH_In2\[5 .. 0\]" "" } { 3448 456 542 3464 "ALU_SH_In2\[5\]" "" } { 3552 456 542 3568 "ALU_SH_In2\[4\]" "" } { 3656 456 542 3672 "ALU_SH_In2\[3\]" "" } { 3760 456 542 3776 "ALU_SH_In2\[2\]" "" } { 3872 456 542 3888 "ALU_SH_In2\[1\]" "" } { 3976 456 542 3992 "ALU_SH_In2\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C_Reg_In " "Converted elements in bus name \"C_Reg_In\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_Reg_In\[5..0\] C_Reg_In5..0 " "Converted element name(s) from \"C_Reg_In\[5..0\]\" to \"C_Reg_In5..0\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4112 -232 -48 4128 "C_Reg_In\[5 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""}  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4112 -232 -48 4128 "C_Reg_In\[5 .. 0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C_Reg_In2 " "Converted elements in bus name \"C_Reg_In2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_Reg_In2\[5\] C_Reg_In25 " "Converted element name(s) from \"C_Reg_In2\[5\]\" to \"C_Reg_In25\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4080 456 536 4096 "C_Reg_In2\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_Reg_In2\[4\] C_Reg_In24 " "Converted element name(s) from \"C_Reg_In2\[4\]\" to \"C_Reg_In24\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4184 456 536 4200 "C_Reg_In2\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_Reg_In2\[3\] C_Reg_In23 " "Converted element name(s) from \"C_Reg_In2\[3\]\" to \"C_Reg_In23\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4288 456 536 4304 "C_Reg_In2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_Reg_In2\[2\] C_Reg_In22 " "Converted element name(s) from \"C_Reg_In2\[2\]\" to \"C_Reg_In22\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4392 456 536 4408 "C_Reg_In2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_Reg_In2\[1\] C_Reg_In21 " "Converted element name(s) from \"C_Reg_In2\[1\]\" to \"C_Reg_In21\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4496 456 536 4512 "C_Reg_In2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_Reg_In2\[0\] C_Reg_In20 " "Converted element name(s) from \"C_Reg_In2\[0\]\" to \"C_Reg_In20\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4600 456 536 4616 "C_Reg_In2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_Reg_In2\[5..0\] C_Reg_In25..0 " "Converted element name(s) from \"C_Reg_In2\[5..0\]\" to \"C_Reg_In25..0\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4056 136 456 4072 "C_Reg_In2\[5 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""}  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4080 456 536 4096 "C_Reg_In2\[5\]" "" } { 4184 456 536 4200 "C_Reg_In2\[4\]" "" } { 4288 456 536 4304 "C_Reg_In2\[3\]" "" } { 4392 456 536 4408 "C_Reg_In2\[2\]" "" } { 4496 456 536 4512 "C_Reg_In2\[1\]" "" } { 4600 456 536 4616 "C_Reg_In2\[0\]" "" } { 4056 136 456 4072 "C_Reg_In2\[5 .. 0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Type_Reg_In " "Converted elements in bus name \"Type_Reg_In\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Type_Reg_In\[6..0\] Type_Reg_In6..0 " "Converted element name(s) from \"Type_Reg_In\[6..0\]\" to \"Type_Reg_In6..0\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1768 -32 168 1784 "Type_Reg_In\[6 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""}  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1768 -32 168 1784 "Type_Reg_In\[6 .. 0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Type_Reg_In2 " "Converted elements in bus name \"Type_Reg_In2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Type_Reg_In2\[6\] Type_Reg_In26 " "Converted element name(s) from \"Type_Reg_In2\[6\]\" to \"Type_Reg_In26\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1776 456 550 1792 "Type_Reg_In2\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Type_Reg_In2\[5\] Type_Reg_In25 " "Converted element name(s) from \"Type_Reg_In2\[5\]\" to \"Type_Reg_In25\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1880 456 550 1896 "Type_Reg_In2\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Type_Reg_In2\[4\] Type_Reg_In24 " "Converted element name(s) from \"Type_Reg_In2\[4\]\" to \"Type_Reg_In24\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1984 456 550 2000 "Type_Reg_In2\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Type_Reg_In2\[3\] Type_Reg_In23 " "Converted element name(s) from \"Type_Reg_In2\[3\]\" to \"Type_Reg_In23\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 2088 456 550 2104 "Type_Reg_In2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Type_Reg_In2\[2\] Type_Reg_In22 " "Converted element name(s) from \"Type_Reg_In2\[2\]\" to \"Type_Reg_In22\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 2200 456 550 2216 "Type_Reg_In2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Type_Reg_In2\[1\] Type_Reg_In21 " "Converted element name(s) from \"Type_Reg_In2\[1\]\" to \"Type_Reg_In21\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 2304 456 550 2320 "Type_Reg_In2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Type_Reg_In2\[0\] Type_Reg_In20 " "Converted element name(s) from \"Type_Reg_In2\[0\]\" to \"Type_Reg_In20\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 2408 456 550 2424 "Type_Reg_In2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Type_Reg_In2\[6..0\] Type_Reg_In26..0 " "Converted element name(s) from \"Type_Reg_In2\[6..0\]\" to \"Type_Reg_In26..0\"" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1760 408 509 1776 "Type_Reg_In2\[6 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578687337 ""}  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1776 456 550 1792 "Type_Reg_In2\[6\]" "" } { 1880 456 550 1896 "Type_Reg_In2\[5\]" "" } { 1984 456 550 2000 "Type_Reg_In2\[4\]" "" } { 2088 456 550 2104 "Type_Reg_In2\[3\]" "" } { 2200 456 550 2216 "Type_Reg_In2\[2\]" "" } { 2304 456 550 2320 "Type_Reg_In2\[1\]" "" } { 2408 456 550 2424 "Type_Reg_In2\[0\]" "" } { 1760 408 509 1776 "Type_Reg_In2\[6 .. 0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC-2 Control_Word_Register2:inst15\|UC-2:inst153 " "Elaborating entity \"UC-2\" for hierarchy \"Control_Word_Register2:inst15\|UC-2:inst153\"" {  } { { "Control_Word_Register2.bdf" "inst153" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 968 1496 1656 1256 "inst153" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687337 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR3 inst1 " "Block or symbol \"OR3\" of instance \"inst1\" overlaps another block or symbol" {  } { { "UC-2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { { 336 544 608 384 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1591578687352 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "UC-2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { { 472 384 440 472 "" "" } { 360 472 544 360 "" "" } { 472 440 472 472 "" "" } { 360 456 472 472 "T4_IN\[1\]" "" } { 0 784 792 0 "" "" } { 0 784 784 64 "" "" } { 48 440 784 64 "T4_IN\[3\]" "" } { 432 440 632 448 "T3_IN\[5\]" "" } { 448 440 440 472 "" "" } { 64 440 440 448 "" "" } { 472 440 440 520 "" "" } { 520 440 560 520 "" "" } { 520 560 560 560 "" "" } { 544 560 680 560 "T4_IN\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1591578687352 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "UC-2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { { 368 504 544 368 "" "" } { 368 488 504 568 "T5_IN\[1\]" "" } { 464 480 480 544 "" "" } { 544 408 480 544 "" "" } { 448 480 632 464 "T4_IN\[5\]" "" } { -128 776 784 -128 "" "" } { -128 776 776 -64 "" "" } { -80 232 776 -64 "T5_IN\[3\]" "" } { -64 232 232 504 "" "" } { 504 232 392 504 "" "" } { 504 392 392 568 "" "" } { 568 384 392 568 "" "" } { 568 392 408 568 "" "" } { 568 408 504 568 "" "" } { 544 408 408 568 "" "" } { 568 408 408 600 "" "" } { 568 680 680 600 "" "" } { 584 408 680 600 "T5_IN\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1591578687352 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B2_IN " "Pin \"B2_IN\" not connected" {  } { { "UC-2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { { 184 224 392 200 "B2_IN\[5..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1591578687352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Comp Control_Word_Register2:inst15\|UC-2:inst153\|Reg_Comp:inst2 " "Elaborating entity \"Reg_Comp\" for hierarchy \"Control_Word_Register2:inst15\|UC-2:inst153\|Reg_Comp:inst2\"" {  } { { "UC-2.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/UC-2.bdf" { { -176 584 744 -80 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC-1 Control_Word_Register2:inst15\|UC-1:inst166 " "Elaborating entity \"UC-1\" for hierarchy \"Control_Word_Register2:inst15\|UC-1:inst166\"" {  } { { "Control_Word_Register2.bdf" "inst166" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4720 672 840 4880 "inst166" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_Jump Control_Word_Register2:inst15\|C_Jump:inst162 " "Elaborating entity \"C_Jump\" for hierarchy \"Control_Word_Register2:inst15\|C_Jump:inst162\"" {  } { { "Control_Word_Register2.bdf" "inst162" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4040 -32 136 4168 "inst162" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_jump.bdf 1 1 " "Using design file e_jump.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 E_jump " "Found entity 1: E_jump" {  } { { "e_jump.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/e_jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578687517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578687517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_jump Control_Word_Register2:inst15\|E_jump:inst167 " "Elaborating entity \"E_jump\" for hierarchy \"Control_Word_Register2:inst15\|E_jump:inst167\"" {  } { { "Control_Word_Register2.bdf" "inst167" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 4928 0 160 5056 "inst167" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_jump Control_Word_Register2:inst15\|T_jump:inst163 " "Elaborating entity \"T_jump\" for hierarchy \"Control_Word_Register2:inst15\|T_jump:inst163\"" {  } { { "Control_Word_Register2.bdf" "inst163" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 1744 200 360 1872 "inst163" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_jump Control_Word_Register2:inst15\|Alu_jump:inst161 " "Elaborating entity \"Alu_jump\" for hierarchy \"Control_Word_Register2:inst15\|Alu_jump:inst161\"" {  } { { "Control_Word_Register2.bdf" "inst161" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3416 200 416 3544 "inst161" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Decode_Unit Fetch_Decode_Unit:inst18 " "Elaborating entity \"Fetch_Decode_Unit\" for hierarchy \"Fetch_Decode_Unit:inst18\"" {  } { { "TP2_E5.bdf" "inst18" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { -216 592 904 40 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR_DECODE Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3 " "Elaborating entity \"MIR_DECODE\" for hierarchy \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\"" {  } { { "Fetch_Decode_Unit.bdf" "inst3" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Fetch_Decode_Unit.bdf" { { 376 1288 1568 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst " "Elaborating entity \"MIR\" for hierarchy \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\"" {  } { { "MIR_DECODE.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 312 504 720 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578687667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\"" {  } { { "MIR.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578688567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\"" {  } { { "MIR.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578688577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MIR.mif " "Parameter \"init_file\" = \"MIR.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578688577 ""}  } { { "MIR.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578688577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8a1 " "Found entity 1: altsyncram_u8a1" {  } { { "db/altsyncram_u8a1.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/altsyncram_u8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578688827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578688827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8a1 Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_u8a1:auto_generated " "Elaborating entity \"altsyncram_u8a1\" for hierarchy \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_u8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578688838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\"" {  } { { "MIR_DECODE.bdf" "inst5" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578689906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\"" {  } { { "MIR_DECODE.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578689913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5 " "Instantiated megafunction \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578689914 ""}  } { { "MIR_DECODE.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578689914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578690847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000 Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "MIR_DECODE.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578690857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_crc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578691057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578691057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_crc:auto_generated " "Elaborating entity \"mux_crc\" for hierarchy \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_crc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578691067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5B_to_6B Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|5B_to_6B:inst8 " "Elaborating entity \"5B_to_6B\" for hierarchy \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|5B_to_6B:inst8\"" {  } { { "MIR_DECODE.bdf" "inst8" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 456 648 816 552 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578691173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Separator Fetch_Decode_Unit:inst18\|Instr_Separator:inst " "Elaborating entity \"Instr_Separator\" for hierarchy \"Fetch_Decode_Unit:inst18\|Instr_Separator:inst\"" {  } { { "Fetch_Decode_Unit.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Fetch_Decode_Unit.bdf" { { 384 872 1168 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578691208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD22bits Fetch_Decode_Unit:inst18\|Instr_Separator:inst\|FFD22bits:inst " "Elaborating entity \"FFD22bits\" for hierarchy \"Fetch_Decode_Unit:inst18\|Instr_Separator:inst\|FFD22bits:inst\"" {  } { { "Instr_Separator.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Instr_Separator.bdf" { { 64 488 656 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578691217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Mem Program_Mem:inst14 " "Elaborating entity \"Program_Mem\" for hierarchy \"Program_Mem:inst14\"" {  } { { "TP2_E5.bdf" "inst14" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { -216 -336 -120 -88 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578691250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Program_Mem:inst14\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Program_Mem:inst14\|altsyncram:altsyncram_component\"" {  } { { "Program_Mem.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Program_Mem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578691528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Program_Mem:inst14\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Program_Mem:inst14\|altsyncram:altsyncram_component\"" {  } { { "Program_Mem.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Program_Mem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578691528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Program_Mem:inst14\|altsyncram:altsyncram_component " "Instantiated megafunction \"Program_Mem:inst14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Program_Mem.mif " "Parameter \"init_file\" = \"Program_Mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578691528 ""}  } { { "Program_Mem.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/Program_Mem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578691528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7b1 " "Found entity 1: altsyncram_r7b1" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/altsyncram_r7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578691757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578691757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7b1 Program_Mem:inst14\|altsyncram:altsyncram_component\|altsyncram_r7b1:auto_generated " "Elaborating entity \"altsyncram_r7b1\" for hierarchy \"Program_Mem:inst14\|altsyncram:altsyncram_component\|altsyncram_r7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578691767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump_Module Jump_Module:inst13 " "Elaborating entity \"Jump_Module\" for hierarchy \"Jump_Module:inst13\"" {  } { { "TP2_E5.bdf" "inst13" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 112 368 648 272 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578692182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pre_Load_Retain Jump_Module:inst13\|Pre_Load_Retain:inst1 " "Elaborating entity \"Pre_Load_Retain\" for hierarchy \"Jump_Module:inst13\|Pre_Load_Retain:inst1\"" {  } { { "Jump_Module.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Jump_Module.bdf" { { 112 -48 80 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578692247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pre_Load_Block Jump_Module:inst13\|Pre_Load_Block:inst10 " "Elaborating entity \"Pre_Load_Block\" for hierarchy \"Jump_Module:inst13\|Pre_Load_Block:inst10\"" {  } { { "Jump_Module.bdf" "inst10" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Jump_Module.bdf" { { 128 -272 -72 224 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578692323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2 " "Elaborating entity \"MUX\" for hierarchy \"Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\"" {  } { { "Pre_Load_Block.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578693368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2 " "Elaborated megafunction instantiation \"Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\"" {  } { { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578693373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2 " "Instantiated megafunction \"Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578693373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578693373 ""}  } { { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578693373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578693783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001 Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2 " "Elaborated megafunction instantiation \"Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001\", which is child of megafunction instantiation \"Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Pre_Load_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 656 768 320 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578693788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578693983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578693983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"Jump_Module:inst13\|Pre_Load_Block:inst10\|MUX:inst2\|lpm_mux:\$00001\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578693998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ON_When_16_Zeros Jump_Module:inst13\|Pre_Load_Block:inst10\|ON_When_16_Zeros:inst6 " "Elaborating entity \"ON_When_16_Zeros\" for hierarchy \"Jump_Module:inst13\|Pre_Load_Block:inst10\|ON_When_16_Zeros:inst6\"" {  } { { "Pre_Load_Block.bdf" "inst6" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Pre_Load_Block.bdf" { { 232 344 464 328 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "On_4_Ret Jump_Module:inst13\|On_4_Ret:inst4 " "Elaborating entity \"On_4_Ret\" for hierarchy \"Jump_Module:inst13\|On_4_Ret:inst4\"" {  } { { "Jump_Module.bdf" "inst4" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Jump_Module.bdf" { { 248 144 264 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ON_4_BSR Jump_Module:inst13\|ON_4_BSR:inst3 " "Elaborating entity \"ON_4_BSR\" for hierarchy \"Jump_Module:inst13\|ON_4_BSR:inst3\"" {  } { { "Jump_Module.bdf" "inst3" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Jump_Module.bdf" { { 152 144 272 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_COUNTER Jump_Module:inst13\|PC_COUNTER:inst2 " "Elaborating entity \"PC_COUNTER\" for hierarchy \"Jump_Module:inst13\|PC_COUNTER:inst2\"" {  } { { "Jump_Module.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Jump_Module.bdf" { { 384 176 368 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "level PC_counter.v(12) " "Verilog HDL or VHDL warning at PC_counter.v(12): object \"level\" assigned a value but never read" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591578694137 "|TP2_E5|Jump_Module:inst13|PC_COUNTER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 PC_counter.v(12) " "Verilog HDL assignment warning at PC_counter.v(12): truncated value with size 3 to match size of target (1)" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591578694137 "|TP2_E5|Jump_Module:inst13|PC_COUNTER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PC_counter.v(18) " "Verilog HDL assignment warning at PC_counter.v(18): truncated value with size 32 to match size of target (3)" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591578694137 "|TP2_E5|Jump_Module:inst13|PC_COUNTER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PC_counter.v(22) " "Verilog HDL assignment warning at PC_counter.v(22): truncated value with size 32 to match size of target (11)" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591578694137 "|TP2_E5|Jump_Module:inst13|PC_COUNTER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PC_counter.v(23) " "Verilog HDL assignment warning at PC_counter.v(23): truncated value with size 32 to match size of target (11)" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591578694137 "|TP2_E5|Jump_Module:inst13|PC_COUNTER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PC_counter.v(27) " "Verilog HDL assignment warning at PC_counter.v(27): truncated value with size 32 to match size of target (3)" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591578694137 "|TP2_E5|Jump_Module:inst13|PC_COUNTER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PC_counter.v(28) " "Verilog HDL assignment warning at PC_counter.v(28): truncated value with size 32 to match size of target (11)" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591578694137 "|TP2_E5|Jump_Module:inst13|PC_COUNTER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PC_counter.v(41) " "Verilog HDL assignment warning at PC_counter.v(41): truncated value with size 32 to match size of target (11)" {  } { { "PC_counter.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/PC_counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591578694137 "|TP2_E5|Jump_Module:inst13|PC_COUNTER:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Block Carry_Block:inst5 " "Elaborating entity \"Carry_Block\" for hierarchy \"Carry_Block:inst5\"" {  } { { "TP2_E5.bdf" "inst5" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 160 2192 2368 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694152 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst2 " "Block or symbol \"VCC\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Carry_Block.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Carry_Block.bdf" { { 320 968 1000 336 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1591578694152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Block ALU_Block:inst17 " "Elaborating entity \"ALU_Block\" for hierarchy \"ALU_Block:inst17\"" {  } { { "TP2_E5.bdf" "inst17" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 296 1904 2152 424 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_13to1 ALU_Block:inst17\|mux_13to1:inst8 " "Elaborating entity \"mux_13to1\" for hierarchy \"ALU_Block:inst17\|mux_13to1:inst8\"" {  } { { "ALU_Block.bdf" "inst8" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { { 464 1904 2048 736 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694183 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_13to1.v(20) " "Verilog HDL Case Statement warning at mux_13to1.v(20): incomplete case statement has no default case item" {  } { { "mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/mux_13to1.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1591578694183 "|TP2_E5|ALU_Block:inst19|mux_13to1:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_13to1.v(20) " "Verilog HDL Always Construct warning at mux_13to1.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/mux_13to1.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591578694183 "|TP2_E5|ALU_Block:inst19|mux_13to1:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out mux_13to1.v(20) " "Inferred latch for \"out\" at mux_13to1.v(20)" {  } { { "mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694183 "|TP2_E5|ALU_Block:inst19|mux_13to1:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder16bits ALU_Block:inst17\|Adder16bits:inst10 " "Elaborating entity \"Adder16bits\" for hierarchy \"ALU_Block:inst17\|Adder16bits:inst10\"" {  } { { "ALU_Block.bdf" "inst10" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { { 224 1304 1472 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_13to1 ALU_Block:inst17\|bus_mux_13to1:inst7 " "Elaborating entity \"bus_mux_13to1\" for hierarchy \"ALU_Block:inst17\|bus_mux_13to1:inst7\"" {  } { { "ALU_Block.bdf" "inst7" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { { 8 1904 2072 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bus_mux_13to1.v(20) " "Verilog HDL Case Statement warning at bus_mux_13to1.v(20): incomplete case statement has no default case item" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out bus_mux_13to1.v(20) " "Verilog HDL Always Construct warning at bus_mux_13to1.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[0\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[1\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[2\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[3\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[4\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[5\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[6\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[7\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[8\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[9\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[10\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[11\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[12\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[13\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[14\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] bus_mux_13to1.v(20) " "Inferred latch for \"out\[15\]\" at bus_mux_13to1.v(20)" {  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578694231 "|TP2_E5|ALU_Block:inst19|bus_mux_13to1:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not16bits ALU_Block:inst17\|Not16bits:inst " "Elaborating entity \"Not16bits\" for hierarchy \"ALU_Block:inst17\|Not16bits:inst\"" {  } { { "ALU_Block.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { { 64 1192 1360 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or16bits ALU_Block:inst17\|Or16bits:inst13 " "Elaborating entity \"Or16bits\" for hierarchy \"ALU_Block:inst17\|Or16bits:inst13\"" {  } { { "ALU_Block.bdf" "inst13" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { { 472 1304 1472 552 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16bits ALU_Block:inst17\|And16bits:inst14 " "Elaborating entity \"And16bits\" for hierarchy \"ALU_Block:inst17\|And16bits:inst14\"" {  } { { "ALU_Block.bdf" "inst14" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { { 568 1304 1472 648 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero16bits ALU_Block:inst17\|Zero16bits:inst15 " "Elaborating entity \"Zero16bits\" for hierarchy \"ALU_Block:inst17\|Zero16bits:inst15\"" {  } { { "ALU_Block.bdf" "inst15" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { { 656 1336 1472 736 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One16bits ALU_Block:inst17\|One16bits:inst17 " "Elaborating entity \"One16bits\" for hierarchy \"ALU_Block:inst17\|One16bits:inst17\"" {  } { { "ALU_Block.bdf" "inst17" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { { 744 1336 1472 824 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ones16bits ALU_Block:inst17\|Ones16bits:inst16 " "Elaborating entity \"Ones16bits\" for hierarchy \"ALU_Block:inst17\|Ones16bits:inst16\"" {  } { { "ALU_Block.bdf" "inst16" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/ALU_Block.bdf" { { 832 1336 1472 912 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16bitreg.bdf 1 1 " "Using design file 16bitreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16bitReg " "Found entity 1: 16bitReg" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578694452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578694452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bitReg 16bitReg:inst1 " "Elaborating entity \"16bitReg\" for hierarchy \"16bitReg:inst1\"" {  } { { "TP2_E5.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 224 1712 1880 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kmux Kmux:inst " "Elaborating entity \"Kmux\" for hierarchy \"Kmux:inst\"" {  } { { "TP2_E5.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 296 1144 1416 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Kmux:inst\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"Kmux:inst\|BUSMUX:inst2\"" {  } { { "Kmux.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 312 520 632 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmux:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"Kmux:inst\|BUSMUX:inst2\"" {  } { { "Kmux.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 312 520 632 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578694707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmux:inst\|BUSMUX:inst2 " "Instantiated megafunction \"Kmux:inst\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578694707 ""}  } { { "Kmux.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 312 520 632 400 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578694707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578695008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000 Kmux:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Kmux:inst\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Kmux.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 312 520 632 400 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578695013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578695216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578695216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"Kmux:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578695234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bitRegEn Kmux:inst\|16bitRegEn:inst " "Elaborating entity \"16bitRegEn\" for hierarchy \"Kmux:inst\|16bitRegEn:inst\"" {  } { { "Kmux.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Kmux.bdf" { { 344 280 448 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578695337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:inst6 " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:inst6\"" {  } { { "TP2_E5.bdf" "inst6" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 384 744 992 544 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578695348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block2.bdf 1 1 " "Using design file block2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 block2 " "Found entity 1: block2" {  } { { "block2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578695426 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578695426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block2 RegisterBank:inst6\|block2:inst70 " "Elaborating entity \"block2\" for hierarchy \"RegisterBank:inst6\|block2:inst70\"" {  } { { "RegisterBank.bdf" "inst70" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/RegisterBank.bdf" { { 248 -320 -24 1400 "inst70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578695438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE RegisterBank:inst6\|block2:inst70\|LPM_DECODE:inst " "Elaborating entity \"LPM_DECODE\" for hierarchy \"RegisterBank:inst6\|block2:inst70\|LPM_DECODE:inst\"" {  } { { "block2.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { 880 112 232 992 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578696148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterBank:inst6\|block2:inst70\|LPM_DECODE:inst " "Elaborated megafunction instantiation \"RegisterBank:inst6\|block2:inst70\|LPM_DECODE:inst\"" {  } { { "block2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { 880 112 232 992 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578696148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterBank:inst6\|block2:inst70\|LPM_DECODE:inst " "Instantiated megafunction \"RegisterBank:inst6\|block2:inst70\|LPM_DECODE:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 64 " "Parameter \"LPM_DECODES\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578696148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578696148 ""}  } { { "block2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { 880 112 232 992 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578696148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3df.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3df.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3df " "Found entity 1: decode_3df" {  } { { "db/decode_3df.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/decode_3df.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578696353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578696353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3df RegisterBank:inst6\|block2:inst70\|LPM_DECODE:inst\|decode_3df:auto_generated " "Elaborating entity \"decode_3df\" for hierarchy \"RegisterBank:inst6\|block2:inst70\|LPM_DECODE:inst\|decode_3df:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578696373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer16b.v 1 1 " "Using design file multiplexer16b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer16b " "Found entity 1: multiplexer16b" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578696592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578696592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer16b RegisterBank:inst6\|block2:inst70\|multiplexer16b:inst1 " "Elaborating entity \"multiplexer16b\" for hierarchy \"RegisterBank:inst6\|block2:inst70\|multiplexer16b:inst1\"" {  } { { "block2.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { -2656 96 208 -2480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578696603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tri16.bdf 1 1 " "Using design file tri16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TRI16 " "Found entity 1: TRI16" {  } { { "tri16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/tri16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578696688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578696688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRI16 RegisterBank:inst6\|block2:inst70\|TRI16:inst2 " "Elaborating entity \"TRI16\" for hierarchy \"RegisterBank:inst6\|block2:inst70\|TRI16:inst2\"" {  } { { "block2.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block2.bdf" { { -2656 -16 80 -2488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578696707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block3.bdf 1 1 " "Using design file block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 block3 " "Found entity 1: block3" {  } { { "block3.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578696867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578696867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block3 RegisterBank:inst6\|block3:inst71 " "Elaborating entity \"block3\" for hierarchy \"RegisterBank:inst6\|block3:inst71\"" {  } { { "RegisterBank.bdf" "inst71" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/RegisterBank.bdf" { { 160 1088 1352 768 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578696917 ""}
{ "Warning" "WSGN_SEARCH_FILE" "encripter_decripter.bdf 1 1 " "Using design file encripter_decripter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ENCRIPTER_DECRIPTER " "Found entity 1: ENCRIPTER_DECRIPTER" {  } { { "encripter_decripter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/encripter_decripter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578699743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578699743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encripter_decripter encripter_decripter:inst10 " "Elaborating entity \"encripter_decripter\" for hierarchy \"encripter_decripter:inst10\"" {  } { { "TP2_E5.bdf" "inst10" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 512 2024 2248 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578699752 ""}
{ "Warning" "WSGN_SEARCH_FILE" "barrelshifter16.bdf 1 1 " "Using design file barrelshifter16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "barrelshifter16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/barrelshifter16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578700190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578700190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelshifter16 encripter_decripter:inst10\|barrelshifter16:inst4 " "Elaborating entity \"barrelshifter16\" for hierarchy \"encripter_decripter:inst10\|barrelshifter16:inst4\"" {  } { { "encripter_decripter.bdf" "inst4" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/encripter_decripter.bdf" { { 40 992 1160 136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578700199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux encripter_decripter:inst10\|barrelshifter16:inst4\|21mux:inst16 " "Elaborating entity \"21mux\" for hierarchy \"encripter_decripter:inst10\|barrelshifter16:inst4\|21mux:inst16\"" {  } { { "barrelshifter16.bdf" "inst16" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/barrelshifter16.bdf" { { -152 688 808 -72 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578700677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "encripter_decripter:inst10\|barrelshifter16:inst4\|21mux:inst16 " "Elaborated megafunction instantiation \"encripter_decripter:inst10\|barrelshifter16:inst4\|21mux:inst16\"" {  } { { "barrelshifter16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/barrelshifter16.bdf" { { -152 688 808 -72 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578700677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "affine_transformation_8bit.bdf 1 1 " "Using design file affine_transformation_8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AFFINE_TRANSFORMATION_8BIT " "Found entity 1: AFFINE_TRANSFORMATION_8BIT" {  } { { "affine_transformation_8bit.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/affine_transformation_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578707947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578707947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AFFINE_TRANSFORMATION_8BIT encripter_decripter:inst10\|AFFINE_TRANSFORMATION_8BIT:inst3 " "Elaborating entity \"AFFINE_TRANSFORMATION_8BIT\" for hierarchy \"encripter_decripter:inst10\|AFFINE_TRANSFORMATION_8BIT:inst3\"" {  } { { "encripter_decripter.bdf" "inst3" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/encripter_decripter.bdf" { { -8 472 680 88 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578707967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xor_9_bit.bdf 1 1 " "Using design file xor_9_bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_9_BIT " "Found entity 1: XOR_9_BIT" {  } { { "xor_9_bit.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/xor_9_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578708067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578708067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_9_BIT encripter_decripter:inst10\|AFFINE_TRANSFORMATION_8BIT:inst3\|XOR_9_BIT:inst7 " "Elaborating entity \"XOR_9_BIT\" for hierarchy \"encripter_decripter:inst10\|AFFINE_TRANSFORMATION_8BIT:inst3\|XOR_9_BIT:inst7\"" {  } { { "affine_transformation_8bit.bdf" "inst7" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/affine_transformation_8bit.bdf" { { -616 456 552 -424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578708087 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplicativeinversion.bdf 1 1 " "Using design file multiplicativeinversion.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplicativeInversion " "Found entity 1: MultiplicativeInversion" {  } { { "multiplicativeinversion.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/multiplicativeinversion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578708298 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578708298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplicativeInversion encripter_decripter:inst10\|MultiplicativeInversion:inst " "Elaborating entity \"MultiplicativeInversion\" for hierarchy \"encripter_decripter:inst10\|MultiplicativeInversion:inst\"" {  } { { "encripter_decripter.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/encripter_decripter.bdf" { { -8 256 464 88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578708308 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "multiplicativeinversion.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/multiplicativeinversion.bdf" { { 592 2728 2728 624 "" "" } { 592 2656 2656 720 "" "" } { 592 2616 2616 744 "" "" } { 608 2728 2816 625 "delta\[3\]" "" } { 488 2816 2816 624 "" "" } { 592 2688 2688 656 "" "" } { 640 2688 2832 657 "delta\[2\]" "" } { 488 2832 2832 656 "" "" } { 704 2656 2848 721 "delta\[1\]" "" } { 488 2848 2848 720 "" "" } { 728 2616 2864 745 "delta\[0\]" "" } { 488 2864 2864 744 "" "" } { 392 2880 2880 488 "" "" } { 360 2896 2896 488 "" "" } { 328 2912 2912 488 "" "" } { 288 2928 2928 488 "" "" } { 592 2616 2656 592 "" "" } { 592 2656 2688 592 "" "" } { 592 2688 2728 592 "" "" } { 592 2728 2768 592 "" "" } { 488 2816 2832 488 "" "" } { 488 2832 2848 488 "" "" } { 488 2848 2864 488 "" "" } { 488 2864 2880 488 "" "" } { 488 2880 2896 488 "" "" } { 488 2896 2912 488 "" "" } { 488 2912 2928 488 "" "" } { 472 2928 3024 489 "idelta\[7..0\]" "" } { 376 2722 2880 393 "delta\[4\]" "" } { 392 2736 2736 416 "" "" } { 416 2736 2752 416 "" "" } { 360 2704 2704 416 "" "" } { 344 2666 2896 361 "delta\[5\]" "" } { 416 2704 2736 416 "" "" } { 328 2672 2672 416 "" "" } { 312 2634 2912 329 "delta\[6\]" "" } { 416 2672 2704 416 "" "" } { 288 2640 2640 416 "" "" } { 272 2594 2928 289 "delta\[7\]" "" } { 416 2640 2672 416 "" "" } { 400 2552 2640 417 "idelta\[7..4\]" "" } { 576 2552 2616 593 "idelta\[3..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1591578708308 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "multiplicativeinversion.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/multiplicativeinversion.bdf" { { 592 2728 2728 624 "" "" } { 592 2656 2656 720 "" "" } { 592 2616 2616 744 "" "" } { 608 2728 2816 625 "delta\[3\]" "" } { 488 2816 2816 624 "" "" } { 592 2688 2688 656 "" "" } { 640 2688 2832 657 "delta\[2\]" "" } { 488 2832 2832 656 "" "" } { 704 2656 2848 721 "delta\[1\]" "" } { 488 2848 2848 720 "" "" } { 728 2616 2864 745 "delta\[0\]" "" } { 488 2864 2864 744 "" "" } { 392 2880 2880 488 "" "" } { 360 2896 2896 488 "" "" } { 328 2912 2912 488 "" "" } { 288 2928 2928 488 "" "" } { 592 2616 2656 592 "" "" } { 592 2656 2688 592 "" "" } { 592 2688 2728 592 "" "" } { 592 2728 2768 592 "" "" } { 488 2816 2832 488 "" "" } { 488 2832 2848 488 "" "" } { 488 2848 2864 488 "" "" } { 488 2864 2880 488 "" "" } { 488 2880 2896 488 "" "" } { 488 2896 2912 488 "" "" } { 488 2912 2928 488 "" "" } { 472 2928 3024 489 "idelta\[7..0\]" "" } { 376 2722 2880 393 "delta\[4\]" "" } { 392 2736 2736 416 "" "" } { 416 2736 2752 416 "" "" } { 360 2704 2704 416 "" "" } { 344 2666 2896 361 "delta\[5\]" "" } { 416 2704 2736 416 "" "" } { 328 2672 2672 416 "" "" } { 312 2634 2912 329 "delta\[6\]" "" } { 416 2672 2704 416 "" "" } { 288 2640 2640 416 "" "" } { 272 2594 2928 289 "delta\[7\]" "" } { 416 2640 2672 416 "" "" } { 400 2552 2640 417 "idelta\[7..4\]" "" } { 576 2552 2616 593 "idelta\[3..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1591578708308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inverse_isomorphic_mapping.bdf 1 1 " "Using design file inverse_isomorphic_mapping.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inverse_Isomorphic_Mapping " "Found entity 1: Inverse_Isomorphic_Mapping" {  } { { "inverse_isomorphic_mapping.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/inverse_isomorphic_mapping.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578708372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578708372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverse_Isomorphic_Mapping encripter_decripter:inst10\|MultiplicativeInversion:inst\|Inverse_Isomorphic_Mapping:inst14 " "Elaborating entity \"Inverse_Isomorphic_Mapping\" for hierarchy \"encripter_decripter:inst10\|MultiplicativeInversion:inst\|Inverse_Isomorphic_Mapping:inst14\"" {  } { { "multiplicativeinversion.bdf" "inst14" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/multiplicativeinversion.bdf" { { 456 3024 3232 552 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578708377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitmultiplier.bdf 1 1 " "Using design file 4bitmultiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bitmultiplier " "Found entity 1: 4bitmultiplier" {  } { { "4bitmultiplier.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/4bitmultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578708627 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578708627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitmultiplier encripter_decripter:inst10\|MultiplicativeInversion:inst\|4bitmultiplier:inst13 " "Elaborating entity \"4bitmultiplier\" for hierarchy \"encripter_decripter:inst10\|MultiplicativeInversion:inst\|4bitmultiplier:inst13\"" {  } { { "multiplicativeinversion.bdf" "inst13" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/multiplicativeinversion.bdf" { { 384 2400 2552 480 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578708647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2bitxor.bdf 1 1 " "Using design file 2bitxor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2bitxor " "Found entity 1: 2bitxor" {  } { { "2bitxor.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/2bitxor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578708748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578708748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bitxor encripter_decripter:inst10\|MultiplicativeInversion:inst\|4bitmultiplier:inst13\|2bitxor:inst5 " "Elaborating entity \"2bitxor\" for hierarchy \"encripter_decripter:inst10\|MultiplicativeInversion:inst\|4bitmultiplier:inst13\|2bitxor:inst5\"" {  } { { "4bitmultiplier.bdf" "inst5" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/4bitmultiplier.bdf" { { 208 824 976 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578708758 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "2bitxor.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/2bitxor.bdf" { { 120 280 296 120 "" "" } { 128 296 456 145 "in1\[1\]" "" } { 120 296 296 144 "" "" } { 192 296 456 209 "in1\[0\]" "" } { 208 296 456 225 "in2\[0\]" "" } { 144 296 296 208 "" "" } { 208 296 296 224 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1591578708758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2bitmultiplier.bdf 1 1 " "Using design file 2bitmultiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2bitmultiplier " "Found entity 1: 2bitmultiplier" {  } { { "2bitmultiplier.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/2bitmultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578708897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578708897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bitmultiplier encripter_decripter:inst10\|MultiplicativeInversion:inst\|4bitmultiplier:inst13\|2bitmultiplier:inst1 " "Elaborating entity \"2bitmultiplier\" for hierarchy \"encripter_decripter:inst10\|MultiplicativeInversion:inst\|4bitmultiplier:inst13\|2bitmultiplier:inst1\"" {  } { { "4bitmultiplier.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/4bitmultiplier.bdf" { { 224 592 752 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578708998 ""}
{ "Warning" "WSGN_SEARCH_FILE" "isomorphic_mapping.bdf 1 1 " "Using design file isomorphic_mapping.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Isomorphic_Mapping " "Found entity 1: Isomorphic_Mapping" {  } { { "isomorphic_mapping.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/isomorphic_mapping.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578709372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578709372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Isomorphic_Mapping encripter_decripter:inst10\|MultiplicativeInversion:inst\|Isomorphic_Mapping:inst2 " "Elaborating entity \"Isomorphic_Mapping\" for hierarchy \"encripter_decripter:inst10\|MultiplicativeInversion:inst\|Isomorphic_Mapping:inst2\"" {  } { { "multiplicativeinversion.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/multiplicativeinversion.bdf" { { 456 720 928 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578709382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inverse.bdf 1 1 " "Using design file inverse.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inverse " "Found entity 1: inverse" {  } { { "inverse.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/inverse.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578709692 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578709692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse encripter_decripter:inst10\|MultiplicativeInversion:inst\|inverse:inst11 " "Elaborating entity \"inverse\" for hierarchy \"encripter_decripter:inst10\|MultiplicativeInversion:inst\|inverse:inst11\"" {  } { { "multiplicativeinversion.bdf" "inst11" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/multiplicativeinversion.bdf" { { 480 2144 2288 576 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578709743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitxor.bdf 1 1 " "Using design file 4bitxor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bitxor " "Found entity 1: 4bitxor" {  } { { "4bitxor.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/4bitxor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578709989 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578709989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitxor encripter_decripter:inst10\|MultiplicativeInversion:inst\|4bitxor:inst8 " "Elaborating entity \"4bitxor\" for hierarchy \"encripter_decripter:inst10\|MultiplicativeInversion:inst\|4bitxor:inst8\"" {  } { { "multiplicativeinversion.bdf" "inst8" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/multiplicativeinversion.bdf" { { 480 1960 2112 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578710012 ""}
{ "Warning" "WSGN_SEARCH_FILE" "blockxor.bdf 1 1 " "Using design file blockxor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BlockXOR " "Found entity 1: BlockXOR" {  } { { "blockxor.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/blockxor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578710988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578710988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockXOR encripter_decripter:inst10\|BlockXOR:inst6 " "Elaborating entity \"BlockXOR\" for hierarchy \"encripter_decripter:inst10\|BlockXOR:inst6\"" {  } { { "encripter_decripter.bdf" "inst6" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/encripter_decripter.bdf" { { 88 -328 -80 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578710998 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inverse_affine_transformation_8bit.bdf 1 1 " "Using design file inverse_affine_transformation_8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 INVERSE_AFFINE_TRANSFORMATION_8BIT " "Found entity 1: INVERSE_AFFINE_TRANSFORMATION_8BIT" {  } { { "inverse_affine_transformation_8bit.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/inverse_affine_transformation_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578714249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578714249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERSE_AFFINE_TRANSFORMATION_8BIT encripter_decripter:inst10\|INVERSE_AFFINE_TRANSFORMATION_8BIT:inst1 " "Elaborating entity \"INVERSE_AFFINE_TRANSFORMATION_8BIT\" for hierarchy \"encripter_decripter:inst10\|INVERSE_AFFINE_TRANSFORMATION_8BIT:inst1\"" {  } { { "encripter_decripter.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/encripter_decripter.bdf" { { 232 136 344 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578714262 ""}
{ "Warning" "WSGN_SEARCH_FILE" "barrelinverseshifter16.bdf 1 1 " "Using design file barrelinverseshifter16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelInverseShifter16 " "Found entity 1: BarrelInverseShifter16" {  } { { "barrelinverseshifter16.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/barrelinverseshifter16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578714458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591578714458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelInverseShifter16 encripter_decripter:inst10\|BarrelInverseShifter16:inst5 " "Elaborating entity \"BarrelInverseShifter16\" for hierarchy \"encripter_decripter:inst10\|BarrelInverseShifter16:inst5\"" {  } { { "encripter_decripter.bdf" "inst5" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/encripter_decripter.bdf" { { 296 -336 -168 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578714470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst4 " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst4\"" {  } { { "TP2_E5.bdf" "inst4" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 280 2208 2456 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[2\] data10 " "Bus \"data10\[2\]\" found using same base name as \"data10\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1152 360 406 1184 "data10\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[2\] data11 " "Bus \"data11\[2\]\" found using same base name as \"data11\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 968 360 406 1008 "data11\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[2\] data12 " "Bus \"data12\[2\]\" found using same base name as \"data12\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 784 368 414 824 "data12\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[1\] data10 " "Bus \"data10\[1\]\" found using same base name as \"data10\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1216 384 430 1233 "data10\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[1\] data11 " "Bus \"data11\[1\]\" found using same base name as \"data11\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1040 376 422 1057 "data11\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[1\] data12 " "Bus \"data12\[1\]\" found using same base name as \"data12\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 856 384 430 873 "data12\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data1 " "Converted elements in bus name \"data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[0\] data10 " "Converted element name(s) from \"data1\[0\]\" to \"data10\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2832 192 384 2849 "data1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[2..0\] data12..0 " "Converted element name(s) from \"data1\[2..0\]\" to \"data12..0\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2808 384 520 2825 "data1\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[1\] data11 " "Converted element name(s) from \"data1\[1\]\" to \"data11\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2856 368 408 2873 "data1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[2\] data12 " "Converted element name(s) from \"data1\[2\]\" to \"data12\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2808 360 400 2825 "data1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2832 192 384 2849 "data1\[0\]" "" } { 2808 384 520 2825 "data1\[2 .. 0\]" "" } { 2856 368 408 2873 "data1\[1\]" "" } { 2808 360 400 2825 "data1\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data10 " "Converted elements in bus name \"data10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[0\] data100 " "Converted element name(s) from \"data10\[0\]\" to \"data100\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1192 264 400 1209 "data10\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[2..0\] data102..0 " "Converted element name(s) from \"data10\[2..0\]\" to \"data102..0\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1168 400 504 1185 "data10\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[2\] data102 " "Converted element name(s) from \"data10\[2\]\" to \"data102\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1152 360 406 1184 "data10\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[1\] data101 " "Converted element name(s) from \"data10\[1\]\" to \"data101\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1216 384 430 1233 "data10\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1192 264 400 1209 "data10\[0\]" "" } { 1168 400 504 1185 "data10\[2 .. 0\]" "" } { 1152 360 406 1184 "data10\[2\]" "" } { 1216 384 430 1233 "data10\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data11 " "Converted elements in bus name \"data11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[0\] data110 " "Converted element name(s) from \"data11\[0\]\" to \"data110\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1016 272 392 1033 "data11\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[2..0\] data112..0 " "Converted element name(s) from \"data11\[2..0\]\" to \"data112..0\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 992 392 504 1009 "data11\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[2\] data112 " "Converted element name(s) from \"data11\[2\]\" to \"data112\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 968 360 406 1008 "data11\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[1\] data111 " "Converted element name(s) from \"data11\[1\]\" to \"data111\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1040 376 422 1057 "data11\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 1016 272 392 1033 "data11\[0\]" "" } { 992 392 504 1009 "data11\[2 .. 0\]" "" } { 968 360 406 1008 "data11\[2\]" "" } { 1040 376 422 1057 "data11\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data12 " "Converted elements in bus name \"data12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[2..0\] data122..0 " "Converted element name(s) from \"data12\[2..0\]\" to \"data122..0\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 808 408 504 825 "data12\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[0\] data120 " "Converted element name(s) from \"data12\[0\]\" to \"data120\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 832 280 408 849 "data12\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[2\] data122 " "Converted element name(s) from \"data12\[2\]\" to \"data122\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 784 368 414 824 "data12\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[1\] data121 " "Converted element name(s) from \"data12\[1\]\" to \"data121\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 856 384 430 873 "data12\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723347 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 808 408 504 825 "data12\[2 .. 0\]" "" } { 832 280 408 849 "data12\[0\]" "" } { 784 368 414 824 "data12\[2\]" "" } { 856 384 430 873 "data12\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591578723347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Shifter:inst4\|MUX:inst " "Elaborating entity \"MUX\" for hierarchy \"Shifter:inst4\|MUX:inst\"" {  } { { "Shifter.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578723538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shifter:inst4\|MUX:inst " "Elaborated megafunction instantiation \"Shifter:inst4\|MUX:inst\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578723548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shifter:inst4\|MUX:inst " "Instantiated megafunction \"Shifter:inst4\|MUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578723548 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578723548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Shifter:inst4\|MUX:inst\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"Shifter:inst4\|MUX:inst\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578723788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Shifter:inst4\|MUX:inst\|lpm_mux:\$00001 Shifter:inst4\|MUX:inst " "Elaborated megafunction instantiation \"Shifter:inst4\|MUX:inst\|lpm_mux:\$00001\", which is child of megafunction instantiation \"Shifter:inst4\|MUX:inst\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578723788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_9rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578723938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578723938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc Shifter:inst4\|MUX:inst\|lpm_mux:\$00001\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"Shifter:inst4\|MUX:inst\|lpm_mux:\$00001\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578723959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Shifter:inst4\|MUX:inst1 " "Elaborating entity \"MUX\" for hierarchy \"Shifter:inst4\|MUX:inst1\"" {  } { { "Shifter.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 424 504 616 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578724227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shifter:inst4\|MUX:inst1 " "Elaborated megafunction instantiation \"Shifter:inst4\|MUX:inst1\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 424 504 616 512 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578724237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shifter:inst4\|MUX:inst1 " "Instantiated megafunction \"Shifter:inst4\|MUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578724237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578724237 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 424 504 616 512 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578724237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Shifter:inst4\|MUX:inst15 " "Elaborating entity \"MUX\" for hierarchy \"Shifter:inst4\|MUX:inst15\"" {  } { { "Shifter.bdf" "inst15" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2952 520 632 3040 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578730002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shifter:inst4\|MUX:inst15 " "Elaborated megafunction instantiation \"Shifter:inst4\|MUX:inst15\"" {  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2952 520 632 3040 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578730007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shifter:inst4\|MUX:inst15 " "Instantiated megafunction \"Shifter:inst4\|MUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730007 ""}  } { { "Shifter.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Shifter.bdf" { { 2952 520 632 3040 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578730007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_Mem DATA_Mem:inst2 " "Elaborating entity \"DATA_Mem\" for hierarchy \"DATA_Mem:inst2\"" {  } { { "TP2_E5.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { 384 120 336 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578730328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA_Mem:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA_Mem:inst2\|altsyncram:altsyncram_component\"" {  } { { "DATA_Mem.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/GitHub/EV20/DATA_Mem.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578730557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA_Mem:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA_Mem:inst2\|altsyncram:altsyncram_component\"" {  } { { "DATA_Mem.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/DATA_Mem.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578730557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA_Mem:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA_Mem:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591578730557 ""}  } { { "DATA_Mem.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/DATA_Mem.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591578730557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dkh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dkh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dkh1 " "Found entity 1: altsyncram_dkh1" {  } { { "db/altsyncram_dkh1.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/altsyncram_dkh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591578730737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578730737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dkh1 DATA_Mem:inst2\|altsyncram:altsyncram_component\|altsyncram_dkh1:auto_generated " "Elaborating entity \"altsyncram_dkh1\" for hierarchy \"DATA_Mem:inst2\|altsyncram:altsyncram_component\|altsyncram_dkh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578730762 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_u8a1:auto_generated\|q_a\[16\] " "Synthesized away node \"Fetch_Decode_Unit:inst18\|MIR_DECODE:inst3\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_u8a1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_u8a1.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/altsyncram_u8a1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MIR.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/MIR.v" 84 0 0 } } { "MIR_DECODE.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/MIR_DECODE.bdf" { { 312 504 720 440 "inst" "" } } } } { "Fetch_Decode_Unit.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Fetch_Decode_Unit.bdf" { { 376 1288 1568 568 "inst3" "" } } } } { "TP2_E5.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/TP2_E5.bdf" { { -216 592 904 40 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591578731817 "|TP2_E5|Fetch_Decode_Unit:inst18|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_u8a1:auto_generated|ram_block1a16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1591578731817 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1591578731817 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[15\]\" " "Converted tri-state node \"gdfx_temp0\[15\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[14\]\" " "Converted tri-state node \"gdfx_temp0\[14\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[13\]\" " "Converted tri-state node \"gdfx_temp0\[13\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[12\]\" " "Converted tri-state node \"gdfx_temp0\[12\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[11\]\" " "Converted tri-state node \"gdfx_temp0\[11\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[10\]\" " "Converted tri-state node \"gdfx_temp0\[10\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[9\]\" " "Converted tri-state node \"gdfx_temp0\[9\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[8\]\" " "Converted tri-state node \"gdfx_temp0\[8\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[7\]\" " "Converted tri-state node \"gdfx_temp0\[7\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[6\]\" " "Converted tri-state node \"gdfx_temp0\[6\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[5\]\" " "Converted tri-state node \"gdfx_temp0\[5\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[4\]\" " "Converted tri-state node \"gdfx_temp0\[4\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[3\]\" " "Converted tri-state node \"gdfx_temp0\[3\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[2\]\" " "Converted tri-state node \"gdfx_temp0\[2\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[1\]\" " "Converted tri-state node \"gdfx_temp0\[1\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[0\]\" " "Converted tri-state node \"gdfx_temp0\[0\]\" into a selector" {  } { { "multiplexer16b.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/multiplexer16b.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[15\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[15\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[14\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[14\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[13\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[13\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[12\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[12\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[11\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[11\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[10\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[10\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[9\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[9\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[8\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[8\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[7\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[7\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[6\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[6\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[5\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[5\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[4\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[4\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[3\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[3\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[2\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[2\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[1\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[1\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[0\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_A\[0\]\" into a selector" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/db/mux_tsc.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[15\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[15\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 1512 1576 224 "inst15" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[14\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[14\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 1424 1488 224 "inst14" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[13\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[13\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 1336 1400 224 "inst13" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[12\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[12\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 1248 1312 224 "inst12" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[11\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[11\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 1160 1224 224 "inst11" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[10\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[10\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 1072 1136 224 "inst10" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[9\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[9\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 984 1048 224 "inst9_" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[8\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[8\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 896 960 224 "inst8" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[7\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[7\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 808 872 224 "inst7" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[6\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[6\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 720 784 224 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[5\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[5\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 632 696 224 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[4\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[4\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 544 608 224 "inst4" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[3\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[3\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 456 520 224 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[2\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[2\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 360 424 224 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[1\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[1\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 272 336 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[0\]\" " "Converted tri-state node \"RegisterBank:inst6\|block3:inst71\|to_BUS_B\[0\]\" into a selector" {  } { { "16bitreg.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/16bitreg.bdf" { { 144 184 248 224 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1591578732307 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1591578732307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|mux_13to1:inst8\|out " "Latch ALU_Block:inst17\|mux_13to1:inst8\|out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst80 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst80" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3544 688 752 3624 "inst80" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735262 ""}  } { { "mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/mux_13to1.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[15\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[14\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[13\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[12\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[11\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[10\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[9\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[8\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[7\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[6\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735263 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[5\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735264 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[4\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735264 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[3\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735264 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[2\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735264 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[1\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735264 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[0\] " "Latch ALU_Block:inst17\|bus_mux_13to1:inst7\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Word_Register2:inst15\|inst76 " "Ports D and ENA on the latch are fed by the same signal Control_Word_Register2:inst15\|inst76" {  } { { "Control_Word_Register2.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/EV20/Control_Word_Register2.bdf" { { 3440 688 752 3520 "inst76" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591578735264 ""}  } { { "bus_mux_13to1.v" "" { Text "C:/Users/Manuel/Documents/GitHub/EV20/bus_mux_13to1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591578735264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591578736818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591578742363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591578742363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2223 " "Implemented 2223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591578743078 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591578743078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2124 " "Implemented 2124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591578743078 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591578743078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591578743078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591578743318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 22:12:23 2020 " "Processing ended: Sun Jun 07 22:12:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591578743318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591578743318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591578743318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591578743318 ""}
