$date
	Tue May 20 16:39:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module registerFile_tb $end
$var wire 28 ! dout1 [27:0] $end
$var wire 28 " dout0 [27:0] $end
$var reg 1 # clk $end
$var reg 28 $ data_in [27:0] $end
$var reg 4 % dest_sel [3:0] $end
$var reg 4 & rs0 [3:0] $end
$var reg 4 ' rs1 [3:0] $end
$var reg 1 ( rst $end
$var reg 1 ) wen $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 28 * data_in [27:0] $end
$var wire 4 + dest_sel [3:0] $end
$var wire 28 , dout0 [27:0] $end
$var wire 28 - dout1 [27:0] $end
$var wire 4 . rs0 [3:0] $end
$var wire 4 / rs1 [3:0] $end
$var wire 1 ( rst $end
$var wire 1 ) wen $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 0
b1 /
b0 .
b0 -
b0 ,
bx +
bx *
0)
1(
b1 '
b0 &
bx %
bx $
0#
b0 "
b0 !
$end
#1500
b10000 0
1#
#3000
0#
0(
#4500
1#
#6000
0#
1)
b0 %
b0 +
b10101011110011011110 $
b10101011110011011110 *
#7500
1#
#9000
0#
b0 '
b0 /
0)
#10500
1#
#12000
0#
1)
b101 %
b101 +
b1001000110100010101100111 $
b1001000110100010101100111 *
#13500
1#
#15000
0#
b1001000110100010101100111 "
b1001000110100010101100111 ,
b101 &
b101 .
0)
#16500
1#
#18000
0#
1)
b111111101101110010111010 $
b111111101101110010111010 *
#19500
b111111101101110010111010 "
b111111101101110010111010 ,
1#
#21000
0#
b111111101101110010111010 !
b111111101101110010111010 -
b101 '
b101 /
0)
#22500
1#
#24000
0#
