{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488817123903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488817123909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 11:18:36 2017 " "Processing started: Mon Mar 06 11:18:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488817123909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488817123909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488817123909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1488817124917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_ror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_ror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_ror-phase1_tb_arch " "Found design unit 1: phase1_tb_ror-phase1_tb_arch" {  } { { "phase1_tb_ror.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_ror.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126213 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_ror " "Found entity 1: phase1_tb_ror" {  } { { "phase1_tb_ror.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_ror.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_rol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_rol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_rol-phase1_tb_arch " "Found design unit 1: phase1_tb_rol-phase1_tb_arch" {  } { { "phase1_tb_rol.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_rol.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126299 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_rol " "Found entity 1: phase1_tb_rol" {  } { { "phase1_tb_rol.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_rol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_tb-CLA_tb_arch " "Found design unit 1: CLA_tb-CLA_tb_arch" {  } { { "CLA_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/CLA_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126371 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_tb " "Found entity 1: CLA_tb" {  } { { "CLA_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/CLA_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_algorithm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_algorithm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_algorithm_tb-booth_32_algorithm_tb_arch " "Found design unit 1: booth_32_algorithm_tb-booth_32_algorithm_tb_arch" {  } { { "booth_32_algorithm_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/booth_32_algorithm_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126441 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_algorithm_tb " "Found entity 1: booth_32_algorithm_tb" {  } { { "booth_32_algorithm_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/booth_32_algorithm_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1-bdf_type " "Found design unit 1: phase1-bdf_type" {  } { { "phase1.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126515 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1 " "Found entity 1: phase1" {  } { { "phase1.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_split-behavioral " "Found design unit 1: Z_split-behavioral" {  } { { "Z_split.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/Z_split.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_split " "Found entity 1: Z_split" {  } { { "Z_split.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/Z_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_64-behavioral " "Found design unit 1: register_64-behavioral" {  } { { "register_64.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/register_64.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126662 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/register_64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-behavioral " "Found design unit 1: register_32-behavioral" {  } { { "register_32.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/register_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126735 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/register_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMUX-behavioral " "Found design unit 1: MDMUX-behavioral" {  } { { "MDMux.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/MDMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126807 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMUX " "Found entity 1: MDMUX" {  } { { "MDMux.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/MDMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_32_to_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_32_to_5-behavioral " "Found design unit 1: encoder_32_to_5-behavioral" {  } { { "encoder_32_to_5.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/encoder_32_to_5.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126887 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/encoder_32_to_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux_32_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_32_to_1-behavioral " "Found design unit 1: bus_mux_32_to_1-behavioral" {  } { { "bus_mux_32_to_1.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/bus_mux_32_to_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126969 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/bus_mux_32_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817126969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817126969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_algorithm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_algorithm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_algorithm-behavioral " "Found design unit 1: booth_32_algorithm-behavioral" {  } { { "booth_32_algorithm.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/booth_32_algorithm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127051 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_algorithm " "Found entity 1: booth_32_algorithm" {  } { { "booth_32_algorithm.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/booth_32_algorithm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127126 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb-phase1_tb_arch " "Found design unit 1: phase1_tb-phase1_tb_arch" {  } { { "phase1_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127201 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb " "Found entity 1: phase1_tb" {  } { { "phase1_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_sub-phase1_tb_arch " "Found design unit 1: phase1_tb_sub-phase1_tb_arch" {  } { { "phase1_tb_sub.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_sub.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127277 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_sub " "Found entity 1: phase1_tb_sub" {  } { { "phase1_tb_sub.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_add-phase1_tb_arch " "Found design unit 1: phase1_tb_add-phase1_tb_arch" {  } { { "phase1_tb_add.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_add.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127352 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_add " "Found entity 1: phase1_tb_add" {  } { { "phase1_tb_add.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_mul-phase1_tb_arch " "Found design unit 1: phase1_tb_mul-phase1_tb_arch" {  } { { "phase1_tb_mul.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_mul.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127425 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_mul " "Found entity 1: phase1_tb_mul" {  } { { "phase1_tb_mul.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_mul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_div-phase1_tb_arch " "Found design unit 1: phase1_tb_div-phase1_tb_arch" {  } { { "phase1_tb_div.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127499 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_div " "Found entity 1: phase1_tb_div" {  } { { "phase1_tb_div.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_and-phase1_tb_arch " "Found design unit 1: phase1_tb_and-phase1_tb_arch" {  } { { "phase1_tb_and.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_and.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127576 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_and " "Found entity 1: phase1_tb_and" {  } { { "phase1_tb_and.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_or-phase1_tb_arch " "Found design unit 1: phase1_tb_or-phase1_tb_arch" {  } { { "phase1_tb_or.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_or.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127662 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_or " "Found entity 1: phase1_tb_or" {  } { { "phase1_tb_or.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_or.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_srl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_srl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_srl-phase1_tb_arch " "Found design unit 1: phase1_tb_srl-phase1_tb_arch" {  } { { "phase1_tb_srl.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_srl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127754 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_srl " "Found entity 1: phase1_tb_srl" {  } { { "phase1_tb_srl.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_srl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_sll-phase1_tb_arch " "Found design unit 1: phase1_tb_sll-phase1_tb_arch" {  } { { "phase1_tb_sll.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_sll.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127841 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_sll " "Found entity 1: phase1_tb_sll" {  } { { "phase1_tb_sll.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_sll.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_neg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_neg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_neg-phase1_tb_arch " "Found design unit 1: phase1_tb_neg-phase1_tb_arch" {  } { { "phase1_tb_neg.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_neg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127912 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_neg " "Found entity 1: phase1_tb_neg" {  } { { "phase1_tb_neg.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_neg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_not-phase1_tb_arch " "Found design unit 1: phase1_tb_not-phase1_tb_arch" {  } { { "phase1_tb_not.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_not.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127987 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_not " "Found entity 1: phase1_tb_not" {  } { { "phase1_tb_not.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/phase1_tb_not.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817127987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817127987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_lookahead_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_lookahead_adder-behavioral " "Found design unit 1: carry_lookahead_adder-behavioral" {  } { { "carry_lookahead_adder.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/carry_lookahead_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128061 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/carry_lookahead_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817128061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_bitpairrecoding_algorithm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_bitpairrecoding_algorithm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_bitPairRecoding_algorithm-behavioral " "Found design unit 1: booth_32_bitPairRecoding_algorithm-behavioral" {  } { { "booth_32_bitPairRecoding_algorithm.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/booth_32_bitPairRecoding_algorithm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128131 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_bitPairRecoding_algorithm " "Found entity 1: booth_32_bitPairRecoding_algorithm" {  } { { "booth_32_bitPairRecoding_algorithm.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/booth_32_bitPairRecoding_algorithm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817128131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_bitpairrecoding_algorithm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_bitpairrecoding_algorithm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_bitPairRecoding_algorithm_tb-booth_32_bitPairRecoding_algorithm_tb_arch " "Found design unit 1: booth_32_bitPairRecoding_algorithm_tb-booth_32_bitPairRecoding_algorithm_tb_arch" {  } { { "booth_32_bitPairRecoding_algorithm_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/booth_32_bitPairRecoding_algorithm_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128206 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_bitPairRecoding_algorithm_tb " "Found entity 1: booth_32_bitPairRecoding_algorithm_tb" {  } { { "booth_32_bitPairRecoding_algorithm_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/booth_32_bitPairRecoding_algorithm_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817128206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_multiplier-behavioral " "Found design unit 1: array_multiplier-behavioral" {  } { { "array_multiplier.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/array_multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128292 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_multiplier " "Found entity 1: array_multiplier" {  } { { "array_multiplier.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/array_multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817128292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_multiplier_tb-array_multiplier_tb_arch " "Found design unit 1: array_multiplier_tb-array_multiplier_tb_arch" {  } { { "array_multiplier_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/array_multiplier_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128373 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_multiplier_tb " "Found entity 1: array_multiplier_tb" {  } { { "array_multiplier_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/array_multiplier_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817128373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128455 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817128455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_encode_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_encode_logic-behavioral " "Found design unit 1: select_encode_logic-behavioral" {  } { { "select_encode_logic.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/select_encode_logic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128542 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic " "Found entity 1: select_encode_logic" {  } { { "select_encode_logic.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/select_encode_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488817128542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817128542 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \"is\" select_encode_logic_tb.vhd(5) " "VHDL syntax error at select_encode_logic_tb.vhd(5) near text \"END\";  expecting \"is\"" {  } { { "select_encode_logic_tb.vhd" "" { Text "Z:/ELEC 374/ELEC374_RISC_Computer-master/ELEC374_RISC_Computer-master/select_encode_logic_tb.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488817128614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file select_encode_logic_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488817128622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488817128913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 06 11:18:48 2017 " "Processing ended: Mon Mar 06 11:18:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488817128913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488817128913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488817128913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488817128913 ""}
