Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.80 s | Elapsed : 0.00 / 2.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.80 s | Elapsed : 0.00 / 2.00 s
 
--> Reading design: toplvl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : toplvl.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : toplvl
Output Format                      : NGC
Target Device                      : xc4vfx20-10-ff672

---- Source Options
Top Module Name                    : toplvl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Map on DSP48                       : auto
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : toplvl.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/HD_FRAME is now defined in a different file: was F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/hd_frame.vhd, now is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/hd_frame.vhd
WARNING:HDLParsers:3215 - Unit work/HD_FRAME/BEHAVIORAL is now defined in a different file: was F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/hd_frame.vhd, now is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/hd_frame.vhd
WARNING:HDLParsers:3215 - Unit work/HD_FRAMEGENERATOR is now defined in a different file: was F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/hd_framegenerator.vhd, now is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/hd_framegenerator.vhd
WARNING:HDLParsers:3215 - Unit work/HD_FRAMEGENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/hd_framegenerator.vhd, now is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/hd_framegenerator.vhd
Compiling vhdl file F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/pack_reverse_bit_order.vhd in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/crc.vhd in Library work.
Architecture pack_crc of Entity pack_crc is up to date.
Compiling vhdl file F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/state_counter.vhd in Library work.
Architecture behavioral of Entity state_counter is up to date.
Compiling vhdl file F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/color_lut.vhd in Library work.
Architecture behavioral of Entity color_lut is up to date.
Compiling vhdl file F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/hd_framegenerator.vhd in Library work.
Architecture behavioral of Entity hd_framegenerator is up to date.
Compiling vhdl file F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/hd_frame.vhd in Library work.
Architecture behavioral of Entity hd_frame is up to date.
Compiling vhdl file F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/video_sm.vhd in Library work.
Architecture behavioral of Entity video_sm is up to date.
Compiling vhdl file F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/toplvl.vhd in Library work.
Architecture behavioral of Entity toplvl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplvl> (Architecture <behavioral>).
Entity <toplvl> analyzed. Unit <toplvl> generated.

Analyzing Entity <hd_frame> (Architecture <behavioral>).
Entity <hd_frame> analyzed. Unit <hd_frame> generated.

Analyzing Entity <hd_framegenerator> (Architecture <behavioral>).
Entity <hd_framegenerator> analyzed. Unit <hd_framegenerator> generated.

Analyzing Entity <video_sm> (Architecture <behavioral>).
Entity <video_sm> analyzed. Unit <video_sm> generated.

Analyzing Entity <state_counter> (Architecture <behavioral>).
Entity <state_counter> analyzed. Unit <state_counter> generated.

Analyzing Entity <color_lut> (Architecture <behavioral>).
Entity <color_lut> analyzed. Unit <color_lut> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <color_lut>.
    Related source file is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/color_lut.vhd.
    Found 10-bit up counter for signal <yramp>.
    Summary:
	inferred   1 Counter(s).
Unit <color_lut> synthesized.


Synthesizing Unit <state_counter>.
    Related source file is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/state_counter.vhd.
    Found 11-bit register for signal <count>.
    Found 11-bit subtractor for signal <$n0006> created at line 48.
    Found 1-bit register for signal <load>.
    Found 11 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  11 Multiplexer(s).
Unit <state_counter> synthesized.


Synthesizing Unit <hd_framegenerator>.
    Related source file is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/hd_framegenerator.vhd.
WARNING:Xst:1778 - Inout <line> is assigned but never used.
WARNING:Xst:1778 - Inout <sample> is assigned but never used.
WARNING:Xst:646 - Signal <luma_crc0<17:9>> is assigned but never used.
WARNING:Xst:646 - Signal <chroma_crc0<17:9>> is assigned but never used.
    Found 3-bit register for signal <fvh_out>.
    Found 1-bit register for signal <line_clk>.
    Found 10-bit register for signal <luma>.
    Found 10-bit register for signal <chroma>.
    Found 1-bit register for signal <sav>.
    Found 1-bit xor2 for signal <$n0031> created at line 73.
    Found 1-bit xor2 for signal <$n0032> created at line 74.
    Found 1-bit xor2 for signal <$n0033> created at line 75.
    Found 1-bit xor2 for signal <$n0034> created at line 76.
    Found 1-bit xor2 for signal <$n0035> created at line 77.
    Found 1-bit xor3 for signal <$n0036> created at line 78.
    Found 1-bit xor3 for signal <$n0037> created at line 79.
    Found 1-bit xor3 for signal <$n0038> created at line 80.
    Found 1-bit xor3 for signal <$n0039> created at line 81.
    Found 1-bit xor3 for signal <$n0040> created at line 82.
    Found 1-bit xor3 for signal <$n0041> created at line 83.
    Found 1-bit xor3 for signal <$n0042> created at line 84.
    Found 1-bit xor3 for signal <$n0043> created at line 85.
    Found 1-bit xor3 for signal <$n0044> created at line 86.
    Found 1-bit xor2 for signal <$n0045> created at line 87.
    Found 1-bit xor2 for signal <$n0047> created at line 73.
    Found 1-bit xor2 for signal <$n0048> created at line 74.
    Found 1-bit xor2 for signal <$n0049> created at line 75.
    Found 1-bit xor2 for signal <$n0050> created at line 76.
    Found 1-bit xor2 for signal <$n0051> created at line 77.
    Found 1-bit xor3 for signal <$n0052> created at line 78.
    Found 1-bit xor3 for signal <$n0053> created at line 79.
    Found 1-bit xor3 for signal <$n0054> created at line 80.
    Found 1-bit xor3 for signal <$n0055> created at line 81.
    Found 1-bit xor3 for signal <$n0056> created at line 82.
    Found 1-bit xor3 for signal <$n0057> created at line 83.
    Found 1-bit xor3 for signal <$n0058> created at line 84.
    Found 1-bit xor3 for signal <$n0059> created at line 85.
    Found 1-bit xor3 for signal <$n0060> created at line 86.
    Found 1-bit xor2 for signal <$n0061> created at line 87.
    Found 11-bit adder for signal <$n0081> created at line 161.
    Found 11-bit adder for signal <$n0082> created at line 103.
    Found 10-bit adder for signal <$n0083> created at line 113.
    Found 12-bit adder for signal <$n0084> created at line 103.
    Found 12-bit adder for signal <$n0085> created at line 108.
    Found 12-bit adder for signal <$n0086> created at line 117.
    Found 12-bit adder for signal <$n0087> created at line 125.
    Found 12-bit subtractor for signal <$n0088> created at line 60.
    Found 12-bit subtractor for signal <$n0089> created at line 95.
    Found 12-bit subtractor for signal <$n0090> created at line 103.
    Found 12-bit subtractor for signal <$n0091> created at line 103.
    Found 12-bit comparator equal for signal <$n0092> created at line 62.
    Found 11-bit comparator not equal for signal <$n0093> created at line 80.
    Found 12-bit comparator equal for signal <$n0094> created at line 95.
    Found 10-bit comparator equal for signal <$n0096> created at line 177.
    Found 12-bit comparator greater for signal <$n0097> created at line 213.
    Found 12-bit comparator equal for signal <$n0106> created at line 163.
    Found 12-bit comparator lessequal for signal <$n0107> created at line 161.
    Found 13-bit comparator greater for signal <$n0108> created at line 161.
    Found 12-bit comparator not equal for signal <$n0109> created at line 60.
    Found 12-bit comparator equal for signal <$n0110> created at line 60.
    Found 11-bit adder for signal <$n0111> created at line 81.
    Found 12-bit comparator equal for signal <$n0112> created at line 103.
    Found 12-bit comparator equal for signal <$n0113> created at line 103.
    Found 12-bit comparator equal for signal <$n0114> created at line 103.
    Found 12-bit comparator equal for signal <$n0115> created at line 103.
    Found 12-bit comparator equal for signal <$n0116> created at line 108.
    Found 12-bit comparator equal for signal <$n0117> created at line 113.
    Found 12-bit comparator equal for signal <$n0118> created at line 117.
    Found 12-bit comparator equal for signal <$n0119> created at line 121.
    Found 12-bit comparator greater for signal <$n0120> created at line 129.
    Found 11-bit comparator less for signal <$n0121> created at line 133.
    Found 11-bit comparator greatequal for signal <$n0122> created at line 133.
    Found 11-bit comparator less for signal <$n0123> created at line 133.
    Found 11-bit comparator greatequal for signal <$n0124> created at line 133.
    Found 12-bit comparator not equal for signal <$n0125> created at line 103.
    Found 12-bit comparator not equal for signal <$n0126> created at line 103.
    Found 12-bit comparator not equal for signal <$n0127> created at line 103.
    Found 12-bit comparator not equal for signal <$n0128> created at line 103.
    Found 12-bit comparator not equal for signal <$n0129> created at line 95.
    Found 12-bit comparator equal for signal <$n0130> created at line 103.
    Found 12-bit comparator not equal for signal <$n0131> created at line 108.
    Found 11-bit comparator equal for signal <$n0133> created at line 198.
    Found 11-bit comparator equal for signal <$n0134> created at line 196.
    Found 11-bit comparator equal for signal <$n0135> created at line 194.
    Found 11-bit comparator equal for signal <$n0136> created at line 193.
    Found 1-bit xor2 for signal <$n0149> created at line 77.
    Found 1-bit xor2 for signal <$n0150> created at line 78.
    Found 1-bit xor2 for signal <$n0151> created at line 79.
    Found 1-bit xor2 for signal <$n0152> created at line 80.
    Found 1-bit xor2 for signal <$n0153> created at line 81.
    Found 1-bit xor2 for signal <$n0154> created at line 82.
    Found 1-bit xor2 for signal <$n0155> created at line 77.
    Found 1-bit xor2 for signal <$n0156> created at line 78.
    Found 1-bit xor2 for signal <$n0157> created at line 79.
    Found 1-bit xor2 for signal <$n0158> created at line 80.
    Found 1-bit xor2 for signal <$n0159> created at line 81.
    Found 1-bit xor2 for signal <$n0160> created at line 82.
    Found 18-bit register for signal <chroma_crc>.
    Found 10-bit register for signal <chroma_out>.
    Found 1-bit register for signal <f>.
    Found 1-bit register for signal <h>.
    Found 11-bit register for signal <linecount>.
    Found 18-bit register for signal <luma_crc>.
    Found 10-bit register for signal <luma_out>.
    Found 12-bit up counter for signal <samplecount>.
    Found 1-bit register for signal <v>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred  12 Adder/Subtracter(s).
	inferred  34 Comparator(s).
	inferred  18 Xor(s).
Unit <hd_framegenerator> synthesized.


Synthesizing Unit <video_sm>.
    Related source file is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/video_sm.vhd.
WARNING:Xst:647 - Input <sd_hd> is never used.
WARNING:Xst:646 - Signal <field> is assigned but never used.
WARNING:Xst:653 - Signal <timeout> is used but never assigned. Tied to value 00000000000.
    Found finite state machine <FSM_0> for signal <h_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 27                                             |
    | Inputs             | 4                                              |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | video_en (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | h0                                             |
    | Power Up State     | h0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <v_state>.
    Found 11-bit up counter for signal <active_line>.
    Found 11-bit register for signal <load_val>.
    Found 4-bit register for signal <v_state>.
    Found 1-bit register for signal <yramp_en>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <video_sm> synthesized.


Synthesizing Unit <hd_frame>.
    Related source file is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/../../nab/hdsdgen_02_nab/hd_frame.vhd.
WARNING:Xst:1778 - Inout <scan_format> is assigned but never used.
WARNING:Xst:1780 - Signal <vert> is never used or assigned.
WARNING:Xst:1780 - Signal <activeline> is never used or assigned.
WARNING:Xst:1780 - Signal <horz> is never used or assigned.
WARNING:Xst:646 - Signal <tp> is assigned but never used.
WARNING:Xst:1780 - Signal <statecnt> is never used or assigned.
WARNING:Xst:1780 - Signal <loadval> is never used or assigned.
    Found 16x67-bit ROM for signal <$n0004>.
    Summary:
	inferred   1 ROM(s).
Unit <hd_frame> synthesized.


Synthesizing Unit <toplvl>.
    Related source file is F:/PT5300/VHDL/altera/xlx_vsm_nab/vsm/toplvl.vhd.
WARNING:Xst:646 - Signal <smpte_cb> is assigned but never used.
WARNING:Xst:646 - Signal <activeline> is assigned but never used.
WARNING:Xst:646 - Signal <ebu_cb> is assigned but never used.
WARNING:Xst:646 - Signal <rp219> is assigned but never used.
WARNING:Xst:646 - Signal <ff_cb> is assigned but never used.
WARNING:Xst:646 - Signal <vstate> is assigned but never used.
WARNING:Xst:646 - Signal <smpte240> is assigned but never used.
WARNING:Xst:646 - Signal <loadval> is assigned but never used.
WARNING:Xst:646 - Signal <smpte274> is assigned but never used.
WARNING:Xst:646 - Signal <smpte296> is assigned but never used.
WARNING:Xst:646 - Signal <hstate> is assigned but never used.
Unit <toplvl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <h_state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x67-bit ROM                     : 1
# Adders/Subtractors               : 13
 12-bit subtractor                 : 4
 12-bit adder                      : 4
 10-bit adder                      : 1
 11-bit adder                      : 3
 11-bit subtractor                 : 1
# Counters                         : 3
 11-bit up counter                 : 1
 12-bit up counter                 : 1
 10-bit up counter                 : 1
# Registers                        : 30
 11-bit register                   : 3
 10-bit register                   : 4
 1-bit register                    : 19
 18-bit register                   : 2
 3-bit register                    : 1
 4-bit register                    : 1
# Comparators                      : 34
 11-bit comparator equal           : 4
 11-bit comparator greatequal      : 2
 11-bit comparator less            : 2
 12-bit comparator not equal       : 7
 13-bit comparator greater         : 1
 12-bit comparator lessequal       : 1
 12-bit comparator greater         : 2
 10-bit comparator equal           : 1
 11-bit comparator not equal       : 1
 12-bit comparator equal           : 13
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 1
 11-bit 2-to-1 multiplexer         : 1
# Xors                             : 42
 1-bit xor3                        : 18
 1-bit xor2                        : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <load_val_10> (without init value) is constant in block <video_sm>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <load_val_9> (without init value) is constant in block <video_sm>.
WARNING:Xst:1291 - FF/Latch <fvh_out_2> is unconnected in block <hdframe>.
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0094>, <Mcompar__n0129> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_7> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0109>, <Mcompar__n0110> of unit <LPM_COMPARE_7> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0112>, <Mcompar__n0125> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_7> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0113>, <Mcompar__n0126> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_7> are dual, second instance is removed
WARNING:Xst:1989 - Unit <hd_framegenerator>: instances <Mcompar__n0113>, <Mcompar__n0130> of unit <LPM_COMPARE_1> are equivalent, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0114>, <Mcompar__n0127> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_7> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0115>, <Mcompar__n0128> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_7> are dual, second instance is removed
WARNING:Xst:1988 - Unit <hd_framegenerator>: instances <Mcompar__n0116>, <Mcompar__n0131> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_7> are dual, second instance is removed

Optimizing unit <toplvl> ...

Optimizing unit <state_counter> ...

Optimizing unit <hd_framegenerator> ...

Optimizing unit <color_lut> ...

Optimizing unit <hd_frame> ...

Optimizing unit <video_sm> ...
Loading device for application Xst from file '4vfx20.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <hdgen_hdframe_fvh_out_2> is unconnected in block <toplvl>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplvl, actual ratio is 7.
FlipFlop active_video_h_state_FFd2 has been replicated 1 time(s)
FlipFlop active_video_h_state_FFd5 has been replicated 1 time(s)
FlipFlop active_video_h_state_FFd7 has been replicated 1 time(s)
FlipFlop active_video_h_state_FFd8 has been replicated 1 time(s)
FlipFlop active_video_h_state_FFd9 has been replicated 1 time(s)
FlipFlop active_video_h_state_FFd10 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplvl.ngr
Top Level Output File Name         : toplvl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 32

Macro Statistics :
# ROMs                             : 1
#      16x67-bit ROM               : 1
# Registers                        : 39
#      1-bit register              : 31
#      10-bit register             : 4
#      11-bit register             : 1
#      18-bit register             : 2
#      3-bit register              : 1
# Multiplexers                     : 2
#      2-to-1 multiplexer          : 2
# Adders/Subtractors               : 16
#      10-bit adder                : 4
#      11-bit adder                : 3
#      11-bit subtractor           : 1
#      12-bit adder                : 4
#      12-bit subtractor           : 4
# Comparators                      : 34
#      10-bit comparator equal     : 1
#      11-bit comparator equal     : 4
#      11-bit comparator greatequal: 2
#      11-bit comparator less      : 2
#      11-bit comparator not equal : 1
#      12-bit comparator equal     : 13
#      12-bit comparator greater   : 2
#      12-bit comparator lessequal : 1
#      12-bit comparator not equal : 7
#      13-bit comparator greater   : 1
# Xors                             : 18
#      1-bit xor3                  : 18

Cell Usage :
# BELS                             : 1677
#      GND                         : 1
#      LUT1                        : 98
#      LUT1_L                      : 3
#      LUT2                        : 159
#      LUT2_D                      : 8
#      LUT2_L                      : 4
#      LUT3                        : 188
#      LUT3_D                      : 11
#      LUT3_L                      : 11
#      LUT4                        : 658
#      LUT4_D                      : 34
#      LUT4_L                      : 105
#      MUXCY                       : 276
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 171
#      FD                          : 20
#      FDC                         : 44
#      FDC_1                       : 15
#      FDCE                        : 57
#      FDCE_1                      : 1
#      FDCP                        : 23
#      FDE                         : 5
#      FDP                         : 2
#      FDP_1                       : 1
#      FDPE                        : 2
#      FDPE_1                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 11
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-10 

 Number of Slices:                     710  out of   9216     7%  
 Number of Slice Flip Flops:           171  out of  18432     0%  
 Number of 4 input LUTs:              1279  out of  18432     6%  
 Number of bonded IOBs:                 31  out of    360     8%  
 Number of GCLKs:                        1  out of     32     3%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 143   |
hdgen_hdframe_line_clk:Q           | NONE                   | 17    |
hdgen_hdframe_fvh_out_0:Q          | NONE                   | 11    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 9.728ns (Maximum Frequency: 102.794MHz)
   Minimum input arrival time before clock: 10.432ns
   Maximum output required time after clock: 3.951ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               9.728ns (Levels of Logic = 10)
  Source:            active_video_h_state_FFd1 (FF)
  Destination:       hdgen_hdframe_chroma_out_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: active_video_h_state_FFd1 to hdgen_hdframe_chroma_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.358   0.746  active_video_h_state_FFd1 (active_video_h_state_FFd1)
     LUT2_D:I0->O          3   0.426   0.618  active_video_Ker247911 (active_video_N24793)
     LUT4:I3->O           18   0.208   0.926  active_video_h_state_Out141 (active_video_tp<1>)
     LUT2:I0->O           13   0.426   0.845  active_video_color_Ker219821 (active_video_color_N21984)
     LUT4_D:I2->LO         1   0.269   0.100  active_video_color__n00241 (N64916)
     LUT4:I0->O            6   0.426   0.673  active_video_color_Ker217321 (active_video_color_N21734)
     LUT4_D:I3->O          3   0.208   0.618  active_video_color_Ker216211 (active_video_color_N21623)
     LUT4_D:I0->O          1   0.426   0.541  hdgen_hdframe__n0070<6>63 (CHOICE5049)
     LUT4:I1->O            1   0.373   0.540  hdgen_hdframe__n0070<6>112_SW0 (N63916)
     LUT4_L:I3->LO         1   0.208   0.100  hdgen_hdframe__n0070<6>123 (CHOICE5065)
     LUT4_L:I0->LO         1   0.426   0.000  hdgen_hdframe__n0070<6>199 (hdgen_hdframe__n0070<6>)
     FDC:D                     0.268          hdgen_hdframe_chroma_out_6
    ----------------------------------------
    Total                      9.728ns (4.022ns logic, 5.706ns route)
                                       (41.3% logic, 58.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'hdgen_hdframe_line_clk:Q'
Delay:               4.751ns (Levels of Logic = 8)
  Source:            hdgen_hdframe_linecount_0 (FF)
  Destination:       hdgen_hdframe_v (FF)
  Source Clock:      hdgen_hdframe_line_clk:Q rising
  Destination Clock: hdgen_hdframe_line_clk:Q falling

  Data Path: hdgen_hdframe_linecount_0 to hdgen_hdframe_v
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             14   0.358   0.866  hdgen_hdframe_linecount_0 (hdgen_hdframe_linecount_0)
     LUT4_L:I0->LO         1   0.426   0.000  hdgen_hdframe_Eq_stagelut71 (hdgen_hdframe_N17069)
     MUXCY:S->O            1   0.366   0.000  hdgen_hdframe_Eq_stagecy_rn_70 (hdgen_hdframe_Eq_stage_cyo59)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_Eq_stagecy_rn_71 (hdgen_hdframe_Eq_stage_cyo60)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_Eq_stagecy_rn_72 (hdgen_hdframe_Eq_stage_cyo61)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_Eq_stagecy_rn_73 (hdgen_hdframe_Eq_stage_cyo62)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_Eq_stagecy_rn_74 (hdgen_hdframe_Eq_stage_cyo63)
     MUXCY:CI->O           2   0.365   0.604  hdgen_hdframe_Eq_stagecy_rn_75 (hdgen_hdframe__n0135)
     LUT4:I0->O            1   0.426   0.541  hdgen_hdframe__n01651 (hdgen_hdframe__n0165)
     FDPE_1:CE                 0.604          hdgen_hdframe_v
    ----------------------------------------
    Total                      4.751ns (2.741ns logic, 2.010ns route)
                                       (57.7% logic, 42.3% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'hdgen_hdframe_fvh_out_0:Q'
Delay:               3.093ns (Levels of Logic = 12)
  Source:            active_video_active_line_0 (FF)
  Destination:       active_video_active_line_10 (FF)
  Source Clock:      hdgen_hdframe_fvh_out_0:Q falling
  Destination Clock: hdgen_hdframe_fvh_out_0:Q falling

  Data Path: active_video_active_line_0 to active_video_active_line_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           18   0.307   0.926  active_video_active_line_0 (active_video_active_line_0)
     LUT1:I0->O            2   0.426   0.000  active_video_active_line_LPM_COUNTER_3__n0000<0>lut (active_video_active_line_N16040)
     MUXCY:S->O            1   0.366   0.000  active_video_active_line_LPM_COUNTER_3__n0000<0>cy (active_video_active_line_LPM_COUNTER_3__n0000<0>_cyo)
     MUXCY:CI->O           1   0.049   0.000  active_video_active_line_LPM_COUNTER_3__n0000<1>cy (active_video_active_line_LPM_COUNTER_3__n0000<1>_cyo)
     MUXCY:CI->O           1   0.049   0.000  active_video_active_line_LPM_COUNTER_3__n0000<2>cy (active_video_active_line_LPM_COUNTER_3__n0000<2>_cyo)
     MUXCY:CI->O           1   0.049   0.000  active_video_active_line_LPM_COUNTER_3__n0000<3>cy (active_video_active_line_LPM_COUNTER_3__n0000<3>_cyo)
     MUXCY:CI->O           1   0.049   0.000  active_video_active_line_LPM_COUNTER_3__n0000<4>cy (active_video_active_line_LPM_COUNTER_3__n0000<4>_cyo)
     MUXCY:CI->O           1   0.049   0.000  active_video_active_line_LPM_COUNTER_3__n0000<5>cy (active_video_active_line_LPM_COUNTER_3__n0000<5>_cyo)
     MUXCY:CI->O           1   0.049   0.000  active_video_active_line_LPM_COUNTER_3__n0000<6>cy (active_video_active_line_LPM_COUNTER_3__n0000<6>_cyo)
     MUXCY:CI->O           1   0.049   0.000  active_video_active_line_LPM_COUNTER_3__n0000<7>cy (active_video_active_line_LPM_COUNTER_3__n0000<7>_cyo)
     MUXCY:CI->O           1   0.049   0.000  active_video_active_line_LPM_COUNTER_3__n0000<8>cy (active_video_active_line_LPM_COUNTER_3__n0000<8>_cyo)
     MUXCY:CI->O           0   0.049   0.000  active_video_active_line_LPM_COUNTER_3__n0000<9>cy (active_video_active_line_LPM_COUNTER_3__n0000<9>_cyo)
     XORCY:CI->O           1   0.359   0.000  active_video_active_line_LPM_COUNTER_3__n0000<10>_xor (active_video_active_line__n0000<10>)
     FDC_1:D                   0.268          active_video_active_line_10
    ----------------------------------------
    Total                      3.093ns (2.167ns logic, 0.926ns route)
                                       (70.1% logic, 29.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              10.432ns (Levels of Logic = 20)
  Source:            hdformat<0> (PAD)
  Destination:       hdgen_hdframe_luma_out_5 (FF)
  Destination Clock: clk rising

  Data Path: hdformat<0> to hdgen_hdframe_luma_out_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   0.954   1.039  hdformat_0_IBUF (hdformat_0_IBUF)
     LUT4:I0->O            2   0.426   0.604  hdgen_Mrom__n0004_inst_lut4_321 (hdgen_field2_vblnk1<0>)
     LUT2:I1->O            1   0.373   0.000  hdgen_hdframe_XNor_stagelut24 (hdgen_hdframe_N16895)
     MUXCY:S->O            1   0.366   0.000  hdgen_hdframe_XNor_stagecy_rn_23 (hdgen_hdframe_XNor_stage_cyo23)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_XNor_stagecy_rn_24 (hdgen_hdframe_XNor_stage_cyo24)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_XNor_stagecy_rn_25 (hdgen_hdframe_XNor_stage_cyo25)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_XNor_stagecy_rn_26 (hdgen_hdframe_XNor_stage_cyo26)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_XNor_stagecy_rn_27 (hdgen_hdframe_XNor_stage_cyo27)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_XNor_stagecy_rn_28 (hdgen_hdframe_XNor_stage_cyo28)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_XNor_stagecy_rn_29 (hdgen_hdframe_XNor_stage_cyo29)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_XNor_stagecy_rn_30 (hdgen_hdframe_XNor_stage_cyo30)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_XNor_stagecy_rn_31 (hdgen_hdframe_XNor_stage_cyo31)
     MUXCY:CI->O           1   0.049   0.000  hdgen_hdframe_XNor_stagecy_rn_32 (hdgen_hdframe_XNor_stage_cyo32)
     MUXCY:CI->O           1   0.365   0.541  hdgen_hdframe_XNor_stagecy_rn_33 (hdgen_hdframe__n0122)
     LUT4:I0->O            6   0.426   0.673  hdgen_hdframe__n01411 (hdgen_hdframe__n0141)
     LUT3:I0->O           18   0.426   0.926  hdgen_hdframe_Ker203511 (hdgen_hdframe_N20353)
     MUXF5:S->O            2   0.511   0.604  hdgen_hdframe__n0069<5>162_SW11 (N63815)
     LUT3:I1->O            1   0.373   0.540  hdgen_hdframe__n0069<5>201_SW0 (N64685)
     LUT4_L:I3->LO         1   0.208   0.100  hdgen_hdframe__n0069<5>201 (CHOICE4973)
     LUT4_L:I2->LO         1   0.269   0.000  hdgen_hdframe__n0069<5>238 (hdgen_hdframe__n0069<5>)
     FDC:D                     0.268          hdgen_hdframe_luma_out_5
    ----------------------------------------
    Total                     10.432ns (5.406ns logic, 5.026ns route)
                                       (51.8% logic, 48.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdgen_hdframe_line_clk:Q'
Offset:              9.721ns (Levels of Logic = 9)
  Source:            hdformat<0> (PAD)
  Destination:       active_video_v_state_2 (FF)
  Destination Clock: hdgen_hdframe_line_clk:Q falling

  Data Path: hdformat<0> to active_video_v_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   0.954   1.039  hdformat_0_IBUF (hdformat_0_IBUF)
     LUT4:I0->O           12   0.426   0.822  hdgen_Mrom__n0004_inst_lut4_661 (scan_format)
     LUT4:I0->O            4   0.426   0.634  active_video__n00801 (active_video__n0080)
     LUT3:I1->O            1   0.373   0.541  active_video_Ker2425542 (CHOICE3222)
     LUT4:I0->O            2   0.426   0.604  active_video_Ker2425546 (CHOICE3223)
     LUT3:I2->O            4   0.269   0.634  active_video_Ker2425553 (active_video_N24257)
     LUT4:I0->O            1   0.426   0.541  active_video__n0039<2>38 (CHOICE3531)
     LUT4:I1->O            1   0.373   0.540  active_video__n0039<2>83 (CHOICE3536)
     LUT2:I0->O            1   0.426   0.000  active_video__n0039<2>144 (active_video__n0039<2>)
     FDC_1:D                   0.268          active_video_v_state_2
    ----------------------------------------
    Total                      9.721ns (4.367ns logic, 5.354ns route)
                                       (44.9% logic, 55.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              3.951ns (Levels of Logic = 1)
  Source:            hdgen_hdframe_luma_9 (FF)
  Destination:       luma<9> (PAD)
  Source Clock:      clk rising

  Data Path: hdgen_hdframe_luma_9 to luma<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.358   0.540  hdgen_hdframe_luma_9 (hdgen_hdframe_luma_9)
     OBUF:I->O                 3.053          luma_9_OBUF (luma<9>)
    ----------------------------------------
    Total                      3.951ns (3.411ns logic, 0.540ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
CPU : 57.72 / 60.38 s | Elapsed : 57.00 / 60.00 s
 
--> 

Total memory usage is 147396 kilobytes


