0.7
2020.2
Nov 18 2020
09:47:47
E:/fpga_class/vivado/logic_analyzer/logic_analyzer/input_synchronizer.v,1761066654,verilog,,E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_input_synchronizer.v,,input_synchronizer,,,,,,,,
E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_input_synchronizer.v,1761066923,verilog,,,,tb_input_synchronizer,,,,,,,,
