
*** Running vivado
    with args -log filter_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source filter_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source filter_top.tcl -notrace
Command: synth_design -top filter_top -part xc7k410tffg900-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 92487 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1398.918 ; gain = 86.988 ; free physical = 19119 ; free virtual = 57313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filter_top' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:44]
INFO: [Synth 8-3491] module 'dummy_proc_fe' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:12' bound to instance 'dummy_proc_fe_U0' of component 'dummy_proc_fe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:288]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_fe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:76]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:126]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'dummy_proc_fe_detbkb' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe_detbkb.vhd:76' bound to instance 'detector_tail_M_rea_U' of component 'dummy_proc_fe_detbkb' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_fe_detbkb' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe_detbkb.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'dummy_proc_fe_detbkb_ram' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe_detbkb.vhd:13' bound to instance 'dummy_proc_fe_detbkb_ram_U' of component 'dummy_proc_fe_detbkb_ram' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe_detbkb.vhd:105]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_fe_detbkb_ram' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe_detbkb.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 9 - type: integer 
	Parameter mem_size bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_fe_detbkb_ram' (1#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe_detbkb.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_fe_detbkb' (2#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe_detbkb.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'dummy_proc_fe_detbkb' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe_detbkb.vhd:76' bound to instance 'detector_tail_M_ima_U' of component 'dummy_proc_fe_detbkb' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_fe' (3#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:42]
INFO: [Synth 8-3491] module 'fft_config1_s' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config1_s.vhd:12' bound to instance 'fft_config1_U0' of component 'fft_config1_s' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:316]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config1_s.vhd:42]
	Parameter INPUT_WIDTH bound to: 64 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 64 - type: integer 
	Parameter CONFIG_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fft_config1_s_core' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:59' bound to instance 'inst' of component 'fft_config1_s_core' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config1_s.vhd:82]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s_core' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:89]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 11 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 24 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 2 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 2 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_0_14' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/hdl/xfft_v9_0_vh_rfs.vhd:102352' bound to instance 'U0' of component 'xfft_v9_0_14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:205]
WARNING: [Synth 8-5858] RAM adel30_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM bdel_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM sub_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s_core' (60#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:89]
WARNING: [Synth 8-3848] Net ap_idle in module/entity fft_config1_s does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config1_s.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s' (61#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config1_s.vhd:42]
INFO: [Synth 8-3491] module 'fft_config2_s' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config2_s.vhd:12' bound to instance 'fft_config2_U0' of component 'fft_config2_s' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:338]
INFO: [Synth 8-638] synthesizing module 'fft_config2_s' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config2_s.vhd:42]
	Parameter INPUT_WIDTH bound to: 64 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 64 - type: integer 
	Parameter CONFIG_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fft_config2_s_core' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:59' bound to instance 'inst' of component 'fft_config2_s_core' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config2_s.vhd:82]
INFO: [Synth 8-638] synthesizing module 'fft_config2_s_core' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:89]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 11 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 24 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 2 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 2 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_0_14' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/hdl/xfft_v9_0_vh_rfs.vhd:102352' bound to instance 'U0' of component 'xfft_v9_0_14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'fft_config2_s_core' (62#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:89]
WARNING: [Synth 8-3848] Net ap_idle in module/entity fft_config2_s does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config2_s.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fft_config2_s' (63#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'dummy_proc_be' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:12' bound to instance 'dummy_proc_be_U0' of component 'dummy_proc_be' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:360]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_be' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:120]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'filter_top_mul_32dEe' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:61' bound to instance 'filter_top_mul_32dEe_U10' of component 'filter_top_mul_32dEe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:158]
INFO: [Synth 8-638] synthesizing module 'filter_top_mul_32dEe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:77]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'filter_top_mul_32dEe_MulnS_0' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:12' bound to instance 'filter_top_mul_32dEe_MulnS_0_U' of component 'filter_top_mul_32dEe_MulnS_0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:90]
INFO: [Synth 8-638] synthesizing module 'filter_top_mul_32dEe_MulnS_0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'filter_top_mul_32dEe_MulnS_0' (64#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_top_mul_32dEe' (65#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:77]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'filter_top_mul_32dEe' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:61' bound to instance 'filter_top_mul_32dEe_U11' of component 'filter_top_mul_32dEe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:173]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'filter_top_mul_32dEe' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:61' bound to instance 'filter_top_mul_32dEe_U12' of component 'filter_top_mul_32dEe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:188]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'filter_top_mul_32dEe' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:61' bound to instance 'filter_top_mul_32dEe_U13' of component 'filter_top_mul_32dEe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_be' (66#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_be.vhd:40]
INFO: [Synth 8-3491] module 'fifo_w16_d2048_A' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w16_d2048_A.vhd:13' bound to instance 'fft_config_fwd_data_s_U' of component 'fifo_w16_d2048_A' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:386]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2048_A' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w16_d2048_A.vhd:34]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2048_A' (67#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w16_d2048_A.vhd:34]
INFO: [Synth 8-3491] module 'fifo_w16_d2048_A' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w16_d2048_A.vhd:13' bound to instance 'fft_config_inv_data_s_U' of component 'fifo_w16_d2048_A' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:399]
INFO: [Synth 8-3491] module 'fifo_w64_d1344_A' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d1344_A.vhd:13' bound to instance 'xn_channel_U' of component 'fifo_w64_d1344_A' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:412]
INFO: [Synth 8-638] synthesizing module 'fifo_w64_d1344_A' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d1344_A.vhd:34]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1344 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w64_d1344_A' (68#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d1344_A.vhd:34]
INFO: [Synth 8-3491] module 'fifo_w64_d64_A' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:13' bound to instance 'xn2_channel_U' of component 'fifo_w64_d64_A' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:425]
INFO: [Synth 8-638] synthesizing module 'fifo_w64_d64_A' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:34]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w64_d64_A' (69#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:34]
INFO: [Synth 8-3491] module 'fifo_w64_d64_A' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:13' bound to instance 'xk_channel_U' of component 'fifo_w64_d64_A' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:438]
INFO: [Synth 8-3491] module 'fifo_w64_d64_A' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:13' bound to instance 'xk2_channel_U' of component 'fifo_w64_d64_A' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:451]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0_ap_ready_count_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:528]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_fe_U0_ap_ready_count_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:539]
INFO: [Synth 8-4471] merging register 'fft_config2_U0_ap_start_reg' into 'fft_config1_U0_ap_start_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element fft_config2_U0_ap_start_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'filter_top' (70#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.vhd:44]
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[63] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[62] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[61] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[60] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[59] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[58] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[57] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[56] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[55] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[54] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[53] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[52] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[51] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[50] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[49] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[48] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[47] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[46] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[45] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[44] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[43] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[42] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[41] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[40] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[39] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[38] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[37] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[36] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[35] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[34] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[33] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[32] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[31] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[30] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[29] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[28] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[27] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[26] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[25] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[24] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[23] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[22] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[21] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[20] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[19] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[18] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_we0 driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[63] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[62] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[61] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[60] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[59] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[58] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[57] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[56] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[55] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[54] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[53] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[52] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[51] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[50] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[49] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[48] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[47] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[46] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[45] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[44] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[43] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[42] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[41] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[40] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[39] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[38] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[37] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[36] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[35] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[34] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[33] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[32] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[31] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[30] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[29] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design filter_top_mul_32dEe has unconnected port reset
WARNING: [Synth 8-3331] design shift_ram__parameterized92 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized92 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design equ_rtl has unconnected port MUXCY_IN
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized9 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized9 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized9 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized9 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized9 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized9 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized9 has unconnected port b_signed
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[10]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[9]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[8]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[7]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[6]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[5]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[4]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[3]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[2]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[1]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[0]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[10]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[9]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[8]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[7]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[6]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[5]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[4]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[3]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[2]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[1]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[0]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD_EN
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized10 has unconnected port NFFT[4]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized10 has unconnected port NFFT[3]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized10 has unconnected port NFFT[2]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized10 has unconnected port NFFT[1]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized10 has unconnected port NFFT[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized81 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized81 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized81 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized80 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized80 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized80 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized80 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized91 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized91 has unconnected port CLK
WARNING: [Synth 8-3331] design shift_ram__parameterized91 has unconnected port CE
WARNING: [Synth 8-3331] design shift_ram__parameterized91 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized91 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized91 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design equ_rtl__parameterized2 has unconnected port MUXCY_IN
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[15]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[14]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[13]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[12]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[11]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[10]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[9]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[8]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[7]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[6]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[5]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[4]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[3]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[2]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized23 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized23 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized23 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized23 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized23 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized11 has unconnected port C_IN
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized28 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized28 has unconnected port CLK
WARNING: [Synth 8-3331] design shift_ram__parameterized28 has unconnected port CE
WARNING: [Synth 8-3331] design shift_ram__parameterized28 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized28 has unconnected port COMBI_SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:52 ; elapsed = 00:06:11 . Memory (MB): peak = 2064.742 ; gain = 752.812 ; free physical = 19001 ; free virtual = 57199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:53 ; elapsed = 00:06:12 . Memory (MB): peak = 2064.742 ; gain = 752.812 ; free physical = 19032 ; free virtual = 57229
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8662 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.xdc]
Finished Parsing XDC File [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top.xdc]
Parsing XDC File [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 942 instances were transformed.
  FD => FDRE: 10 instances
  FDE => FDRE: 798 instances
  FDR => FDRE: 110 instances
  RAMB18 => RAMB18E1: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2221.789 ; gain = 1.000 ; free physical = 18434 ; free virtual = 56631
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:26 ; elapsed = 00:06:58 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18713 ; free virtual = 56910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:26 ; elapsed = 00:06:58 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18713 ; free virtual = 56910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fft_config1_U0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_config2_U0/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:26 ; elapsed = 00:06:58 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18715 ; free virtual = 56912
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_342_reg' and it is trimmed from '12' to '9' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/dummy_proc_fe.vhd:267]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_256_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "quarter_sin_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "quarter_sin_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5544] ROM "empty_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'ap_ready_reg' into 'ap_done_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config1_s.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config1_s.vhd:135]
INFO: [Synth 8-4471] merging register 'ap_ready_reg' into 'ap_done_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config2_s.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fft_config2_s.vhd:135]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_177_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w16_d2048_A.vhd:91]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w16_d2048_A.vhd:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d1344_A.vhd:91]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d1344_A.vhd:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:91]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:31 ; elapsed = 00:07:04 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18672 ; free virtual = 56869
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare' (logic_gate__parameterized3) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_compare' (logic_gate__parameterized4) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_compare' (logic_gate) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare' (logic_gate__parameterized0) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_compare' (logic_gate__parameterized1) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'cnt_sat__parameterized2:/tc_compare' (logic_gate__parameterized2) to 'cnt_sat__parameterized2:/tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/SR2' (shift_ram__parameterized87) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/SR3'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |r22_pe__parameterized0 |           1|     29332|
|2     |xfft_v9_0_14_d__GB1    |           1|      4374|
|3     |xfft_v9_0_14_d__GB2    |           1|     20618|
|4     |axi_wrapper            |           1|      1236|
|5     |fft_config1_s__GC0     |           1|        11|
|6     |fft_config2_s__GC0     |           1|        11|
|7     |filter_top__GC0        |           1|      5330|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1540 (col length:140)
BRAMs: 1590 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6040] Register W8 driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register W8 driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-115] binding instance 'i_3_24' in module 'partition' to reference 'logic__2351' which has no pins
INFO: [Synth 8-5546] ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-115] binding instance 'i_3_204' in module 'partition' to reference 'logic__2717' which has no pins
INFO: [Synth 8-5546] ROM "dummy_proc_fe_U0/exitcond_fu_229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dummy_proc_be_U0/exitcond_fu_150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff2_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff2_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff2_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff2_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff1_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U11/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U12/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dummy_proc_be_U0/filter_top_mul_32dEe_U13/filter_top_mul_32dEe_MulnS_0_U/buff0_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/filter_top_mul_32dEe.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element fft_config_fwd_data_s_U/usedw_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w16_d2048_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fft_config_inv_data_s_U/usedw_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w16_d2048_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element xn_channel_U/usedw_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d1344_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element xn2_channel_U/usedw_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element xk_channel_U/usedw_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element xk2_channel_U/usedw_reg was removed.  [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/fifo_w64_d64_A.vhd:92]
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[3]' (FDRE) to 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[6]' (FDRE) to 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[7]' (FDRE) to 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/axi_wrapper/\current_state_reg[8] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[9]' (FDRE) to 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[4]' (FDRE) to 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[5]' (FDRE) to 'xfft_v9_0_14:/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/axi_wrapper/\current_state_reg[8] )
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_empty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (not_empty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (fifo0/not_full_1_reg) is unused and will be removed from module glb_ifx_master__parameterized0.
INFO: [Synth 8-3332] Sequential element (fifo0/not_afull_1_reg) is unused and will be removed from module glb_ifx_master__parameterized0.
INFO: [Synth 8-3332] Sequential element (fifo0/not_full_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (fifo0/afull_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (fifo0/not_afull_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (current_state_reg[11]) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (current_state_reg[10]) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (current_state_reg[8]) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (new_config_with_nfft_change_reg) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (frames_in_progress_reg[2]) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (frames_in_progress_reg[1]) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (frames_in_progress_reg[0]) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (no_frames_in_progress_reg) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (flushing_reg) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[24]' (FDRE) to 'xfft_v9_0_14:/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE /\has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE /\has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE /\has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3332] Sequential element (delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (has_scale_pipelining.pe_ovflo_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (COSINE_reg[24]) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[42].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[42].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24]) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24]) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[5]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[4]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[3]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[2]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[1]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[8]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[7]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/theta_i_reg[6]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_0/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_0 /\pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/SINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_0 /\pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_0 /\pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_0 /\pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[1]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[1]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[2]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[3]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[4]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[5]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[6]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[7]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[8]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[9]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[10]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[11]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[12]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[13]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[16]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[14]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[16]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[17]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[15]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[17]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[16]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[18]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[16]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[18]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[17]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[19]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[17]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[19]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[18]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[21]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[18]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[21]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[19]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[20]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[19]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[20]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[20]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[22]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[20]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[22]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[21]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[23]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[21]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[23]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[22]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[19]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[4]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[24]' (FDRE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[24]' (FDRE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[24]' (FDRE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[0]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[23]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[1]' (FDE) to 'xfft_v9_0_14:/i_synth/non_floating_point.arch_d.xfft_insti_3_1/pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[22]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_14:/i_synth/\non_floating_point.arch_d.xfft_insti_3_1 /\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[21] )
INFO: [Synth 8-3332] Sequential element (lut_rom.q1_read_reg[23]) is unused and will be removed from module twgen_distmem__parameterized0.
INFO: [Synth 8-3332] Sequential element (COSINE_reg[24]) is unused and will be removed from module twgen_distmem__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[3][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[3][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[3][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[4][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[4][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[4][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[5][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[5][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[5][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized17__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\fft_config_inv_data_s_U/q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\fft_config_fwd_data_s_U/q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\dummy_proc_fe_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\dummy_proc_be_U0/ap_done_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:47 ; elapsed = 00:07:22 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18637 ; free virtual = 56835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |r22_pe__parameterized0 |           2|     29126|
|2     |xfft_v9_0_14_d__GB1    |           2|      4015|
|3     |xfft_v9_0_14_d__GB2    |           2|     18553|
|4     |axi_wrapper            |           2|      1015|
|5     |fft_config1_s__GC0     |           1|         4|
|6     |fft_config2_s__GC0     |           1|         3|
|7     |filter_top__GC0        |           1|      3782|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:55 ; elapsed = 00:07:34 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18475 ; free virtual = 56674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:02 ; elapsed = 00:07:41 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18447 ; free virtual = 56646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |r22_pe__parameterized0 |           2|     29126|
|2     |xfft_v9_0_14_d__GB1    |           2|      4015|
|3     |xfft_v9_0_14_d__GB2    |           2|     18553|
|4     |axi_wrapper            |           2|      1015|
|5     |filter_top_GT0         |           1|      3789|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance fft_config_inv_data_s_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance xk2_channel_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance xk_channel_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance xn_channel_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance xn_channel_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance xn_channel_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance xn_channel_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fft_config_fwd_data_s_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance xn2_channel_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:17 ; elapsed = 00:07:58 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18396 ; free virtual = 56595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5778] max_fanout handling on net ce_w2c is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5778] max_fanout handling on net ce_w2c is sub-optimal because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:18 ; elapsed = 00:07:59 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18379 ; free virtual = 56578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:19 ; elapsed = 00:07:59 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18391 ; free virtual = 56590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:23 ; elapsed = 00:08:04 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18390 ; free virtual = 56589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:23 ; elapsed = 00:08:04 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18390 ; free virtual = 56589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:23 ; elapsed = 00:08:04 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18389 ; free virtual = 56588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:24 ; elapsed = 00:08:04 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18389 ; free virtual = 56588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    47|
|2     |DSP48E1    |    20|
|3     |DSP48E1_1  |    20|
|4     |DSP48E1_2  |    20|
|5     |DSP48E1_3  |    20|
|6     |DSP48E1_4  |     4|
|7     |DSP48E1_6  |     4|
|8     |DSP48E1_7  |     4|
|9     |DSP48E1_8  |     4|
|10    |LUT1       |   139|
|11    |LUT2       |  2191|
|12    |LUT3       |  4849|
|13    |LUT4       |  1006|
|14    |LUT5       |   361|
|15    |LUT6       |  1376|
|16    |MUXCY      |  3832|
|17    |RAM128X1S  |    96|
|18    |RAMB18     |    24|
|19    |RAMB18E1_1 |     4|
|20    |RAMB18E1_3 |     4|
|21    |RAMB18E1_4 |     2|
|22    |RAMB36E1   |     6|
|23    |RAMB36E1_1 |     3|
|24    |SRL16E     |  3280|
|25    |SRLC32E    |  2072|
|26    |XORCY      |  3708|
|27    |FD         |    10|
|28    |FDE        |   766|
|29    |FDR        |    86|
|30    |FDRE       | 16031|
|31    |FDSE       |   106|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:24 ; elapsed = 00:08:04 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18389 ; free virtual = 56588
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 290 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:59 ; elapsed = 00:07:27 . Memory (MB): peak = 2221.789 ; gain = 752.812 ; free physical = 18462 ; free virtual = 56661
Synthesis Optimization Complete : Time (s): cpu = 00:07:24 ; elapsed = 00:08:05 . Memory (MB): peak = 2221.789 ; gain = 909.859 ; free physical = 18462 ; free virtual = 56661
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2154 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1172 instances
  FD => FDRE: 10 instances
  FDE => FDRE: 766 instances
  FDR => FDRE: 86 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 96 instances
  RAMB18 => RAMB18E1: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
401 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:39 ; elapsed = 00:08:19 . Memory (MB): peak = 2221.793 ; gain = 942.707 ; free physical = 18484 ; free virtual = 56683
INFO: [Common 17-1381] The checkpoint '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution3/impl/vhdl/project.runs/synth_1/filter_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2245.809 ; gain = 24.016 ; free physical = 18479 ; free virtual = 56686
INFO: [runtcl-4] Executing : report_utilization -file filter_top_utilization_synth.rpt -pb filter_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2245.809 ; gain = 0.000 ; free physical = 18477 ; free virtual = 56685
INFO: [Common 17-206] Exiting Vivado at Fri Feb  2 16:53:52 2018...
