;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 0, 0
	JMN <-122, 100
	SLT 0, @42
	ADD 10, 1
	JMN 0, #2
	SUB #12, @0
	CMP 12, @10
	ADD 10, 8
	SUB @3, 0
	SUB @3, 0
	SUB 3, 21
	ADD 10, 1
	SUB -202, <-920
	JMN 0, #2
	SUB 0, 0
	CMP 3, 535
	SUB 0, 0
	SLT 0, @42
	JMP -3
	SUB 3, 21
	SUB @3, 0
	SLT @3, 0
	SPL 0, <253
	JMN 3, 535
	JMN 3, 535
	ADD 10, 1
	ADD #-30, 9
	SLT 0, @0
	SLT 0, @0
	ADD #-30, 9
	CMP @-127, 100
	JMP @-43, 555
	ADD #270, <1
	SUB #12, @0
	CMP @3, 10
	SUB #12, @0
	SUB -700, -10
	SLT 0, @42
	SUB @3, 0
	SLT 10, 1
	CMP -207, <-120
	SUB 70, 1
	SPL 0, <753
	SUB #72, @200
	SUB #72, @200
	JMP @12, #200
