POWER = VDD 
GND = VSS
CLOCK = CLK_IN CLK CLKS<0> CLKS<3> CLK_DIV_inter<0> CLK_DIV_inter<1> CLK_DIV_inter<2> CLK_DIV_inter<3>
DIGITAL = NAND2 DFF_reset Buffer Latch DAC_ctrl_logic DFF async_logic NOR3 SAR_logic Buffer_delay DFF_set clk_gen_TI NAND2_schematic
