INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/clockDiv.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/segmentDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexTo7Segment
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/segmentDecoder.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/new/mockIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mockIO
INFO: [VRFC 10-2458] undeclared symbol an0, assumed default net type wire [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/new/mockIO.v:39]
INFO: [VRFC 10-2458] undeclared symbol an1, assumed default net type wire [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/new/mockIO.v:39]
INFO: [VRFC 10-2458] undeclared symbol an2, assumed default net type wire [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/new/mockIO.v:39]
INFO: [VRFC 10-2458] undeclared symbol an3, assumed default net type wire [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/new/mockIO.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/DFlipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/inputStabilizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputStabilizer
INFO: [VRFC 10-2458] undeclared symbol outClk, assumed default net type wire [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/inputStabilizer.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/micropc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micropc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/singlePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlePulser
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/singlePulser.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/new/alu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
