INFO: [VRFC 10-2263] Analyzing Verilog file "D:/source/Vivado/USTB-Vivado/TwoBitAdder/TwoBitAdder.srcs/sources_1/new/TwoBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module TwoBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/source/Vivado/USTB-Vivado/TwoBitAdder/TwoBitAdder.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
