IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.49        Core1: 24.68        
Core2: 29.45        Core3: 25.32        
Core4: 29.56        Core5: 24.92        
Core6: 27.09        Core7: 30.85        
Core8: 26.52        Core9: 25.34        
Core10: 28.88        Core11: 19.53        
Core12: 27.98        Core13: 28.30        
Core14: 26.71        Core15: 28.52        
Core16: 27.07        Core17: 28.19        
Core18: 25.85        Core19: 22.27        
Core20: 30.12        Core21: 26.04        
Core22: 27.36        Core23: 28.35        
Core24: 29.96        Core25: 20.08        
Core26: 29.70        Core27: 27.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.62
Socket1: 24.72
DDR read Latency(ns)
Socket0: 43687.72
Socket1: 433.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.89        Core1: 24.88        
Core2: 29.57        Core3: 25.87        
Core4: 30.92        Core5: 24.76        
Core6: 27.27        Core7: 28.71        
Core8: 28.43        Core9: 25.77        
Core10: 28.37        Core11: 21.00        
Core12: 27.18        Core13: 31.12        
Core14: 28.89        Core15: 27.61        
Core16: 27.89        Core17: 25.61        
Core18: 32.81        Core19: 21.33        
Core20: 28.52        Core21: 27.24        
Core22: 29.44        Core23: 28.37        
Core24: 30.21        Core25: 21.63        
Core26: 30.14        Core27: 24.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.88
Socket1: 24.81
DDR read Latency(ns)
Socket0: 43980.89
Socket1: 433.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 22.60        
Core2: 30.53        Core3: 25.78        
Core4: 31.11        Core5: 25.17        
Core6: 29.35        Core7: 29.37        
Core8: 30.27        Core9: 25.45        
Core10: 28.46        Core11: 20.37        
Core12: 22.76        Core13: 27.50        
Core14: 32.19        Core15: 29.02        
Core16: 31.80        Core17: 28.37        
Core18: 30.96        Core19: 20.08        
Core20: 22.50        Core21: 26.04        
Core22: 22.92        Core23: 27.78        
Core24: 27.49        Core25: 20.13        
Core26: 16.06        Core27: 24.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.01
Socket1: 24.12
DDR read Latency(ns)
Socket0: 42558.39
Socket1: 444.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.07        Core1: 25.04        
Core2: 30.35        Core3: 25.58        
Core4: 30.96        Core5: 25.24        
Core6: 28.15        Core7: 30.70        
Core8: 28.11        Core9: 24.97        
Core10: 25.85        Core11: 21.87        
Core12: 26.55        Core13: 31.33        
Core14: 28.35        Core15: 27.34        
Core16: 30.64        Core17: 25.37        
Core18: 28.65        Core19: 20.30        
Core20: 30.18        Core21: 26.13        
Core22: 30.25        Core23: 27.13        
Core24: 26.83        Core25: 21.28        
Core26: 30.23        Core27: 24.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 24.69
DDR read Latency(ns)
Socket0: 43184.46
Socket1: 433.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.65        Core1: 24.65        
Core2: 28.22        Core3: 25.37        
Core4: 31.56        Core5: 24.86        
Core6: 28.60        Core7: 30.15        
Core8: 28.02        Core9: 25.22        
Core10: 27.63        Core11: 20.63        
Core12: 28.59        Core13: 30.73        
Core14: 30.98        Core15: 27.96        
Core16: 31.96        Core17: 28.09        
Core18: 32.84        Core19: 22.68        
Core20: 28.64        Core21: 26.74        
Core22: 29.42        Core23: 25.61        
Core24: 27.94        Core25: 19.29        
Core26: 28.69        Core27: 21.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.41
Socket1: 24.21
DDR read Latency(ns)
Socket0: 43498.57
Socket1: 441.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.58        Core1: 24.67        
Core2: 27.69        Core3: 26.20        
Core4: 28.52        Core5: 25.21        
Core6: 27.09        Core7: 30.68        
Core8: 27.41        Core9: 25.44        
Core10: 27.11        Core11: 20.31        
Core12: 26.71        Core13: 24.02        
Core14: 28.45        Core15: 30.55        
Core16: 27.05        Core17: 29.68        
Core18: 28.05        Core19: 20.18        
Core20: 26.73        Core21: 25.72        
Core22: 27.19        Core23: 28.07        
Core24: 27.58        Core25: 21.67        
Core26: 29.86        Core27: 21.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.38
Socket1: 24.16
DDR read Latency(ns)
Socket0: 44096.71
Socket1: 443.72
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.66        Core1: 26.55        
Core2: 30.19        Core3: 28.45        
Core4: 28.92        Core5: 25.69        
Core6: 28.64        Core7: 23.92        
Core8: 31.68        Core9: 29.70        
Core10: 24.88        Core11: 24.86        
Core12: 26.92        Core13: 22.21        
Core14: 28.06        Core15: 26.46        
Core16: 29.67        Core17: 28.86        
Core18: 30.27        Core19: 26.76        
Core20: 27.68        Core21: 28.67        
Core22: 28.74        Core23: 23.93        
Core24: 28.77        Core25: 23.37        
Core26: 26.92        Core27: 27.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 25.67
DDR read Latency(ns)
Socket0: 42477.31
Socket1: 427.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.52        Core1: 27.44        
Core2: 27.35        Core3: 28.54        
Core4: 27.70        Core5: 25.21        
Core6: 30.17        Core7: 22.37        
Core8: 28.34        Core9: 29.73        
Core10: 28.69        Core11: 24.33        
Core12: 26.11        Core13: 21.55        
Core14: 28.39        Core15: 21.54        
Core16: 28.48        Core17: 28.67        
Core18: 29.77        Core19: 27.25        
Core20: 29.79        Core21: 28.45        
Core22: 28.17        Core23: 23.31        
Core24: 28.93        Core25: 23.90        
Core26: 30.58        Core27: 27.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.21
Socket1: 24.93
DDR read Latency(ns)
Socket0: 42886.14
Socket1: 438.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 25.95        
Core2: 21.32        Core3: 27.67        
Core4: 29.93        Core5: 26.96        
Core6: 22.67        Core7: 24.42        
Core8: 28.23        Core9: 29.89        
Core10: 30.56        Core11: 25.21        
Core12: 27.94        Core13: 22.82        
Core14: 30.43        Core15: 24.45        
Core16: 27.19        Core17: 30.91        
Core18: 22.04        Core19: 23.00        
Core20: 22.09        Core21: 27.98        
Core22: 28.30        Core23: 24.92        
Core24: 26.94        Core25: 21.97        
Core26: 30.30        Core27: 28.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.04
Socket1: 25.40
DDR read Latency(ns)
Socket0: 41562.59
Socket1: 432.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.71        Core1: 25.75        
Core2: 30.63        Core3: 27.79        
Core4: 27.86        Core5: 27.22        
Core6: 29.92        Core7: 23.93        
Core8: 30.37        Core9: 29.80        
Core10: 30.61        Core11: 23.50        
Core12: 27.08        Core13: 23.65        
Core14: 26.70        Core15: 22.98        
Core16: 29.69        Core17: 29.73        
Core18: 29.08        Core19: 22.13        
Core20: 31.07        Core21: 28.41        
Core22: 29.84        Core23: 26.74        
Core24: 30.04        Core25: 23.40        
Core26: 32.70        Core27: 24.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.34
Socket1: 25.05
DDR read Latency(ns)
Socket0: 42327.06
Socket1: 435.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 26.28        
Core2: 30.11        Core3: 27.92        
Core4: 29.17        Core5: 25.57        
Core6: 27.98        Core7: 26.49        
Core8: 32.25        Core9: 30.45        
Core10: 28.93        Core11: 28.53        
Core12: 32.80        Core13: 25.70        
Core14: 28.04        Core15: 26.17        
Core16: 28.20        Core17: 28.99        
Core18: 29.40        Core19: 26.42        
Core20: 29.62        Core21: 24.60        
Core22: 29.03        Core23: 24.46        
Core24: 30.86        Core25: 25.75        
Core26: 31.42        Core27: 25.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.57
Socket1: 26.21
DDR read Latency(ns)
Socket0: 41287.36
Socket1: 417.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 26.27        
Core2: 29.28        Core3: 27.95        
Core4: 29.90        Core5: 25.64        
Core6: 28.70        Core7: 26.78        
Core8: 31.26        Core9: 28.53        
Core10: 28.84        Core11: 24.89        
Core12: 28.40        Core13: 21.68        
Core14: 26.98        Core15: 25.08        
Core16: 28.43        Core17: 26.69        
Core18: 30.49        Core19: 26.29        
Core20: 31.96        Core21: 27.46        
Core22: 30.20        Core23: 22.76        
Core24: 28.81        Core25: 24.34        
Core26: 28.03        Core27: 27.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 25.44
DDR read Latency(ns)
Socket0: 43439.13
Socket1: 430.98
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.14        Core1: 26.12        
Core2: 32.11        Core3: 30.50        
Core4: 28.15        Core5: 25.60        
Core6: 26.77        Core7: 24.62        
Core8: 25.78        Core9: 28.73        
Core10: 26.70        Core11: 22.69        
Core12: 27.15        Core13: 25.17        
Core14: 28.93        Core15: 23.05        
Core16: 24.75        Core17: 27.21        
Core18: 24.30        Core19: 23.47        
Core20: 27.63        Core21: 24.93        
Core22: 28.06        Core23: 22.80        
Core24: 28.31        Core25: 26.65        
Core26: 27.18        Core27: 30.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.54
Socket1: 25.30
DDR read Latency(ns)
Socket0: 48023.57
Socket1: 435.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.19        Core1: 26.14        
Core2: 29.24        Core3: 29.84        
Core4: 28.68        Core5: 26.73        
Core6: 26.87        Core7: 28.20        
Core8: 24.70        Core9: 31.51        
Core10: 25.91        Core11: 25.02        
Core12: 26.40        Core13: 28.30        
Core14: 28.38        Core15: 25.29        
Core16: 25.58        Core17: 28.64        
Core18: 24.06        Core19: 25.12        
Core20: 26.57        Core21: 27.97        
Core22: 26.27        Core23: 23.40        
Core24: 25.48        Core25: 28.74        
Core26: 27.48        Core27: 28.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 26.87
DDR read Latency(ns)
Socket0: 48677.61
Socket1: 416.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 25.93        
Core2: 22.94        Core3: 28.84        
Core4: 23.06        Core5: 26.66        
Core6: 21.37        Core7: 29.22        
Core8: 28.08        Core9: 29.61        
Core10: 21.25        Core11: 25.99        
Core12: 24.93        Core13: 27.10        
Core14: 29.55        Core15: 23.67        
Core16: 26.56        Core17: 27.67        
Core18: 25.27        Core19: 25.05        
Core20: 27.31        Core21: 26.81        
Core22: 25.57        Core23: 27.43        
Core24: 27.33        Core25: 27.70        
Core26: 26.26        Core27: 30.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.54
Socket1: 26.87
DDR read Latency(ns)
Socket0: 45844.51
Socket1: 412.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 25.65        
Core2: 29.05        Core3: 29.22        
Core4: 28.41        Core5: 24.57        
Core6: 29.41        Core7: 24.79        
Core8: 26.02        Core9: 22.16        
Core10: 26.89        Core11: 25.71        
Core12: 26.08        Core13: 29.50        
Core14: 25.36        Core15: 24.14        
Core16: 26.21        Core17: 25.02        
Core18: 24.53        Core19: 25.32        
Core20: 26.36        Core21: 29.23        
Core22: 25.85        Core23: 26.83        
Core24: 26.51        Core25: 24.38        
Core26: 29.75        Core27: 28.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.38
Socket1: 26.01
DDR read Latency(ns)
Socket0: 46851.71
Socket1: 422.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.43        Core1: 26.06        
Core2: 30.30        Core3: 30.56        
Core4: 30.71        Core5: 25.12        
Core6: 28.77        Core7: 24.52        
Core8: 27.94        Core9: 26.66        
Core10: 25.23        Core11: 22.91        
Core12: 27.34        Core13: 26.51        
Core14: 29.39        Core15: 23.36        
Core16: 28.08        Core17: 25.34        
Core18: 23.80        Core19: 24.77        
Core20: 27.74        Core21: 25.57        
Core22: 25.59        Core23: 23.36        
Core24: 27.85        Core25: 25.22        
Core26: 27.29        Core27: 30.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 25.32
DDR read Latency(ns)
Socket0: 48223.97
Socket1: 434.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 25.68        
Core2: 28.36        Core3: 29.90        
Core4: 29.90        Core5: 25.61        
Core6: 27.44        Core7: 24.25        
Core8: 27.40        Core9: 29.35        
Core10: 25.16        Core11: 25.22        
Core12: 25.61        Core13: 25.89        
Core14: 26.47        Core15: 23.36        
Core16: 26.14        Core17: 26.54        
Core18: 25.88        Core19: 24.06        
Core20: 26.93        Core21: 25.54        
Core22: 26.48        Core23: 23.89        
Core24: 26.85        Core25: 26.37        
Core26: 28.01        Core27: 29.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.46
Socket1: 25.53
DDR read Latency(ns)
Socket0: 47783.98
Socket1: 429.77
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 26.38        
Core2: 29.40        Core3: 28.60        
Core4: 28.66        Core5: 25.66        
Core6: 27.99        Core7: 24.56        
Core8: 29.49        Core9: 29.84        
Core10: 32.82        Core11: 24.80        
Core12: 28.86        Core13: 30.62        
Core14: 29.72        Core15: 24.13        
Core16: 28.43        Core17: 24.67        
Core18: 30.79        Core19: 31.31        
Core20: 27.91        Core21: 25.36        
Core22: 29.76        Core23: 23.25        
Core24: 29.14        Core25: 25.95        
Core26: 29.91        Core27: 26.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 25.70
DDR read Latency(ns)
Socket0: 43944.02
Socket1: 425.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.03        Core1: 26.71        
Core2: 30.68        Core3: 28.38        
Core4: 26.99        Core5: 25.28        
Core6: 31.71        Core7: 23.73        
Core8: 30.40        Core9: 26.97        
Core10: 28.26        Core11: 25.14        
Core12: 27.66        Core13: 30.26        
Core14: 26.71        Core15: 24.07        
Core16: 26.44        Core17: 26.41        
Core18: 27.71        Core19: 31.41        
Core20: 27.57        Core21: 25.40        
Core22: 27.66        Core23: 22.88        
Core24: 29.44        Core25: 26.92        
Core26: 29.31        Core27: 25.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 25.74
DDR read Latency(ns)
Socket0: 44106.81
Socket1: 425.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.31        Core1: 26.49        
Core2: 21.15        Core3: 28.28        
Core4: 25.97        Core5: 25.32        
Core6: 21.15        Core7: 23.47        
Core8: 27.86        Core9: 27.16        
Core10: 29.59        Core11: 26.37        
Core12: 28.35        Core13: 31.23        
Core14: 26.00        Core15: 24.37        
Core16: 26.95        Core17: 25.68        
Core18: 28.07        Core19: 27.54        
Core20: 22.39        Core21: 26.27        
Core22: 27.61        Core23: 23.69        
Core24: 27.21        Core25: 25.88        
Core26: 35.16        Core27: 25.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.08
Socket1: 25.74
DDR read Latency(ns)
Socket0: 42514.24
Socket1: 426.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.44        Core1: 26.71        
Core2: 27.96        Core3: 28.27        
Core4: 29.04        Core5: 25.58        
Core6: 28.66        Core7: 21.92        
Core8: 29.95        Core9: 25.83        
Core10: 26.88        Core11: 23.46        
Core12: 26.70        Core13: 30.93        
Core14: 26.88        Core15: 24.87        
Core16: 26.82        Core17: 29.75        
Core18: 28.85        Core19: 29.06        
Core20: 28.18        Core21: 28.46        
Core22: 28.81        Core23: 22.55        
Core24: 26.30        Core25: 24.30        
Core26: 30.46        Core27: 23.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.85
Socket1: 25.38
DDR read Latency(ns)
Socket0: 42921.68
Socket1: 433.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 26.78        
Core2: 28.69        Core3: 28.82        
Core4: 27.72        Core5: 25.42        
Core6: 29.28        Core7: 23.95        
Core8: 32.17        Core9: 28.39        
Core10: 28.85        Core11: 23.93        
Core12: 28.07        Core13: 31.19        
Core14: 29.72        Core15: 23.67        
Core16: 29.26        Core17: 24.55        
Core18: 28.02        Core19: 30.61        
Core20: 30.35        Core21: 26.28        
Core22: 27.50        Core23: 20.11        
Core24: 27.82        Core25: 25.98        
Core26: 31.48        Core27: 26.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.43
Socket1: 25.25
DDR read Latency(ns)
Socket0: 43688.36
Socket1: 432.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 26.57        
Core2: 29.51        Core3: 28.22        
Core4: 28.49        Core5: 26.30        
Core6: 28.67        Core7: 23.94        
Core8: 31.58        Core9: 29.63        
Core10: 29.29        Core11: 21.89        
Core12: 29.66        Core13: 31.12        
Core14: 28.84        Core15: 26.47        
Core16: 30.59        Core17: 24.71        
Core18: 29.07        Core19: 29.94        
Core20: 30.44        Core21: 26.28        
Core22: 30.42        Core23: 18.95        
Core24: 30.08        Core25: 26.28        
Core26: 29.55        Core27: 26.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.85
Socket1: 25.21
DDR read Latency(ns)
Socket0: 43439.18
Socket1: 434.23
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 26.12        
Core2: 28.02        Core3: 28.91        
Core4: 27.74        Core5: 26.29        
Core6: 27.39        Core7: 25.65        
Core8: 30.23        Core9: 25.81        
Core10: 28.23        Core11: 22.83        
Core12: 31.45        Core13: 24.93        
Core14: 27.99        Core15: 25.43        
Core16: 30.07        Core17: 29.98        
Core18: 29.27        Core19: 25.50        
Core20: 28.38        Core21: 25.54        
Core22: 27.99        Core23: 26.24        
Core24: 27.78        Core25: 26.86        
Core26: 30.27        Core27: 29.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.24
Socket1: 26.22
DDR read Latency(ns)
Socket0: 42564.23
Socket1: 422.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.58        Core1: 25.94        
Core2: 28.03        Core3: 28.69        
Core4: 32.56        Core5: 26.53        
Core6: 30.03        Core7: 24.29        
Core8: 30.10        Core9: 25.96        
Core10: 29.74        Core11: 23.63        
Core12: 29.43        Core13: 25.98        
Core14: 30.19        Core15: 25.91        
Core16: 28.06        Core17: 30.59        
Core18: 29.26        Core19: 24.03        
Core20: 31.96        Core21: 25.30        
Core22: 26.75        Core23: 27.26        
Core24: 26.78        Core25: 27.14        
Core26: 30.82        Core27: 28.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 26.19
DDR read Latency(ns)
Socket0: 42413.08
Socket1: 423.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.36        Core1: 25.75        
Core2: 27.54        Core3: 28.72        
Core4: 28.71        Core5: 27.43        
Core6: 29.91        Core7: 25.54        
Core8: 28.31        Core9: 25.77        
Core10: 29.51        Core11: 22.84        
Core12: 28.00        Core13: 27.96        
Core14: 17.18        Core15: 25.45        
Core16: 29.35        Core17: 29.20        
Core18: 21.52        Core19: 22.59        
Core20: 34.54        Core21: 25.26        
Core22: 26.62        Core23: 28.14        
Core24: 27.10        Core25: 25.60        
Core26: 27.97        Core27: 28.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.98
Socket1: 26.07
DDR read Latency(ns)
Socket0: 40739.79
Socket1: 425.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.68        Core1: 25.54        
Core2: 25.84        Core3: 28.93        
Core4: 31.47        Core5: 27.04        
Core6: 27.47        Core7: 23.95        
Core8: 26.74        Core9: 25.70        
Core10: 27.62        Core11: 21.21        
Core12: 29.05        Core13: 29.05        
Core14: 24.37        Core15: 27.26        
Core16: 26.82        Core17: 30.90        
Core18: 25.61        Core19: 21.70        
Core20: 28.98        Core21: 25.41        
Core22: 28.23        Core23: 27.83        
Core24: 27.81        Core25: 26.34        
Core26: 29.25        Core27: 27.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 25.76
DDR read Latency(ns)
Socket0: 42350.22
Socket1: 428.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.70        Core1: 27.03        
Core2: 27.10        Core3: 29.65        
Core4: 27.86        Core5: 24.57        
Core6: 32.22        Core7: 24.98        
Core8: 30.42        Core9: 26.36        
Core10: 29.06        Core11: 26.50        
Core12: 30.30        Core13: 28.71        
Core14: 31.26        Core15: 26.19        
Core16: 30.57        Core17: 29.60        
Core18: 29.16        Core19: 25.26        
Core20: 28.46        Core21: 27.59        
Core22: 29.05        Core23: 25.90        
Core24: 31.46        Core25: 27.08        
Core26: 28.89        Core27: 27.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.59
Socket1: 26.78
DDR read Latency(ns)
Socket0: 41300.52
Socket1: 413.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.41        Core1: 26.65        
Core2: 29.22        Core3: 30.01        
Core4: 30.19        Core5: 24.61        
Core6: 30.02        Core7: 25.07        
Core8: 29.12        Core9: 26.34        
Core10: 26.62        Core11: 27.61        
Core12: 28.05        Core13: 26.38        
Core14: 28.48        Core15: 28.92        
Core16: 30.87        Core17: 29.65        
Core18: 30.91        Core19: 27.64        
Core20: 29.24        Core21: 28.12        
Core22: 28.55        Core23: 26.40        
Core24: 28.66        Core25: 28.89        
Core26: 30.11        Core27: 28.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 27.34
DDR read Latency(ns)
Socket0: 41340.18
Socket1: 405.29
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 25.25        
Core2: 29.87        Core3: 30.43        
Core4: 26.42        Core5: 25.40        
Core6: 24.41        Core7: 23.89        
Core8: 26.96        Core9: 25.95        
Core10: 25.97        Core11: 21.98        
Core12: 26.08        Core13: 26.22        
Core14: 27.18        Core15: 23.48        
Core16: 26.23        Core17: 25.24        
Core18: 28.13        Core19: 23.45        
Core20: 28.28        Core21: 23.06        
Core22: 25.70        Core23: 24.95        
Core24: 27.23        Core25: 27.56        
Core26: 30.27        Core27: 31.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 25.10
DDR read Latency(ns)
Socket0: 41959.34
Socket1: 435.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 24.49        
Core2: 30.42        Core3: 29.42        
Core4: 27.79        Core5: 25.11        
Core6: 26.90        Core7: 22.72        
Core8: 28.71        Core9: 25.97        
Core10: 27.80        Core11: 22.09        
Core12: 25.68        Core13: 23.54        
Core14: 27.38        Core15: 25.08        
Core16: 25.29        Core17: 27.36        
Core18: 26.48        Core19: 22.33        
Core20: 28.05        Core21: 22.78        
Core22: 27.58        Core23: 27.25        
Core24: 28.63        Core25: 28.41        
Core26: 31.30        Core27: 30.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 24.84
DDR read Latency(ns)
Socket0: 42459.25
Socket1: 435.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.15        Core1: 25.37        
Core2: 21.80        Core3: 30.38        
Core4: 25.34        Core5: 24.82        
Core6: 22.16        Core7: 24.66        
Core8: 27.46        Core9: 24.64        
Core10: 22.12        Core11: 22.26        
Core12: 26.74        Core13: 26.69        
Core14: 27.97        Core15: 26.13        
Core16: 25.41        Core17: 26.86        
Core18: 27.98        Core19: 23.68        
Core20: 28.59        Core21: 23.32        
Core22: 27.07        Core23: 25.92        
Core24: 30.23        Core25: 25.82        
Core26: 31.91        Core27: 30.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.36
Socket1: 25.40
DDR read Latency(ns)
Socket0: 41013.68
Socket1: 429.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.92        Core1: 25.52        
Core2: 29.55        Core3: 30.10        
Core4: 30.47        Core5: 25.55        
Core6: 26.77        Core7: 21.80        
Core8: 26.88        Core9: 25.53        
Core10: 29.84        Core11: 23.46        
Core12: 26.55        Core13: 29.27        
Core14: 27.02        Core15: 24.11        
Core16: 27.51        Core17: 24.77        
Core18: 27.73        Core19: 22.75        
Core20: 27.94        Core21: 25.74        
Core22: 25.96        Core23: 23.58        
Core24: 27.04        Core25: 23.93        
Core26: 30.88        Core27: 31.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.39
Socket1: 25.07
DDR read Latency(ns)
Socket0: 42617.19
Socket1: 436.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 25.75        
Core2: 27.61        Core3: 29.85        
Core4: 31.60        Core5: 25.21        
Core6: 28.70        Core7: 21.75        
Core8: 28.56        Core9: 26.03        
Core10: 27.87        Core11: 25.60        
Core12: 29.00        Core13: 31.04        
Core14: 27.96        Core15: 24.09        
Core16: 26.71        Core17: 23.75        
Core18: 26.96        Core19: 25.97        
Core20: 27.83        Core21: 27.72        
Core22: 26.41        Core23: 22.75        
Core24: 29.42        Core25: 23.03        
Core26: 29.61        Core27: 31.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 25.37
DDR read Latency(ns)
Socket0: 43264.18
Socket1: 434.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 25.78        
Core2: 28.77        Core3: 29.11        
Core4: 29.34        Core5: 25.68        
Core6: 27.29        Core7: 22.67        
Core8: 29.08        Core9: 25.25        
Core10: 28.73        Core11: 23.22        
Core12: 25.81        Core13: 29.72        
Core14: 28.32        Core15: 24.20        
Core16: 25.91        Core17: 25.32        
Core18: 27.80        Core19: 24.25        
Core20: 28.99        Core21: 26.66        
Core22: 26.49        Core23: 23.84        
Core24: 27.84        Core25: 24.57        
Core26: 29.17        Core27: 29.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 25.43
DDR read Latency(ns)
Socket0: 41875.98
Socket1: 430.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 26.24        
Core2: 26.49        Core3: 28.85        
Core4: 25.96        Core5: 24.61        
Core6: 27.14        Core7: 23.70        
Core8: 29.00        Core9: 26.92        
Core10: 25.51        Core11: 27.17        
Core12: 23.89        Core13: 29.28        
Core14: 24.61        Core15: 20.51        
Core16: 25.47        Core17: 31.10        
Core18: 27.59        Core19: 28.16        
Core20: 28.05        Core21: 23.38        
Core22: 28.84        Core23: 19.53        
Core24: 27.44        Core25: 23.02        
Core26: 30.65        Core27: 29.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 24.78
DDR read Latency(ns)
Socket0: 43257.15
Socket1: 438.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 24.94        
Core2: 27.12        Core3: 27.65        
Core4: 28.96        Core5: 25.98        
Core6: 27.92        Core7: 25.01        
Core8: 29.42        Core9: 26.84        
Core10: 29.29        Core11: 21.80        
Core12: 26.18        Core13: 29.89        
Core14: 25.91        Core15: 26.63        
Core16: 26.53        Core17: 29.81        
Core18: 26.88        Core19: 27.56        
Core20: 28.63        Core21: 24.02        
Core22: 27.15        Core23: 20.32        
Core24: 26.72        Core25: 24.98        
Core26: 27.49        Core27: 30.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 25.49
DDR read Latency(ns)
Socket0: 42954.04
Socket1: 429.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.54        Core1: 25.71        
Core2: 28.58        Core3: 27.91        
Core4: 22.09        Core5: 25.07        
Core6: 27.99        Core7: 24.44        
Core8: 32.76        Core9: 26.35        
Core10: 25.69        Core11: 24.77        
Core12: 24.79        Core13: 29.09        
Core14: 29.23        Core15: 20.60        
Core16: 27.72        Core17: 30.67        
Core18: 21.96        Core19: 27.23        
Core20: 28.77        Core21: 23.57        
Core22: 21.94        Core23: 21.07        
Core24: 27.29        Core25: 24.88        
Core26: 22.47        Core27: 29.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.03
Socket1: 25.09
DDR read Latency(ns)
Socket0: 40576.05
Socket1: 433.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 25.46        
Core2: 27.52        Core3: 28.47        
Core4: 30.01        Core5: 25.23        
Core6: 28.68        Core7: 23.99        
Core8: 30.34        Core9: 26.61        
Core10: 27.16        Core11: 23.90        
Core12: 27.53        Core13: 29.68        
Core14: 26.79        Core15: 20.73        
Core16: 27.38        Core17: 30.35        
Core18: 30.02        Core19: 26.89        
Core20: 30.53        Core21: 23.21        
Core22: 28.58        Core23: 21.46        
Core24: 28.14        Core25: 22.86        
Core26: 27.60        Core27: 30.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.67
Socket1: 24.78
DDR read Latency(ns)
Socket0: 42104.42
Socket1: 436.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.76        Core1: 25.03        
Core2: 33.03        Core3: 28.50        
Core4: 30.82        Core5: 25.30        
Core6: 35.91        Core7: 24.40        
Core8: 32.95        Core9: 26.24        
Core10: 27.63        Core11: 23.61        
Core12: 27.45        Core13: 28.77        
Core14: 27.17        Core15: 22.33        
Core16: 26.99        Core17: 30.32        
Core18: 30.95        Core19: 27.74        
Core20: 29.51        Core21: 24.24        
Core22: 30.50        Core23: 22.64        
Core24: 29.33        Core25: 23.51        
Core26: 28.42        Core27: 29.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.45
Socket1: 25.28
DDR read Latency(ns)
Socket0: 42406.37
Socket1: 432.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 25.14        
Core2: 30.01        Core3: 28.55        
Core4: 29.71        Core5: 25.07        
Core6: 30.67        Core7: 24.28        
Core8: 30.98        Core9: 26.89        
Core10: 27.51        Core11: 23.98        
Core12: 26.36        Core13: 28.97        
Core14: 27.90        Core15: 22.34        
Core16: 26.37        Core17: 31.21        
Core18: 28.64        Core19: 29.15        
Core20: 31.43        Core21: 23.75        
Core22: 28.15        Core23: 21.41        
Core24: 28.48        Core25: 23.72        
Core26: 27.26        Core27: 29.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 25.14
DDR read Latency(ns)
Socket0: 43191.46
Socket1: 433.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.46        Core1: 25.39        
Core2: 26.74        Core3: 27.25        
Core4: 26.81        Core5: 26.86        
Core6: 24.50        Core7: 26.74        
Core8: 28.47        Core9: 28.94        
Core10: 26.89        Core11: 25.80        
Core12: 27.36        Core13: 27.30        
Core14: 25.26        Core15: 27.07        
Core16: 29.70        Core17: 27.85        
Core18: 27.18        Core19: 24.76        
Core20: 27.77        Core21: 25.91        
Core22: 28.03        Core23: 23.91        
Core24: 27.56        Core25: 28.08        
Core26: 26.65        Core27: 28.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 26.43
DDR read Latency(ns)
Socket0: 43803.05
Socket1: 417.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.32        Core1: 25.78        
Core2: 29.07        Core3: 27.59        
Core4: 27.82        Core5: 26.64        
Core6: 26.07        Core7: 27.60        
Core8: 27.20        Core9: 30.51        
Core10: 35.61        Core11: 24.91        
Core12: 27.75        Core13: 28.89        
Core14: 25.90        Core15: 27.77        
Core16: 27.96        Core17: 28.78        
Core18: 29.33        Core19: 25.47        
Core20: 29.61        Core21: 29.45        
Core22: 29.22        Core23: 24.39        
Core24: 26.72        Core25: 28.98        
Core26: 28.00        Core27: 27.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.04
Socket1: 27.07
DDR read Latency(ns)
Socket0: 44448.22
Socket1: 414.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 26.06        
Core2: 23.50        Core3: 26.95        
Core4: 22.51        Core5: 25.72        
Core6: 26.75        Core7: 28.36        
Core8: 21.38        Core9: 26.84        
Core10: 26.93        Core11: 27.10        
Core12: 27.58        Core13: 29.68        
Core14: 26.76        Core15: 25.63        
Core16: 26.49        Core17: 24.74        
Core18: 30.31        Core19: 28.29        
Core20: 28.58        Core21: 28.49        
Core22: 27.40        Core23: 23.71        
Core24: 29.14        Core25: 25.53        
Core26: 29.36        Core27: 29.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.58
Socket1: 26.61
DDR read Latency(ns)
Socket0: 41836.52
Socket1: 415.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 26.11        
Core2: 26.91        Core3: 27.30        
Core4: 27.08        Core5: 26.63        
Core6: 25.72        Core7: 31.27        
Core8: 28.63        Core9: 29.61        
Core10: 29.44        Core11: 26.83        
Core12: 28.29        Core13: 26.75        
Core14: 24.82        Core15: 27.14        
Core16: 25.64        Core17: 25.39        
Core18: 28.52        Core19: 27.07        
Core20: 28.62        Core21: 26.33        
Core22: 25.24        Core23: 24.11        
Core24: 27.39        Core25: 26.26        
Core26: 28.91        Core27: 30.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.20
Socket1: 26.76
DDR read Latency(ns)
Socket0: 44856.94
Socket1: 415.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 26.44        
Core2: 28.83        Core3: 28.15        
Core4: 26.78        Core5: 26.91        
Core6: 27.26        Core7: 27.98        
Core8: 28.66        Core9: 31.03        
Core10: 29.71        Core11: 28.28        
Core12: 28.74        Core13: 28.89        
Core14: 27.01        Core15: 27.01        
Core16: 27.89        Core17: 28.79        
Core18: 26.75        Core19: 27.45        
Core20: 28.21        Core21: 29.90        
Core22: 27.02        Core23: 24.79        
Core24: 29.03        Core25: 29.16        
Core26: 30.86        Core27: 28.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 27.74
DDR read Latency(ns)
Socket0: 44806.96
Socket1: 410.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.45        Core1: 26.20        
Core2: 28.86        Core3: 27.36        
Core4: 26.49        Core5: 26.03        
Core6: 26.48        Core7: 25.72        
Core8: 28.41        Core9: 28.36        
Core10: 27.47        Core11: 27.49        
Core12: 27.70        Core13: 30.42        
Core14: 28.70        Core15: 27.25        
Core16: 25.92        Core17: 26.01        
Core18: 30.55        Core19: 28.24        
Core20: 29.94        Core21: 27.21        
Core22: 29.18        Core23: 24.32        
Core24: 27.42        Core25: 26.38        
Core26: 29.61        Core27: 27.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 26.79
DDR read Latency(ns)
Socket0: 43629.82
Socket1: 413.69
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 26.28        
Core2: 26.22        Core3: 28.18        
Core4: 29.16        Core5: 25.43        
Core6: 26.12        Core7: 22.96        
Core8: 28.45        Core9: 26.53        
Core10: 27.93        Core11: 23.42        
Core12: 26.43        Core13: 25.12        
Core14: 27.11        Core15: 22.45        
Core16: 27.20        Core17: 29.76        
Core18: 30.31        Core19: 26.54        
Core20: 30.59        Core21: 25.45        
Core22: 28.51        Core23: 23.93        
Core24: 31.16        Core25: 27.99        
Core26: 27.92        Core27: 27.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 25.37
DDR read Latency(ns)
Socket0: 44268.74
Socket1: 430.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.10        Core1: 29.10        
Core2: 28.43        Core3: 28.15        
Core4: 29.05        Core5: 24.42        
Core6: 29.55        Core7: 24.88        
Core8: 30.40        Core9: 26.56        
Core10: 29.26        Core11: 27.56        
Core12: 29.34        Core13: 26.88        
Core14: 29.87        Core15: 20.54        
Core16: 29.69        Core17: 29.00        
Core18: 30.17        Core19: 30.51        
Core20: 31.32        Core21: 28.50        
Core22: 26.59        Core23: 20.36        
Core24: 29.05        Core25: 26.83        
Core26: 28.04        Core27: 27.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.39
Socket1: 25.66
DDR read Latency(ns)
Socket0: 44505.40
Socket1: 428.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.49        Core1: 25.75        
Core2: 22.06        Core3: 28.66        
Core4: 21.72        Core5: 25.59        
Core6: 27.67        Core7: 24.81        
Core8: 30.10        Core9: 26.68        
Core10: 28.17        Core11: 25.23        
Core12: 29.00        Core13: 26.89        
Core14: 28.73        Core15: 26.93        
Core16: 28.00        Core17: 29.38        
Core18: 31.27        Core19: 28.35        
Core20: 23.00        Core21: 28.28        
Core22: 24.33        Core23: 27.35        
Core24: 20.20        Core25: 26.75        
Core26: 29.18        Core27: 26.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.02
Socket1: 26.76
DDR read Latency(ns)
Socket0: 42644.14
Socket1: 411.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.18        Core1: 25.41        
Core2: 27.65        Core3: 28.81        
Core4: 28.32        Core5: 25.57        
Core6: 28.55        Core7: 24.16        
Core8: 30.92        Core9: 26.24        
Core10: 28.98        Core11: 25.70        
Core12: 28.63        Core13: 26.20        
Core14: 27.72        Core15: 26.87        
Core16: 27.02        Core17: 31.31        
Core18: 29.87        Core19: 27.83        
Core20: 29.45        Core21: 28.06        
Core22: 25.39        Core23: 27.24        
Core24: 27.52        Core25: 26.33        
Core26: 27.55        Core27: 26.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.06
Socket1: 26.58
DDR read Latency(ns)
Socket0: 44682.17
Socket1: 413.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 26.65        
Core2: 26.63        Core3: 28.42        
Core4: 26.84        Core5: 25.54        
Core6: 28.11        Core7: 25.32        
Core8: 28.68        Core9: 26.40        
Core10: 28.26        Core11: 23.80        
Core12: 29.12        Core13: 29.47        
Core14: 26.32        Core15: 25.09        
Core16: 29.44        Core17: 28.06        
Core18: 27.03        Core19: 23.25        
Core20: 29.66        Core21: 29.61        
Core22: 25.77        Core23: 25.83        
Core24: 30.97        Core25: 27.69        
Core26: 27.00        Core27: 27.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 26.54
DDR read Latency(ns)
Socket0: 43395.52
Socket1: 419.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 27.15        
Core2: 27.57        Core3: 28.31        
Core4: 29.17        Core5: 25.51        
Core6: 30.75        Core7: 24.86        
Core8: 27.87        Core9: 25.84        
Core10: 29.04        Core11: 19.71        
Core12: 27.80        Core13: 28.19        
Core14: 30.09        Core15: 24.14        
Core16: 29.43        Core17: 28.55        
Core18: 29.76        Core19: 30.30        
Core20: 31.62        Core21: 27.85        
Core22: 27.09        Core23: 26.65        
Core24: 30.72        Core25: 28.36        
Core26: 28.16        Core27: 27.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 26.20
DDR read Latency(ns)
Socket0: 44106.19
Socket1: 423.14
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.14        Core1: 26.71        
Core2: 30.64        Core3: 26.67        
Core4: 26.43        Core5: 26.55        
Core6: 27.73        Core7: 28.21        
Core8: 27.45        Core9: 23.80        
Core10: 27.67        Core11: 27.21        
Core12: 30.45        Core13: 26.98        
Core14: 26.87        Core15: 25.53        
Core16: 27.96        Core17: 25.74        
Core18: 26.99        Core19: 22.10        
Core20: 28.78        Core21: 27.82        
Core22: 28.48        Core23: 24.78        
Core24: 30.44        Core25: 20.93        
Core26: 30.19        Core27: 26.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 25.54
DDR read Latency(ns)
Socket0: 42051.03
Socket1: 426.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.91        Core1: 26.52        
Core2: 29.16        Core3: 27.22        
Core4: 30.36        Core5: 25.96        
Core6: 28.30        Core7: 28.06        
Core8: 31.64        Core9: 23.62        
Core10: 30.99        Core11: 27.04        
Core12: 28.73        Core13: 20.99        
Core14: 27.56        Core15: 25.58        
Core16: 29.79        Core17: 23.09        
Core18: 30.16        Core19: 25.63        
Core20: 29.88        Core21: 27.90        
Core22: 28.82        Core23: 24.39        
Core24: 32.11        Core25: 26.00        
Core26: 30.51        Core27: 26.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.86
Socket1: 25.54
DDR read Latency(ns)
Socket0: 40926.50
Socket1: 425.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.16        Core1: 26.21        
Core2: 22.38        Core3: 26.84        
Core4: 21.75        Core5: 26.11        
Core6: 27.48        Core7: 28.37        
Core8: 21.83        Core9: 23.79        
Core10: 30.26        Core11: 27.54        
Core12: 21.12        Core13: 27.20        
Core14: 17.12        Core15: 26.80        
Core16: 28.98        Core17: 22.41        
Core18: 28.72        Core19: 23.20        
Core20: 31.82        Core21: 28.24        
Core22: 28.66        Core23: 26.43        
Core24: 30.02        Core25: 21.88        
Core26: 30.06        Core27: 27.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.14
Socket1: 25.73
DDR read Latency(ns)
Socket0: 41156.67
Socket1: 422.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 25.27        
Core2: 29.56        Core3: 26.97        
Core4: 27.99        Core5: 28.73        
Core6: 29.14        Core7: 26.54        
Core8: 29.69        Core9: 24.31        
Core10: 31.69        Core11: 21.04        
Core12: 28.49        Core13: 27.79        
Core14: 25.73        Core15: 29.01        
Core16: 26.40        Core17: 25.35        
Core18: 28.35        Core19: 19.50        
Core20: 29.45        Core21: 29.23        
Core22: 31.20        Core23: 30.59        
Core24: 29.38        Core25: 20.69        
Core26: 27.62        Core27: 26.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.42
Socket1: 25.02
DDR read Latency(ns)
Socket0: 42957.43
Socket1: 435.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.11        Core1: 25.75        
Core2: 30.73        Core3: 27.01        
Core4: 27.59        Core5: 26.66        
Core6: 31.96        Core7: 27.57        
Core8: 30.12        Core9: 24.11        
Core10: 30.83        Core11: 25.31        
Core12: 31.44        Core13: 28.24        
Core14: 31.13        Core15: 26.11        
Core16: 28.24        Core17: 27.38        
Core18: 32.75        Core19: 24.00        
Core20: 30.25        Core21: 29.45        
Core22: 31.17        Core23: 29.88        
Core24: 35.35        Core25: 19.82        
Core26: 29.56        Core27: 26.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.63
Socket1: 26.01
DDR read Latency(ns)
Socket0: 42599.49
Socket1: 420.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.74        Core1: 26.05        
Core2: 27.54        Core3: 27.20        
Core4: 28.10        Core5: 26.74        
Core6: 28.43        Core7: 28.94        
Core8: 30.57        Core9: 23.61        
Core10: 27.66        Core11: 26.65        
Core12: 30.48        Core13: 27.34        
Core14: 26.15        Core15: 27.97        
Core16: 28.70        Core17: 22.37        
Core18: 26.73        Core19: 25.89        
Core20: 26.95        Core21: 27.62        
Core22: 27.07        Core23: 28.33        
Core24: 27.16        Core25: 22.55        
Core26: 28.26        Core27: 27.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.19
Socket1: 26.31
DDR read Latency(ns)
Socket0: 42452.97
Socket1: 416.00
