// Seed: 4065583825
module module_0 (
    input id_0,
    input reg id_1,
    output reg id_2,
    output id_3
);
  assign id_3 = 1;
  always @(posedge 1'b0 or posedge id_1) id_2 <= id_1;
endmodule
