<html><body><samp><pre>
<!@TC:1267483021>
#Build: Synplify Pro for Lattice C-2009.03L-1, Build 085R, May 27 2009
#install: C:\lscc\diamond\1.0\synpbase
#OS: Windows XP 5.1
#Hostname: L24980

#Implementation: rev_1

#Mon Mar 01 14:36:58 2010

<a name=compilerReport1>$ Start of Compile</a>
#Mon Mar 01 14:36:58 2010

Synopsys VHDL Compiler, version comp350rcp1, Build 105R, built Jul 22 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\1.0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1267483021> | Setting time resolution to ns
@N: : <a href="C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\source\typecount8.vhd:8:7:8:13:@N::@XP_MSG">typecount8.vhd(8)</a><!@TM:1267483021> | Top entity is set to count8.
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\source\typecount8.vhd:8:7:8:13:@N:CD630:@XP_MSG">typecount8.vhd(8)</a><!@TM:1267483021> | Synthesizing work.count8.rtl 
Post processing for work.count8.rtl
@A: : <a href="C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\source\typecount8.vhd:22:4:22:6:@A::@XP_MSG">typecount8.vhd(22)</a><!@TM:1267483021> | Feedback mux created for signal count[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 01 14:36:59 2010

###########################################################]
<a name=mapperReport2>Synopsys Generic Technology Mapper, Version map400lat, Build 146R, Built Sep 10 2009 10:27:59</a>
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved
Product Version C-2009.03L-1
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1267483021> | Running in 32-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:1267483021> | Gated clock conversion enabled  
@N: : <!@TM:1267483021> | Running in logic synthesis mode without enhanced optimization 


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1267483021> | Autoconstrain Mode is ON 
Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

@N: : <a href="c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\source\typecount8.vhd:22:4:22:6:@N::@XP_MSG">typecount8.vhd(22)</a><!@TM:1267483021> | Found updn counter in view:work.count8(rtl) inst countai[7:0] 
Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.90ns		   1 /        24
   2		0h:00m:00s		    -0.90ns		   1 /        24
   3		0h:00m:00s		    -0.90ns		   1 /        24
------------------------------------------------------------

Timing driven replication report





Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.77ns		   1 /        24

   2		0h:00m:00s		    -0.77ns		   1 /        24
   3		0h:00m:00s		    -0.77ns		   1 /        24
   4		0h:00m:00s		    -0.77ns		   1 /        24
------------------------------------------------------------


Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.77ns		   1 /        24

   2		0h:00m:00s		    -0.77ns		   1 /        24
   3		0h:00m:00s		    -0.77ns		   1 /        24
   4		0h:00m:00s		    -0.77ns		   1 /        24
------------------------------------------------------------

Net buffering Report for view:work.count8(rtl):
No nets needed buffering.

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

Found clock count8|clk with period 1.67ns 


<a name=timingReport3>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Mar 01 14:37:01 2010
#


Top view:               count8
Requested Frequency:    597.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1267483021> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1267483021> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary4>Performance Summary </a>
*******************


Worst slack in design: -0.901

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
count8|clk         597.3 MHz     388.2 MHz     1.674         2.576         -0.901     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships5>Clock Relationships</a>
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
count8|clk  count8|clk  |  1.674       -0.902  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo6>Interface Information </a>
*********************

		No IO constraint found 



====================================
<a name=clockReport7>Detailed Report for Clock: count8|clk</a>
====================================



<a name=startingSlack8>Starting Points with Worst Slack</a>
********************************

               Starting                                          Arrival           
Instance       Reference      Type        Pin     Net            Time        Slack 
               Clock                                                               
-----------------------------------------------------------------------------------
countai[0]     count8|clk     FD1S3DX     Q       countai[0]     1.213       -0.901
countai[1]     count8|clk     FD1S3DX     Q       countai[1]     1.213       -0.901
countai[2]     count8|clk     FD1S3DX     Q       countai[2]     1.213       -0.901
countai[3]     count8|clk     FD1S3DX     Q       countai[3]     1.213       -0.901
countai[4]     count8|clk     FD1S3DX     Q       countai[4]     1.213       -0.901
countai[5]     count8|clk     FD1S3DX     Q       countai[5]     1.213       -0.901
countai[6]     count8|clk     FD1S3DX     Q       countai[6]     1.213       -0.901
countai[7]     count8|clk     FD1S3DX     Q       countai[7]     1.213       -0.149
countbi[0]     count8|clk     FD1S3DX     Q       countbi[0]     1.166       0.397 
countbi[1]     count8|clk     FD1S3DX     Q       countbi[1]     1.166       0.397 
===================================================================================


<a name=endingSlack9>Ending Points with Worst Slack</a>
******************************

               Starting                                            Required           
Instance       Reference      Type        Pin     Net              Time         Slack 
               Clock                                                                  
--------------------------------------------------------------------------------------
countai[1]     count8|clk     FD1S3DX     D       countai_s[1]     1.732        -0.901
countai[2]     count8|clk     FD1S3DX     D       countai_s[2]     1.732        -0.901
countai[3]     count8|clk     FD1S3DX     D       countai_s[3]     1.732        -0.901
countai[4]     count8|clk     FD1S3DX     D       countai_s[4]     1.732        -0.901
countai[5]     count8|clk     FD1S3DX     D       countai_s[5]     1.732        -0.901
countai[6]     count8|clk     FD1S3DX     D       countai_s[6]     1.732        -0.901
countai[7]     count8|clk     FD1S3DX     D       countai_s[7]     1.732        -0.901
countai[0]     count8|clk     FD1S3DX     D       countai_s[0]     1.732        -0.149
countbi[0]     count8|clk     FD1S3DX     D       countai[0]       1.563        0.350 
countbi[1]     count8|clk     FD1S3DX     D       countai[1]       1.563        0.350 
======================================================================================



<a name=worstPaths10>Worst Path Information</a>
<a href="C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\edif\rev_1\typecount8.srr:fp:10896:11652:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
    Requested Period:                        1.674
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.732

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.902

    Number of logic level(s):                2
    Starting point:                          countai[0] / Q
    Ending point:                            countai[2] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[0]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[0]           Net         -        -       -         -           2         
countai_cry_0[0]     CCU2B       B1       In      0.000     1.213       -         
countai_cry_0[0]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[0]       Net         -        -       -         -           1         
countai_cry_0[1]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[1]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[2]         Net         -        -       -         -           1         
countai[2]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Requested Period:                        1.674
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.732

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.902

    Number of logic level(s):                2
    Starting point:                          countai[1] / Q
    Ending point:                            countai[4] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[1]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[1]           Net         -        -       -         -           2         
countai_cry_0[1]     CCU2B       B0       In      0.000     1.213       -         
countai_cry_0[1]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[2]       Net         -        -       -         -           1         
countai_cry_0[3]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[3]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[4]         Net         -        -       -         -           1         
countai[4]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Requested Period:                        1.674
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.732

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.902

    Number of logic level(s):                2
    Starting point:                          countai[2] / Q
    Ending point:                            countai[4] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[2]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[2]           Net         -        -       -         -           2         
countai_cry_0[1]     CCU2B       B1       In      0.000     1.213       -         
countai_cry_0[1]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[2]       Net         -        -       -         -           1         
countai_cry_0[3]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[3]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[4]         Net         -        -       -         -           1         
countai[4]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Requested Period:                        1.674
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.732

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.902

    Number of logic level(s):                2
    Starting point:                          countai[3] / Q
    Ending point:                            countai[6] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[3]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[3]           Net         -        -       -         -           2         
countai_cry_0[3]     CCU2B       B0       In      0.000     1.213       -         
countai_cry_0[3]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[4]       Net         -        -       -         -           1         
countai_cry_0[5]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[5]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[6]         Net         -        -       -         -           1         
countai[6]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Requested Period:                        1.674
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.732

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.902

    Number of logic level(s):                2
    Starting point:                          countai[4] / Q
    Ending point:                            countai[6] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[4]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[4]           Net         -        -       -         -           2         
countai_cry_0[3]     CCU2B       B1       In      0.000     1.213       -         
countai_cry_0[3]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[4]       Net         -        -       -         -           1         
countai_cry_0[5]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[5]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[6]         Net         -        -       -         -           1         
countai[6]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage11>Resource Usage Report</a>
Part: lfe2_6e-5

Register bits: 24 of 6000 (0%)
PIC Latch:       0
I/O cells:       0


Details:
CCU2B:          5
FD1P3AX:        8
FD1S3DX:        16
GSR:            1
INV:            1
PUR:            1
VHI:            1
VLO:            1
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Writing Analyst data base C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\edif\rev_1\typecount8.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:01s; Memory used current: 103MB peak: 104MB)

Writing EDIF Netlist and constraint files
C-2009.03L-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1267483021> | Synplicity Constraint File capacitance units will use default value of 1pF  
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

@N:<a href="@N:MF276:@XP_HELP">MF276</a> : <!@TM:1267483021> | Gated clock conversion enabled, but no gated clocks found in design  
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

@N:<a href="@N:MF333:@XP_HELP">MF333</a> : <!@TM:1267483021> | Generated clock conversion enabled, but no generated clocks found in design  
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)



<a name=timingReport12>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Mar 01 14:37:01 2010
#


Top view:               count8
Requested Frequency:    456.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1267483021> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1267483021> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary13>Performance Summary </a>
*******************


Worst slack in design: -0.387

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
count8|clk         456.8 MHz     388.2 MHz     2.189         2.576         -0.387     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships14>Clock Relationships</a>
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
count8|clk  count8|clk  |  2.189       -0.387  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo15>Interface Information </a>
*********************

		No IO constraint found 



====================================
<a name=clockReport16>Detailed Report for Clock: count8|clk</a>
====================================



<a name=startingSlack17>Starting Points with Worst Slack</a>
********************************

               Starting                                          Arrival           
Instance       Reference      Type        Pin     Net            Time        Slack 
               Clock                                                               
-----------------------------------------------------------------------------------
countai[0]     count8|clk     FD1S3DX     Q       countai[0]     1.213       -0.387
countai[1]     count8|clk     FD1S3DX     Q       countai[1]     1.213       -0.387
countai[2]     count8|clk     FD1S3DX     Q       countai[2]     1.213       -0.387
countai[3]     count8|clk     FD1S3DX     Q       countai[3]     1.213       -0.387
countai[4]     count8|clk     FD1S3DX     Q       countai[4]     1.213       -0.387
countai[5]     count8|clk     FD1S3DX     Q       countai[5]     1.213       -0.387
countai[6]     count8|clk     FD1S3DX     Q       countai[6]     1.213       -0.387
countai[7]     count8|clk     FD1S3DX     Q       countai[7]     1.213       0.366 
countbi[0]     count8|clk     FD1S3DX     Q       countbi[0]     1.166       0.912 
countbi[1]     count8|clk     FD1S3DX     Q       countbi[1]     1.166       0.912 
===================================================================================


<a name=endingSlack18>Ending Points with Worst Slack</a>
******************************

               Starting                                            Required           
Instance       Reference      Type        Pin     Net              Time         Slack 
               Clock                                                                  
--------------------------------------------------------------------------------------
countai[1]     count8|clk     FD1S3DX     D       countai_s[1]     2.247        -0.387
countai[2]     count8|clk     FD1S3DX     D       countai_s[2]     2.247        -0.387
countai[3]     count8|clk     FD1S3DX     D       countai_s[3]     2.247        -0.387
countai[4]     count8|clk     FD1S3DX     D       countai_s[4]     2.247        -0.387
countai[5]     count8|clk     FD1S3DX     D       countai_s[5]     2.247        -0.387
countai[6]     count8|clk     FD1S3DX     D       countai_s[6]     2.247        -0.387
countai[7]     count8|clk     FD1S3DX     D       countai_s[7]     2.247        -0.387
countai[0]     count8|clk     FD1S3DX     D       countai_s[0]     2.247        0.366 
countbi[0]     count8|clk     FD1S3DX     D       countai[0]       2.078        0.865 
countbi[1]     count8|clk     FD1S3DX     D       countai[1]       2.078        0.865 
======================================================================================



<a name=worstPaths19>Worst Path Information</a>
<a href="C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\edif\rev_1\typecount8.srr:fp:27272:28028:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
    Requested Period:                        2.189
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.247

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.387

    Number of logic level(s):                2
    Starting point:                          countai[0] / Q
    Ending point:                            countai[2] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[0]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[0]           Net         -        -       -         -           2         
countai_cry_0[0]     CCU2B       B1       In      0.000     1.213       -         
countai_cry_0[0]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[0]       Net         -        -       -         -           1         
countai_cry_0[1]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[1]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[2]         Net         -        -       -         -           1         
countai[2]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Requested Period:                        2.189
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.247

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.387

    Number of logic level(s):                2
    Starting point:                          countai[1] / Q
    Ending point:                            countai[4] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[1]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[1]           Net         -        -       -         -           2         
countai_cry_0[1]     CCU2B       B0       In      0.000     1.213       -         
countai_cry_0[1]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[2]       Net         -        -       -         -           1         
countai_cry_0[3]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[3]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[4]         Net         -        -       -         -           1         
countai[4]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Requested Period:                        2.189
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.247

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.387

    Number of logic level(s):                2
    Starting point:                          countai[2] / Q
    Ending point:                            countai[4] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[2]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[2]           Net         -        -       -         -           2         
countai_cry_0[1]     CCU2B       B1       In      0.000     1.213       -         
countai_cry_0[1]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[2]       Net         -        -       -         -           1         
countai_cry_0[3]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[3]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[4]         Net         -        -       -         -           1         
countai[4]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Requested Period:                        2.189
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.247

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.387

    Number of logic level(s):                2
    Starting point:                          countai[3] / Q
    Ending point:                            countai[6] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[3]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[3]           Net         -        -       -         -           2         
countai_cry_0[3]     CCU2B       B0       In      0.000     1.213       -         
countai_cry_0[3]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[4]       Net         -        -       -         -           1         
countai_cry_0[5]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[5]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[6]         Net         -        -       -         -           1         
countai[6]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Requested Period:                        2.189
    - Setup time:                            -0.057
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.247

    - Propagation time:                      2.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.387

    Number of logic level(s):                2
    Starting point:                          countai[4] / Q
    Ending point:                            countai[6] / D
    The start point is clocked by            count8|clk [rising] on pin CK
    The end   point is clocked by            count8|clk [rising] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
countai[4]           FD1S3DX     Q        Out     1.213     1.213       -         
countai[4]           Net         -        -       -         -           2         
countai_cry_0[3]     CCU2B       B1       In      0.000     1.213       -         
countai_cry_0[3]     CCU2B       COUT     Out     0.752     1.966       -         
countai_cry[4]       Net         -        -       -         -           1         
countai_cry_0[5]     CCU2B       CIN      In      0.000     1.966       -         
countai_cry_0[5]     CCU2B       S1       Out     0.667     2.633       -         
countai_s[6]         Net         -        -       -         -           1         
countai[6]           FD1S3DX     D        In      0.000     2.633       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 01 14:37:01 2010

###########################################################]
