$date
	Sun Apr 03 21:28:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_1bit_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # Ainvert $end
$var reg 1 $ Binvert $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' cin $end
$var reg 1 ( less $end
$var reg 2 ) operation [1:0] $end
$scope module UUT $end
$var wire 1 # Ainvert $end
$var wire 1 $ Binvert $end
$var wire 1 ' cin $end
$var wire 1 ( less $end
$var wire 2 * operation [1:0] $end
$var wire 1 % src1 $end
$var wire 1 & src2 $end
$var reg 1 + a $end
$var reg 1 , b $end
$var reg 1 " cout $end
$var reg 1 ! result $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
b0 *
b0 )
0(
0'
1&
1%
0$
0#
x"
1!
$end
#21000
b1 )
b1 *
#42000
1"
0!
b10 )
b10 *
#63000
