/*
 * SPDX-FileCopyrightText: Copyright (c) 2025-2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#pragma once

#include <cuda_bf16.h>
#include <cuda_fp16.h>
#include <stdint.h>

namespace trt_edgellm
{
namespace kernel
{

// Authoritative tile/template constraints for gemm_forward_cuda_new and gemv_forward_cuda_new.
// The plugin dispatcher (Int4GroupwiseGemmPlugin::enqueue) routes between the two kernels based
// on M and N alignment; keep these names referenced on both sides instead of hard-coding.
constexpr int32_t kGemmCtaN = 128; // gemm_forward_cuda_new requires N % kGemmCtaN == 0
constexpr int32_t kGemvMaxM = 6;   // gemv_forward_cuda_new has template instantiations for M=1..6

/*!
 * @brief INT4 group-wise quantized GEMV (matrix-vector multiplication)
 *
 * Optimized for batch size 1~4 (M=1~4). Performs: out = in @ W_dequantized
 * where W is INT4 quantized with group-wise scaling factors.
 *
 * @param in_feats Input features [M, K] (Primarily optimized for M ~ [1, 4])
 * @param kernel INT4 quantized weight matrix [N/2, K] in int8 (packed int4 format)
 * @param scaling_factors Group-wise scales [K/group_size, N]
 * @param out_feats Output features [M, N]
 * @param m Batch size
 * @param n Output dimension
 * @param k Input dimension
 * @param group_size Quantization group size
 * @param stream CUDA stream
 * @throws std::runtime_error if group or batch size are unsupported
 */
void gemv_forward_cuda_new(half const* in_feats, int8_t const* kernel, half const* scaling_factors, half* out_feats,
    int m, int n, int k, int group_size, cudaStream_t stream);

/*!
 * @brief BF16-output variant of gemv_forward_cuda_new (opt-in mixed-precision path).
 *
 * Identical INT4 weight / FP16 activation compute as gemv_forward_cuda_new, but the
 * per-output-channel accumulation is reduced in FP32 and stored as BF16. This avoids
 * FP16 overflow when an output channel's pre-activation magnitude exceeds the FP16
 * range (max 65504) — e.g. SparkTTS/Qwen down_proj output channel 62 (~2.3e5). The
 * existing FP16 path is left untouched; callers opt into this variant only for
 * overflow-prone linears under config.mixed_precision.
 *
 * @param out_feats Output features [M, N] in BF16
 */
void gemv_forward_cuda_new_bf16(half const* in_feats, int8_t const* kernel, half const* scaling_factors,
    __nv_bfloat16* out_feats, int m, int n, int k, int group_size, cudaStream_t stream);

/*!
 * @brief INT4 group-wise quantized GEMM (matrix-matrix multiplication)
 *
 * Optimized for batch size > 1. Performs: out = in @ W_dequantized
 * where W is INT4 quantized with group-wise scaling factors.
 *
 * @param in_feats Input features [M, K]
 * @param kernel INT4 quantized weight matrix [N/2, K] in int8 (packed int4 format)
 * @param scaling_factors Group-wise scales [K/group_size, N]
 * @param out_feats Output features [M, N]
 * @param m Batch size
 * @param n Output dimension
 * @param k Input dimension
 * @param group_size Quantization group size
 * @param stream CUDA stream
 */
void gemm_forward_cuda_new(half const* in_feats, int8_t const* kernel, half const* scaling_factors, half* out_feats,
    int m, int n, int k, int group_size, cudaStream_t stream) noexcept;

/*!
 * @brief BF16-output variant of gemm_forward_cuda_new (opt-in mixed-precision path).
 *
 * Same INT4 weight / FP16 activation tiled GEMM as gemm_forward_cuda_new, but the
 * tensor-core accumulation is performed in FP32 (mma f32.f16.f16.f32) and the result
 * is stored as BF16. This prevents FP16 overflow / inf in the accumulator and output
 * for overflow-prone linears (down_proj). The existing FP16 path is untouched.
 *
 * @param out_feats Output features [M, N] in BF16
 */
void gemm_forward_cuda_new_bf16(half const* in_feats, int8_t const* kernel, half const* scaling_factors,
    __nv_bfloat16* out_feats, int m, int n, int k, int group_size, cudaStream_t stream) noexcept;
} // namespace kernel
} // namespace trt_edgellm
