###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       320387   # Number of WRITE/WRITEP commands
num_reads_done                 =      1612668   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1337620   # Number of read row buffer hits
num_read_cmds                  =      1612656   # Number of READ/READP commands
num_writes_done                =       320402   # Number of read requests issued
num_write_row_hits             =       237584   # Number of write row buffer hits
num_act_cmds                   =       362410   # Number of ACT commands
num_pre_cmds                   =       362381   # Number of PRE commands
num_ondemand_pres              =       335760   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9587839   # Cyles of rank active rank.0
rank_active_cycles.1           =      9446917   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       412161   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       553083   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1869263   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        26597   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4477   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3435   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3138   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2084   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1267   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1187   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          916   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          948   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19868   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           28   # Write cmd latency (cycles)
write_latency[20-39]           =          178   # Write cmd latency (cycles)
write_latency[40-59]           =          187   # Write cmd latency (cycles)
write_latency[60-79]           =          377   # Write cmd latency (cycles)
write_latency[80-99]           =          497   # Write cmd latency (cycles)
write_latency[100-119]         =          705   # Write cmd latency (cycles)
write_latency[120-139]         =          933   # Write cmd latency (cycles)
write_latency[140-159]         =         1234   # Write cmd latency (cycles)
write_latency[160-179]         =         1557   # Write cmd latency (cycles)
write_latency[180-199]         =         1983   # Write cmd latency (cycles)
write_latency[200-]            =       312708   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       291185   # Read request latency (cycles)
read_latency[40-59]            =       131535   # Read request latency (cycles)
read_latency[60-79]            =       121233   # Read request latency (cycles)
read_latency[80-99]            =        85226   # Read request latency (cycles)
read_latency[100-119]          =        71226   # Read request latency (cycles)
read_latency[120-139]          =        62712   # Read request latency (cycles)
read_latency[140-159]          =        54361   # Read request latency (cycles)
read_latency[160-179]          =        48625   # Read request latency (cycles)
read_latency[180-199]          =        44352   # Read request latency (cycles)
read_latency[200-]             =       702198   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.59937e+09   # Write energy
read_energy                    =  6.50223e+09   # Read energy
act_energy                     =  9.91554e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.97837e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.6548e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98281e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89488e+09   # Active standby energy rank.1
average_read_latency           =      311.774   # Average read request latency (cycles)
average_interarrival           =      5.17281   # Average request interarrival latency (cycles)
total_energy                   =  2.21388e+10   # Total energy (pJ)
average_power                  =      2213.88   # Average power (mW)
average_bandwidth              =      16.4955   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       303850   # Number of WRITE/WRITEP commands
num_reads_done                 =      1592836   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1278554   # Number of read row buffer hits
num_read_cmds                  =      1592832   # Number of READ/READP commands
num_writes_done                =       303866   # Number of read requests issued
num_write_row_hits             =       224181   # Number of write row buffer hits
num_act_cmds                   =       397946   # Number of ACT commands
num_pre_cmds                   =       397920   # Number of PRE commands
num_ondemand_pres              =       371973   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9503880   # Cyles of rank active rank.0
rank_active_cycles.1           =      9509858   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       496120   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       490142   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1830091   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29430   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4455   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3378   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3219   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2041   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1243   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1164   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          915   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          937   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19877   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          188   # Write cmd latency (cycles)
write_latency[40-59]           =          243   # Write cmd latency (cycles)
write_latency[60-79]           =          352   # Write cmd latency (cycles)
write_latency[80-99]           =          445   # Write cmd latency (cycles)
write_latency[100-119]         =          738   # Write cmd latency (cycles)
write_latency[120-139]         =          957   # Write cmd latency (cycles)
write_latency[140-159]         =         1226   # Write cmd latency (cycles)
write_latency[160-179]         =         1650   # Write cmd latency (cycles)
write_latency[180-199]         =         1999   # Write cmd latency (cycles)
write_latency[200-]            =       296023   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       290961   # Read request latency (cycles)
read_latency[40-59]            =       134002   # Read request latency (cycles)
read_latency[60-79]            =       133734   # Read request latency (cycles)
read_latency[80-99]            =        92776   # Read request latency (cycles)
read_latency[100-119]          =        78409   # Read request latency (cycles)
read_latency[120-139]          =        68653   # Read request latency (cycles)
read_latency[140-159]          =        57640   # Read request latency (cycles)
read_latency[160-179]          =        51232   # Read request latency (cycles)
read_latency[180-199]          =        46029   # Read request latency (cycles)
read_latency[200-]             =       639392   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.51682e+09   # Write energy
read_energy                    =   6.4223e+09   # Read energy
act_energy                     =  1.08878e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38138e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.35268e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93042e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93415e+09   # Active standby energy rank.1
average_read_latency           =      276.574   # Average read request latency (cycles)
average_interarrival           =      5.27216   # Average request interarrival latency (cycles)
total_energy                   =  2.20705e+10   # Total energy (pJ)
average_power                  =      2207.05   # Average power (mW)
average_bandwidth              =      16.1852   # Average bandwidth
