LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY DSP_OUT2 IS
	GENERIC (ADDR10:STD_LOGIC_VECTOR(11 DOWNTO 0):=x"00A");
	PORT(CS,RD: IN STD_LOGIC;
	DA_FIFO_DATA:IN STD_LOGIC_VECTOR(9 downto 0);
	ADDR:IN STD_LOGIC_VECTOR(11 downto 0);
	DB:OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END ENTITY;
ARCHITECTURE BHV OF DSP_OUT2 IS
BEGIN
	PROCESS(CS,RD,ADDR,DA_FIFO_DATA)
	BEGIN
		IF CS='0' AND RD='0' THEN
				CASE(ADDR) IS
					WHEN ADDR10 => DB<="000000" & DA_FIFO_DATA;
					WHEN OTHERS => DB<=(OTHERS=>'Z');
				END CASE;
		ELSE DB<=(OTHERS=>'Z');
		END IF;
	END PROCESS;
END BHV;