// Seed: 1127716825
module module_0 ();
  reg id_2 = 1;
  always #1 begin
    id_1 <= id_2;
  end
  tri0 id_3, id_4 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wand id_1,
    input  tri0 id_2
);
  wire id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_1 != 1)
  );
  initial $display(id_0);
  module_0();
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1,
    output tri0  id_2
);
  assign id_2 = 1;
  not (id_1, id_4);
  reg id_4 = 1;
  module_0();
  reg id_5;
  always @(1 or id_4) begin
    id_4 <= id_5;
    if (id_4) if (id_5) id_4 <= 1;
  end
endmodule
