<stg><name>matrixmul</name>


<trans_list>

<trans id="1783" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %a_addr = getelementptr [32 x i16]* %a, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr_1 = getelementptr [32 x i16]* %a, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %b_addr = getelementptr [32 x i16]* %b, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %b_addr_1 = getelementptr [32 x i16]* %b, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="5">
<![CDATA[
:133  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="5">
<![CDATA[
:136  %b_load = load i16* %b_addr, align 2

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="5">
<![CDATA[
:140  %a_load_1 = load i16* %a_addr_1, align 2

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="5">
<![CDATA[
:143  %b_load_1 = load i16* %b_addr_1, align 2

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %a_addr_2 = getelementptr [32 x i16]* %a, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %a_addr_3 = getelementptr [32 x i16]* %a, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %b_addr_2 = getelementptr [32 x i16]* %b, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %b_addr_3 = getelementptr [32 x i16]* %b, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="5">
<![CDATA[
:133  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="16">
<![CDATA[
:134  %trunc_ln60 = trunc i16 %a_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
:135  %sext_ln60 = sext i8 %trunc_ln60 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="5">
<![CDATA[
:136  %b_load = load i16* %b_addr, align 2

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="16">
<![CDATA[
:137  %trunc_ln60_1 = trunc i16 %b_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8">
<![CDATA[
:138  %sext_ln60_1 = sext i8 %trunc_ln60_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:139  %mul_ln60 = mul i16 %sext_ln60_1, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="5">
<![CDATA[
:140  %a_load_1 = load i16* %a_addr_1, align 2

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="16">
<![CDATA[
:141  %trunc_ln60_2 = trunc i16 %a_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8">
<![CDATA[
:142  %sext_ln60_2 = sext i8 %trunc_ln60_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="5">
<![CDATA[
:143  %b_load_1 = load i16* %b_addr_1, align 2

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="16">
<![CDATA[
:144  %trunc_ln60_3 = trunc i16 %b_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
:145  %sext_ln60_3 = sext i8 %trunc_ln60_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %mul_ln60_1 = mul i16 %sext_ln60_3, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="5">
<![CDATA[
:147  %a_load_2 = load i16* %a_addr_2, align 2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="5">
<![CDATA[
:150  %b_load_2 = load i16* %b_addr_2, align 2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="5">
<![CDATA[
:154  %a_load_3 = load i16* %a_addr_3, align 2

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="5">
<![CDATA[
:157  %b_load_3 = load i16* %b_addr_3, align 2

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:161  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="8">
<![CDATA[
:162  %sext_ln60_8 = sext i8 %tmp_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_8"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:163  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="8">
<![CDATA[
:164  %sext_ln60_9 = sext i8 %tmp_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_9"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %mul_ln60_4 = mul i16 %sext_ln60_9, %sext_ln60_8

]]></Node>
<StgValue><ssdm name="mul_ln60_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:166  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
:167  %sext_ln60_10 = sext i8 %tmp_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_10"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:168  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="8">
<![CDATA[
:169  %sext_ln60_11 = sext i8 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_11"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:170  %mul_ln60_5 = mul i16 %sext_ln60_11, %sext_ln60_10

]]></Node>
<StgValue><ssdm name="mul_ln60_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:181  %add_ln60 = add i16 %mul_ln60, %mul_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %add_ln60_3 = add i16 %mul_ln60_5, %mul_ln60_4

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_addr_4 = getelementptr [32 x i16]* %a, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_addr_5 = getelementptr [32 x i16]* %a, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %b_addr_4 = getelementptr [32 x i16]* %b, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %b_addr_5 = getelementptr [32 x i16]* %b, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_addr_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %res_addr = getelementptr [64 x i16]* %res, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="5">
<![CDATA[
:147  %a_load_2 = load i16* %a_addr_2, align 2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="16">
<![CDATA[
:148  %trunc_ln60_4 = trunc i16 %a_load_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="8">
<![CDATA[
:149  %sext_ln60_4 = sext i8 %trunc_ln60_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="5">
<![CDATA[
:150  %b_load_2 = load i16* %b_addr_2, align 2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="16">
<![CDATA[
:151  %trunc_ln60_5 = trunc i16 %b_load_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8">
<![CDATA[
:152  %sext_ln60_5 = sext i8 %trunc_ln60_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %mul_ln60_2 = mul i16 %sext_ln60_5, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="5">
<![CDATA[
:154  %a_load_3 = load i16* %a_addr_3, align 2

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="16">
<![CDATA[
:155  %trunc_ln60_6 = trunc i16 %a_load_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="8">
<![CDATA[
:156  %sext_ln60_6 = sext i8 %trunc_ln60_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="5">
<![CDATA[
:157  %b_load_3 = load i16* %b_addr_3, align 2

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="16">
<![CDATA[
:158  %trunc_ln60_7 = trunc i16 %b_load_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_7"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
:159  %sext_ln60_7 = sext i8 %trunc_ln60_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:160  %mul_ln60_3 = mul i16 %sext_ln60_7, %sext_ln60_6

]]></Node>
<StgValue><ssdm name="mul_ln60_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:171  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
:172  %sext_ln60_12 = sext i8 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_12"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:173  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
:174  %sext_ln60_13 = sext i8 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_13"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %mul_ln60_6 = mul i16 %sext_ln60_13, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_6"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:176  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
:177  %sext_ln60_14 = sext i8 %tmp_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_14"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:178  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
:179  %sext_ln60_15 = sext i8 %tmp_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_15"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %mul_ln60_7 = mul i16 %sext_ln60_15, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_7"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:182  %add_ln60_1 = add i16 %mul_ln60_3, %mul_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:183  %add_ln60_2 = add i16 %add_ln60, %add_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:185  %add_ln60_4 = add i16 %mul_ln60_7, %mul_ln60_6

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %add_ln60_5 = add i16 %add_ln60_3, %add_ln60_4

]]></Node>
<StgValue><ssdm name="add_ln60_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %add_ln60_6 = add i16 %add_ln60_2, %add_ln60_5

]]></Node>
<StgValue><ssdm name="add_ln60_6"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:188  store i16 %add_ln60_6, i16* %res_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="5">
<![CDATA[
:189  %b_load_4 = load i16* %b_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="5">
<![CDATA[
:193  %b_load_5 = load i16* %b_addr_5, align 2

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="5">
<![CDATA[
:441  %a_load_4 = load i16* %a_addr_4, align 2

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="5">
<![CDATA[
:445  %a_load_5 = load i16* %a_addr_5, align 2

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr_6 = getelementptr [32 x i16]* %a, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a_addr_7 = getelementptr [32 x i16]* %a, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %b_addr_6 = getelementptr [32 x i16]* %b, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="b_addr_6"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %b_addr_7 = getelementptr [32 x i16]* %b, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="b_addr_7"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="5">
<![CDATA[
:189  %b_load_4 = load i16* %b_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="16">
<![CDATA[
:190  %trunc_ln60_8 = trunc i16 %b_load_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_8"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="8">
<![CDATA[
:191  %sext_ln60_16 = sext i8 %trunc_ln60_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_16"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %mul_ln60_8 = mul i16 %sext_ln60_16, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_8"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="5">
<![CDATA[
:193  %b_load_5 = load i16* %b_addr_5, align 2

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="16">
<![CDATA[
:194  %trunc_ln60_9 = trunc i16 %b_load_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_9"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="8">
<![CDATA[
:195  %sext_ln60_17 = sext i8 %trunc_ln60_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_17"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %mul_ln60_9 = mul i16 %sext_ln60_17, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_9"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="5">
<![CDATA[
:197  %b_load_6 = load i16* %b_addr_6, align 2

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="5">
<![CDATA[
:201  %b_load_7 = load i16* %b_addr_7, align 2

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:205  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="8">
<![CDATA[
:206  %sext_ln60_20 = sext i8 %tmp_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_20"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:207  %mul_ln60_12 = mul i16 %sext_ln60_20, %sext_ln60_8

]]></Node>
<StgValue><ssdm name="mul_ln60_12"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:208  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="8">
<![CDATA[
:209  %sext_ln60_21 = sext i8 %tmp_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_21"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %mul_ln60_13 = mul i16 %sext_ln60_21, %sext_ln60_10

]]></Node>
<StgValue><ssdm name="mul_ln60_13"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:217  %add_ln60_7 = add i16 %mul_ln60_8, %mul_ln60_9

]]></Node>
<StgValue><ssdm name="add_ln60_7"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:220  %add_ln60_10 = add i16 %mul_ln60_13, %mul_ln60_12

]]></Node>
<StgValue><ssdm name="add_ln60_10"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="5">
<![CDATA[
:441  %a_load_4 = load i16* %a_addr_4, align 2

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="16">
<![CDATA[
:442  %trunc_ln60_36 = trunc i16 %a_load_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_36"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="8">
<![CDATA[
:443  %sext_ln60_72 = sext i8 %trunc_ln60_36 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_72"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:444  %mul_ln60_64 = mul i16 %sext_ln60_1, %sext_ln60_72

]]></Node>
<StgValue><ssdm name="mul_ln60_64"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="5">
<![CDATA[
:445  %a_load_5 = load i16* %a_addr_5, align 2

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="16">
<![CDATA[
:446  %trunc_ln60_37 = trunc i16 %a_load_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_37"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="8">
<![CDATA[
:447  %sext_ln60_73 = sext i8 %trunc_ln60_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_73"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:448  %mul_ln60_65 = mul i16 %sext_ln60_3, %sext_ln60_73

]]></Node>
<StgValue><ssdm name="mul_ln60_65"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="5">
<![CDATA[
:449  %a_load_6 = load i16* %a_addr_6, align 2

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="5">
<![CDATA[
:453  %a_load_7 = load i16* %a_addr_7, align 2

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:457  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="8">
<![CDATA[
:458  %sext_ln60_76 = sext i8 %tmp_36 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_76"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:459  %mul_ln60_68 = mul i16 %sext_ln60_9, %sext_ln60_76

]]></Node>
<StgValue><ssdm name="mul_ln60_68"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:460  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="8">
<![CDATA[
:461  %sext_ln60_77 = sext i8 %tmp_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_77"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:462  %mul_ln60_69 = mul i16 %sext_ln60_11, %sext_ln60_77

]]></Node>
<StgValue><ssdm name="mul_ln60_69"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:469  %add_ln60_56 = add i16 %mul_ln60_64, %mul_ln60_65

]]></Node>
<StgValue><ssdm name="add_ln60_56"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:472  %add_ln60_59 = add i16 %mul_ln60_69, %mul_ln60_68

]]></Node>
<StgValue><ssdm name="add_ln60_59"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:477  %mul_ln60_72 = mul i16 %sext_ln60_16, %sext_ln60_72

]]></Node>
<StgValue><ssdm name="mul_ln60_72"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:478  %mul_ln60_73 = mul i16 %sext_ln60_17, %sext_ln60_73

]]></Node>
<StgValue><ssdm name="mul_ln60_73"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:481  %mul_ln60_76 = mul i16 %sext_ln60_20, %sext_ln60_76

]]></Node>
<StgValue><ssdm name="mul_ln60_76"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:482  %mul_ln60_77 = mul i16 %sext_ln60_21, %sext_ln60_77

]]></Node>
<StgValue><ssdm name="mul_ln60_77"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:485  %add_ln60_63 = add i16 %mul_ln60_72, %mul_ln60_73

]]></Node>
<StgValue><ssdm name="add_ln60_63"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:488  %add_ln60_66 = add i16 %mul_ln60_77, %mul_ln60_76

]]></Node>
<StgValue><ssdm name="add_ln60_66"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_addr_8 = getelementptr [32 x i16]* %a, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_addr_9 = getelementptr [32 x i16]* %a, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %b_addr_8 = getelementptr [32 x i16]* %b, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_addr_8"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %b_addr_9 = getelementptr [32 x i16]* %b, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="b_addr_9"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %res_addr_1 = getelementptr [64 x i16]* %res, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %res_addr_8 = getelementptr [64 x i16]* %res, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="res_addr_8"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="5">
<![CDATA[
:197  %b_load_6 = load i16* %b_addr_6, align 2

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="16">
<![CDATA[
:198  %trunc_ln60_10 = trunc i16 %b_load_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_10"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="8">
<![CDATA[
:199  %sext_ln60_18 = sext i8 %trunc_ln60_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_18"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:200  %mul_ln60_10 = mul i16 %sext_ln60_18, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_10"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="5">
<![CDATA[
:201  %b_load_7 = load i16* %b_addr_7, align 2

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="16">
<![CDATA[
:202  %trunc_ln60_11 = trunc i16 %b_load_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_11"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="8">
<![CDATA[
:203  %sext_ln60_19 = sext i8 %trunc_ln60_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_19"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:204  %mul_ln60_11 = mul i16 %sext_ln60_19, %sext_ln60_6

]]></Node>
<StgValue><ssdm name="mul_ln60_11"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:211  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_6, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="8">
<![CDATA[
:212  %sext_ln60_22 = sext i8 %tmp_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_22"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:213  %mul_ln60_14 = mul i16 %sext_ln60_22, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_14"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:214  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_7, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="8">
<![CDATA[
:215  %sext_ln60_23 = sext i8 %tmp_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_23"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:216  %mul_ln60_15 = mul i16 %sext_ln60_23, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_15"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %add_ln60_8 = add i16 %mul_ln60_11, %mul_ln60_10

]]></Node>
<StgValue><ssdm name="add_ln60_8"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:219  %add_ln60_9 = add i16 %add_ln60_7, %add_ln60_8

]]></Node>
<StgValue><ssdm name="add_ln60_9"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %add_ln60_11 = add i16 %mul_ln60_15, %mul_ln60_14

]]></Node>
<StgValue><ssdm name="add_ln60_11"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %add_ln60_12 = add i16 %add_ln60_10, %add_ln60_11

]]></Node>
<StgValue><ssdm name="add_ln60_12"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:223  %add_ln60_13 = add i16 %add_ln60_9, %add_ln60_12

]]></Node>
<StgValue><ssdm name="add_ln60_13"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:224  store i16 %add_ln60_13, i16* %res_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="5">
<![CDATA[
:225  %b_load_8 = load i16* %b_addr_8, align 2

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="5">
<![CDATA[
:229  %b_load_9 = load i16* %b_addr_9, align 2

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="5">
<![CDATA[
:449  %a_load_6 = load i16* %a_addr_6, align 2

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="16">
<![CDATA[
:450  %trunc_ln60_38 = trunc i16 %a_load_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_38"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="8">
<![CDATA[
:451  %sext_ln60_74 = sext i8 %trunc_ln60_38 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_74"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:452  %mul_ln60_66 = mul i16 %sext_ln60_5, %sext_ln60_74

]]></Node>
<StgValue><ssdm name="mul_ln60_66"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="5">
<![CDATA[
:453  %a_load_7 = load i16* %a_addr_7, align 2

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="16">
<![CDATA[
:454  %trunc_ln60_39 = trunc i16 %a_load_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_39"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="8">
<![CDATA[
:455  %sext_ln60_75 = sext i8 %trunc_ln60_39 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_75"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:456  %mul_ln60_67 = mul i16 %sext_ln60_7, %sext_ln60_75

]]></Node>
<StgValue><ssdm name="mul_ln60_67"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:463  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_6, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="8">
<![CDATA[
:464  %sext_ln60_78 = sext i8 %tmp_38 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_78"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:465  %mul_ln60_70 = mul i16 %sext_ln60_13, %sext_ln60_78

]]></Node>
<StgValue><ssdm name="mul_ln60_70"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:466  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_7, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="8">
<![CDATA[
:467  %sext_ln60_79 = sext i8 %tmp_39 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_79"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:468  %mul_ln60_71 = mul i16 %sext_ln60_15, %sext_ln60_79

]]></Node>
<StgValue><ssdm name="mul_ln60_71"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:470  %add_ln60_57 = add i16 %mul_ln60_67, %mul_ln60_66

]]></Node>
<StgValue><ssdm name="add_ln60_57"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:471  %add_ln60_58 = add i16 %add_ln60_56, %add_ln60_57

]]></Node>
<StgValue><ssdm name="add_ln60_58"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:473  %add_ln60_60 = add i16 %mul_ln60_71, %mul_ln60_70

]]></Node>
<StgValue><ssdm name="add_ln60_60"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:474  %add_ln60_61 = add i16 %add_ln60_59, %add_ln60_60

]]></Node>
<StgValue><ssdm name="add_ln60_61"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:475  %add_ln60_62 = add i16 %add_ln60_58, %add_ln60_61

]]></Node>
<StgValue><ssdm name="add_ln60_62"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:476  store i16 %add_ln60_62, i16* %res_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:479  %mul_ln60_74 = mul i16 %sext_ln60_18, %sext_ln60_74

]]></Node>
<StgValue><ssdm name="mul_ln60_74"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:480  %mul_ln60_75 = mul i16 %sext_ln60_19, %sext_ln60_75

]]></Node>
<StgValue><ssdm name="mul_ln60_75"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:483  %mul_ln60_78 = mul i16 %sext_ln60_22, %sext_ln60_78

]]></Node>
<StgValue><ssdm name="mul_ln60_78"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:484  %mul_ln60_79 = mul i16 %sext_ln60_23, %sext_ln60_79

]]></Node>
<StgValue><ssdm name="mul_ln60_79"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:486  %add_ln60_64 = add i16 %mul_ln60_75, %mul_ln60_74

]]></Node>
<StgValue><ssdm name="add_ln60_64"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:487  %add_ln60_65 = add i16 %add_ln60_63, %add_ln60_64

]]></Node>
<StgValue><ssdm name="add_ln60_65"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:489  %add_ln60_67 = add i16 %mul_ln60_79, %mul_ln60_78

]]></Node>
<StgValue><ssdm name="add_ln60_67"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:490  %add_ln60_68 = add i16 %add_ln60_66, %add_ln60_67

]]></Node>
<StgValue><ssdm name="add_ln60_68"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:491  %add_ln60_69 = add i16 %add_ln60_65, %add_ln60_68

]]></Node>
<StgValue><ssdm name="add_ln60_69"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="5">
<![CDATA[
:589  %a_load_8 = load i16* %a_addr_8, align 2

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="5">
<![CDATA[
:593  %a_load_9 = load i16* %a_addr_9, align 2

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a_addr_10 = getelementptr [32 x i16]* %a, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %a_addr_11 = getelementptr [32 x i16]* %a, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %b_addr_10 = getelementptr [32 x i16]* %b, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="b_addr_10"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %b_addr_11 = getelementptr [32 x i16]* %b, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="b_addr_11"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %res_addr_9 = getelementptr [64 x i16]* %res, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="res_addr_9"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="5">
<![CDATA[
:225  %b_load_8 = load i16* %b_addr_8, align 2

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="16">
<![CDATA[
:226  %trunc_ln60_12 = trunc i16 %b_load_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_12"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="8">
<![CDATA[
:227  %sext_ln60_24 = sext i8 %trunc_ln60_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_24"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:228  %mul_ln60_16 = mul i16 %sext_ln60_24, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_16"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="5">
<![CDATA[
:229  %b_load_9 = load i16* %b_addr_9, align 2

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="16">
<![CDATA[
:230  %trunc_ln60_13 = trunc i16 %b_load_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_13"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="8">
<![CDATA[
:231  %sext_ln60_25 = sext i8 %trunc_ln60_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_25"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:232  %mul_ln60_17 = mul i16 %sext_ln60_25, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_17"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
:233  %b_load_10 = load i16* %b_addr_10, align 2

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="5">
<![CDATA[
:237  %b_load_11 = load i16* %b_addr_11, align 2

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:241  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_8, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="8">
<![CDATA[
:242  %sext_ln60_28 = sext i8 %tmp_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_28"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:243  %mul_ln60_20 = mul i16 %sext_ln60_28, %sext_ln60_8

]]></Node>
<StgValue><ssdm name="mul_ln60_20"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:244  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_9, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="8">
<![CDATA[
:245  %sext_ln60_29 = sext i8 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_29"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:246  %mul_ln60_21 = mul i16 %sext_ln60_29, %sext_ln60_10

]]></Node>
<StgValue><ssdm name="mul_ln60_21"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:253  %add_ln60_14 = add i16 %mul_ln60_16, %mul_ln60_17

]]></Node>
<StgValue><ssdm name="add_ln60_14"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:256  %add_ln60_17 = add i16 %mul_ln60_21, %mul_ln60_20

]]></Node>
<StgValue><ssdm name="add_ln60_17"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:492  store i16 %add_ln60_69, i16* %res_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:493  %mul_ln60_80 = mul i16 %sext_ln60_24, %sext_ln60_72

]]></Node>
<StgValue><ssdm name="mul_ln60_80"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:494  %mul_ln60_81 = mul i16 %sext_ln60_25, %sext_ln60_73

]]></Node>
<StgValue><ssdm name="mul_ln60_81"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:497  %mul_ln60_84 = mul i16 %sext_ln60_28, %sext_ln60_76

]]></Node>
<StgValue><ssdm name="mul_ln60_84"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:498  %mul_ln60_85 = mul i16 %sext_ln60_29, %sext_ln60_77

]]></Node>
<StgValue><ssdm name="mul_ln60_85"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:501  %add_ln60_70 = add i16 %mul_ln60_80, %mul_ln60_81

]]></Node>
<StgValue><ssdm name="add_ln60_70"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:504  %add_ln60_73 = add i16 %mul_ln60_85, %mul_ln60_84

]]></Node>
<StgValue><ssdm name="add_ln60_73"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="5">
<![CDATA[
:589  %a_load_8 = load i16* %a_addr_8, align 2

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="16">
<![CDATA[
:590  %trunc_ln60_40 = trunc i16 %a_load_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_40"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="8">
<![CDATA[
:591  %sext_ln60_80 = sext i8 %trunc_ln60_40 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_80"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:592  %mul_ln60_128 = mul i16 %sext_ln60_1, %sext_ln60_80

]]></Node>
<StgValue><ssdm name="mul_ln60_128"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="5">
<![CDATA[
:593  %a_load_9 = load i16* %a_addr_9, align 2

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="16">
<![CDATA[
:594  %trunc_ln60_41 = trunc i16 %a_load_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_41"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="8">
<![CDATA[
:595  %sext_ln60_81 = sext i8 %trunc_ln60_41 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_81"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:596  %mul_ln60_129 = mul i16 %sext_ln60_3, %sext_ln60_81

]]></Node>
<StgValue><ssdm name="mul_ln60_129"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="5">
<![CDATA[
:597  %a_load_10 = load i16* %a_addr_10, align 2

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="5">
<![CDATA[
:601  %a_load_11 = load i16* %a_addr_11, align 2

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:605  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_8, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="8">
<![CDATA[
:606  %sext_ln60_84 = sext i8 %tmp_40 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_84"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:607  %mul_ln60_132 = mul i16 %sext_ln60_9, %sext_ln60_84

]]></Node>
<StgValue><ssdm name="mul_ln60_132"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:608  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_9, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="8">
<![CDATA[
:609  %sext_ln60_85 = sext i8 %tmp_41 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_85"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:610  %mul_ln60_133 = mul i16 %sext_ln60_11, %sext_ln60_85

]]></Node>
<StgValue><ssdm name="mul_ln60_133"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:617  %add_ln60_112 = add i16 %mul_ln60_128, %mul_ln60_129

]]></Node>
<StgValue><ssdm name="add_ln60_112"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:620  %add_ln60_115 = add i16 %mul_ln60_133, %mul_ln60_132

]]></Node>
<StgValue><ssdm name="add_ln60_115"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:625  %mul_ln60_136 = mul i16 %sext_ln60_16, %sext_ln60_80

]]></Node>
<StgValue><ssdm name="mul_ln60_136"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:626  %mul_ln60_137 = mul i16 %sext_ln60_17, %sext_ln60_81

]]></Node>
<StgValue><ssdm name="mul_ln60_137"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:629  %mul_ln60_140 = mul i16 %sext_ln60_20, %sext_ln60_84

]]></Node>
<StgValue><ssdm name="mul_ln60_140"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:630  %mul_ln60_141 = mul i16 %sext_ln60_21, %sext_ln60_85

]]></Node>
<StgValue><ssdm name="mul_ln60_141"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:633  %add_ln60_119 = add i16 %mul_ln60_136, %mul_ln60_137

]]></Node>
<StgValue><ssdm name="add_ln60_119"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:636  %add_ln60_122 = add i16 %mul_ln60_141, %mul_ln60_140

]]></Node>
<StgValue><ssdm name="add_ln60_122"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %a_addr_12 = getelementptr [32 x i16]* %a, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %a_addr_13 = getelementptr [32 x i16]* %a, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %b_addr_12 = getelementptr [32 x i16]* %b, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_addr_12"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %b_addr_13 = getelementptr [32 x i16]* %b, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="b_addr_13"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %res_addr_2 = getelementptr [64 x i16]* %res, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_addr_2"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %res_addr_10 = getelementptr [64 x i16]* %res, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="res_addr_10"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
:233  %b_load_10 = load i16* %b_addr_10, align 2

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="16">
<![CDATA[
:234  %trunc_ln60_14 = trunc i16 %b_load_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_14"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="8">
<![CDATA[
:235  %sext_ln60_26 = sext i8 %trunc_ln60_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_26"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:236  %mul_ln60_18 = mul i16 %sext_ln60_26, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_18"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="5">
<![CDATA[
:237  %b_load_11 = load i16* %b_addr_11, align 2

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="16">
<![CDATA[
:238  %trunc_ln60_15 = trunc i16 %b_load_11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_15"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="8">
<![CDATA[
:239  %sext_ln60_27 = sext i8 %trunc_ln60_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_27"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:240  %mul_ln60_19 = mul i16 %sext_ln60_27, %sext_ln60_6

]]></Node>
<StgValue><ssdm name="mul_ln60_19"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:247  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_10, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="8">
<![CDATA[
:248  %sext_ln60_30 = sext i8 %tmp_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_30"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:249  %mul_ln60_22 = mul i16 %sext_ln60_30, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_22"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:250  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_11, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="8">
<![CDATA[
:251  %sext_ln60_31 = sext i8 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_31"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:252  %mul_ln60_23 = mul i16 %sext_ln60_31, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_23"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:254  %add_ln60_15 = add i16 %mul_ln60_19, %mul_ln60_18

]]></Node>
<StgValue><ssdm name="add_ln60_15"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:255  %add_ln60_16 = add i16 %add_ln60_14, %add_ln60_15

]]></Node>
<StgValue><ssdm name="add_ln60_16"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:257  %add_ln60_18 = add i16 %mul_ln60_23, %mul_ln60_22

]]></Node>
<StgValue><ssdm name="add_ln60_18"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %add_ln60_19 = add i16 %add_ln60_17, %add_ln60_18

]]></Node>
<StgValue><ssdm name="add_ln60_19"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:259  %add_ln60_20 = add i16 %add_ln60_16, %add_ln60_19

]]></Node>
<StgValue><ssdm name="add_ln60_20"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:260  store i16 %add_ln60_20, i16* %res_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="5">
<![CDATA[
:261  %b_load_12 = load i16* %b_addr_12, align 2

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
:265  %b_load_13 = load i16* %b_addr_13, align 2

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:495  %mul_ln60_82 = mul i16 %sext_ln60_26, %sext_ln60_74

]]></Node>
<StgValue><ssdm name="mul_ln60_82"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:496  %mul_ln60_83 = mul i16 %sext_ln60_27, %sext_ln60_75

]]></Node>
<StgValue><ssdm name="mul_ln60_83"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:499  %mul_ln60_86 = mul i16 %sext_ln60_30, %sext_ln60_78

]]></Node>
<StgValue><ssdm name="mul_ln60_86"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:500  %mul_ln60_87 = mul i16 %sext_ln60_31, %sext_ln60_79

]]></Node>
<StgValue><ssdm name="mul_ln60_87"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:502  %add_ln60_71 = add i16 %mul_ln60_83, %mul_ln60_82

]]></Node>
<StgValue><ssdm name="add_ln60_71"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:503  %add_ln60_72 = add i16 %add_ln60_70, %add_ln60_71

]]></Node>
<StgValue><ssdm name="add_ln60_72"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:505  %add_ln60_74 = add i16 %mul_ln60_87, %mul_ln60_86

]]></Node>
<StgValue><ssdm name="add_ln60_74"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:506  %add_ln60_75 = add i16 %add_ln60_73, %add_ln60_74

]]></Node>
<StgValue><ssdm name="add_ln60_75"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:507  %add_ln60_76 = add i16 %add_ln60_72, %add_ln60_75

]]></Node>
<StgValue><ssdm name="add_ln60_76"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:508  store i16 %add_ln60_76, i16* %res_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="5">
<![CDATA[
:597  %a_load_10 = load i16* %a_addr_10, align 2

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="16">
<![CDATA[
:598  %trunc_ln60_42 = trunc i16 %a_load_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_42"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="8">
<![CDATA[
:599  %sext_ln60_82 = sext i8 %trunc_ln60_42 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_82"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:600  %mul_ln60_130 = mul i16 %sext_ln60_5, %sext_ln60_82

]]></Node>
<StgValue><ssdm name="mul_ln60_130"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="5">
<![CDATA[
:601  %a_load_11 = load i16* %a_addr_11, align 2

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="16">
<![CDATA[
:602  %trunc_ln60_43 = trunc i16 %a_load_11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_43"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="8">
<![CDATA[
:603  %sext_ln60_83 = sext i8 %trunc_ln60_43 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_83"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:604  %mul_ln60_131 = mul i16 %sext_ln60_7, %sext_ln60_83

]]></Node>
<StgValue><ssdm name="mul_ln60_131"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:611  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_10, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="8">
<![CDATA[
:612  %sext_ln60_86 = sext i8 %tmp_42 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_86"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:613  %mul_ln60_134 = mul i16 %sext_ln60_13, %sext_ln60_86

]]></Node>
<StgValue><ssdm name="mul_ln60_134"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:614  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_11, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="8">
<![CDATA[
:615  %sext_ln60_87 = sext i8 %tmp_43 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_87"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:616  %mul_ln60_135 = mul i16 %sext_ln60_15, %sext_ln60_87

]]></Node>
<StgValue><ssdm name="mul_ln60_135"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:618  %add_ln60_113 = add i16 %mul_ln60_131, %mul_ln60_130

]]></Node>
<StgValue><ssdm name="add_ln60_113"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:619  %add_ln60_114 = add i16 %add_ln60_112, %add_ln60_113

]]></Node>
<StgValue><ssdm name="add_ln60_114"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:621  %add_ln60_116 = add i16 %mul_ln60_135, %mul_ln60_134

]]></Node>
<StgValue><ssdm name="add_ln60_116"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:622  %add_ln60_117 = add i16 %add_ln60_115, %add_ln60_116

]]></Node>
<StgValue><ssdm name="add_ln60_117"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:623  %add_ln60_118 = add i16 %add_ln60_114, %add_ln60_117

]]></Node>
<StgValue><ssdm name="add_ln60_118"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:627  %mul_ln60_138 = mul i16 %sext_ln60_18, %sext_ln60_82

]]></Node>
<StgValue><ssdm name="mul_ln60_138"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:628  %mul_ln60_139 = mul i16 %sext_ln60_19, %sext_ln60_83

]]></Node>
<StgValue><ssdm name="mul_ln60_139"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:631  %mul_ln60_142 = mul i16 %sext_ln60_22, %sext_ln60_86

]]></Node>
<StgValue><ssdm name="mul_ln60_142"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:632  %mul_ln60_143 = mul i16 %sext_ln60_23, %sext_ln60_87

]]></Node>
<StgValue><ssdm name="mul_ln60_143"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:634  %add_ln60_120 = add i16 %mul_ln60_139, %mul_ln60_138

]]></Node>
<StgValue><ssdm name="add_ln60_120"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:635  %add_ln60_121 = add i16 %add_ln60_119, %add_ln60_120

]]></Node>
<StgValue><ssdm name="add_ln60_121"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:637  %add_ln60_123 = add i16 %mul_ln60_143, %mul_ln60_142

]]></Node>
<StgValue><ssdm name="add_ln60_123"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:638  %add_ln60_124 = add i16 %add_ln60_122, %add_ln60_123

]]></Node>
<StgValue><ssdm name="add_ln60_124"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:639  %add_ln60_125 = add i16 %add_ln60_121, %add_ln60_124

]]></Node>
<StgValue><ssdm name="add_ln60_125"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="5">
<![CDATA[
:737  %a_load_12 = load i16* %a_addr_12, align 2

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="5">
<![CDATA[
:741  %a_load_13 = load i16* %a_addr_13, align 2

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %a_addr_14 = getelementptr [32 x i16]* %a, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_addr_15 = getelementptr [32 x i16]* %a, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %b_addr_14 = getelementptr [32 x i16]* %b, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="b_addr_14"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %b_addr_15 = getelementptr [32 x i16]* %b, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="b_addr_15"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %res_addr_16 = getelementptr [64 x i16]* %res, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="res_addr_16"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %res_addr_17 = getelementptr [64 x i16]* %res, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="res_addr_17"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="5">
<![CDATA[
:261  %b_load_12 = load i16* %b_addr_12, align 2

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="16">
<![CDATA[
:262  %trunc_ln60_16 = trunc i16 %b_load_12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_16"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="8">
<![CDATA[
:263  %sext_ln60_32 = sext i8 %trunc_ln60_16 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_32"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:264  %mul_ln60_24 = mul i16 %sext_ln60_32, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_24"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
:265  %b_load_13 = load i16* %b_addr_13, align 2

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="16">
<![CDATA[
:266  %trunc_ln60_17 = trunc i16 %b_load_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_17"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="8">
<![CDATA[
:267  %sext_ln60_33 = sext i8 %trunc_ln60_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_33"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:268  %mul_ln60_25 = mul i16 %sext_ln60_33, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_25"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="5">
<![CDATA[
:269  %b_load_14 = load i16* %b_addr_14, align 2

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="5">
<![CDATA[
:273  %b_load_15 = load i16* %b_addr_15, align 2

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:277  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_12, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="8">
<![CDATA[
:278  %sext_ln60_36 = sext i8 %tmp_16 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_36"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:279  %mul_ln60_28 = mul i16 %sext_ln60_36, %sext_ln60_8

]]></Node>
<StgValue><ssdm name="mul_ln60_28"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:280  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_13, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="8">
<![CDATA[
:281  %sext_ln60_37 = sext i8 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_37"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:282  %mul_ln60_29 = mul i16 %sext_ln60_37, %sext_ln60_10

]]></Node>
<StgValue><ssdm name="mul_ln60_29"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:289  %add_ln60_21 = add i16 %mul_ln60_24, %mul_ln60_25

]]></Node>
<StgValue><ssdm name="add_ln60_21"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:292  %add_ln60_24 = add i16 %mul_ln60_29, %mul_ln60_28

]]></Node>
<StgValue><ssdm name="add_ln60_24"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:509  %mul_ln60_88 = mul i16 %sext_ln60_32, %sext_ln60_72

]]></Node>
<StgValue><ssdm name="mul_ln60_88"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:510  %mul_ln60_89 = mul i16 %sext_ln60_33, %sext_ln60_73

]]></Node>
<StgValue><ssdm name="mul_ln60_89"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:513  %mul_ln60_92 = mul i16 %sext_ln60_36, %sext_ln60_76

]]></Node>
<StgValue><ssdm name="mul_ln60_92"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:514  %mul_ln60_93 = mul i16 %sext_ln60_37, %sext_ln60_77

]]></Node>
<StgValue><ssdm name="mul_ln60_93"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:517  %add_ln60_77 = add i16 %mul_ln60_88, %mul_ln60_89

]]></Node>
<StgValue><ssdm name="add_ln60_77"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:520  %add_ln60_80 = add i16 %mul_ln60_93, %mul_ln60_92

]]></Node>
<StgValue><ssdm name="add_ln60_80"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:624  store i16 %add_ln60_118, i16* %res_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:640  store i16 %add_ln60_125, i16* %res_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:641  %mul_ln60_144 = mul i16 %sext_ln60_24, %sext_ln60_80

]]></Node>
<StgValue><ssdm name="mul_ln60_144"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:642  %mul_ln60_145 = mul i16 %sext_ln60_25, %sext_ln60_81

]]></Node>
<StgValue><ssdm name="mul_ln60_145"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:643  %mul_ln60_146 = mul i16 %sext_ln60_26, %sext_ln60_82

]]></Node>
<StgValue><ssdm name="mul_ln60_146"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:644  %mul_ln60_147 = mul i16 %sext_ln60_27, %sext_ln60_83

]]></Node>
<StgValue><ssdm name="mul_ln60_147"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:645  %mul_ln60_148 = mul i16 %sext_ln60_28, %sext_ln60_84

]]></Node>
<StgValue><ssdm name="mul_ln60_148"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:646  %mul_ln60_149 = mul i16 %sext_ln60_29, %sext_ln60_85

]]></Node>
<StgValue><ssdm name="mul_ln60_149"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:647  %mul_ln60_150 = mul i16 %sext_ln60_30, %sext_ln60_86

]]></Node>
<StgValue><ssdm name="mul_ln60_150"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:648  %mul_ln60_151 = mul i16 %sext_ln60_31, %sext_ln60_87

]]></Node>
<StgValue><ssdm name="mul_ln60_151"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:649  %add_ln60_126 = add i16 %mul_ln60_144, %mul_ln60_145

]]></Node>
<StgValue><ssdm name="add_ln60_126"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:650  %add_ln60_127 = add i16 %mul_ln60_147, %mul_ln60_146

]]></Node>
<StgValue><ssdm name="add_ln60_127"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:651  %add_ln60_128 = add i16 %add_ln60_126, %add_ln60_127

]]></Node>
<StgValue><ssdm name="add_ln60_128"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:652  %add_ln60_129 = add i16 %mul_ln60_149, %mul_ln60_148

]]></Node>
<StgValue><ssdm name="add_ln60_129"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:653  %add_ln60_130 = add i16 %mul_ln60_151, %mul_ln60_150

]]></Node>
<StgValue><ssdm name="add_ln60_130"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:654  %add_ln60_131 = add i16 %add_ln60_129, %add_ln60_130

]]></Node>
<StgValue><ssdm name="add_ln60_131"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:655  %add_ln60_132 = add i16 %add_ln60_128, %add_ln60_131

]]></Node>
<StgValue><ssdm name="add_ln60_132"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="5">
<![CDATA[
:737  %a_load_12 = load i16* %a_addr_12, align 2

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="16">
<![CDATA[
:738  %trunc_ln60_44 = trunc i16 %a_load_12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_44"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="5">
<![CDATA[
:741  %a_load_13 = load i16* %a_addr_13, align 2

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="16">
<![CDATA[
:742  %trunc_ln60_45 = trunc i16 %a_load_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_45"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="5">
<![CDATA[
:745  %a_load_14 = load i16* %a_addr_14, align 2

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="5">
<![CDATA[
:749  %a_load_15 = load i16* %a_addr_15, align 2

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:753  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_12, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:756  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_13, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %a_addr_16 = getelementptr [32 x i16]* %a, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_addr_17 = getelementptr [32 x i16]* %a, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %b_addr_16 = getelementptr [32 x i16]* %b, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_addr_16"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %b_addr_17 = getelementptr [32 x i16]* %b, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="b_addr_17"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %res_addr_3 = getelementptr [64 x i16]* %res, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_addr_3"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %res_addr_11 = getelementptr [64 x i16]* %res, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="res_addr_11"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="5">
<![CDATA[
:269  %b_load_14 = load i16* %b_addr_14, align 2

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="16">
<![CDATA[
:270  %trunc_ln60_18 = trunc i16 %b_load_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_18"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="8">
<![CDATA[
:271  %sext_ln60_34 = sext i8 %trunc_ln60_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_34"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:272  %mul_ln60_26 = mul i16 %sext_ln60_34, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_26"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="5">
<![CDATA[
:273  %b_load_15 = load i16* %b_addr_15, align 2

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="16">
<![CDATA[
:274  %trunc_ln60_19 = trunc i16 %b_load_15 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_19"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
:275  %sext_ln60_35 = sext i8 %trunc_ln60_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_35"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:276  %mul_ln60_27 = mul i16 %sext_ln60_35, %sext_ln60_6

]]></Node>
<StgValue><ssdm name="mul_ln60_27"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:283  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_14, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="8">
<![CDATA[
:284  %sext_ln60_38 = sext i8 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_38"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:285  %mul_ln60_30 = mul i16 %sext_ln60_38, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_30"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:286  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_15, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="8">
<![CDATA[
:287  %sext_ln60_39 = sext i8 %tmp_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_39"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:288  %mul_ln60_31 = mul i16 %sext_ln60_39, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_31"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:290  %add_ln60_22 = add i16 %mul_ln60_27, %mul_ln60_26

]]></Node>
<StgValue><ssdm name="add_ln60_22"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:291  %add_ln60_23 = add i16 %add_ln60_21, %add_ln60_22

]]></Node>
<StgValue><ssdm name="add_ln60_23"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:293  %add_ln60_25 = add i16 %mul_ln60_31, %mul_ln60_30

]]></Node>
<StgValue><ssdm name="add_ln60_25"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:294  %add_ln60_26 = add i16 %add_ln60_24, %add_ln60_25

]]></Node>
<StgValue><ssdm name="add_ln60_26"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:295  %add_ln60_27 = add i16 %add_ln60_23, %add_ln60_26

]]></Node>
<StgValue><ssdm name="add_ln60_27"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:296  store i16 %add_ln60_27, i16* %res_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="5">
<![CDATA[
:297  %b_load_16 = load i16* %b_addr_16, align 2

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="5">
<![CDATA[
:301  %b_load_17 = load i16* %b_addr_17, align 2

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:511  %mul_ln60_90 = mul i16 %sext_ln60_34, %sext_ln60_74

]]></Node>
<StgValue><ssdm name="mul_ln60_90"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:512  %mul_ln60_91 = mul i16 %sext_ln60_35, %sext_ln60_75

]]></Node>
<StgValue><ssdm name="mul_ln60_91"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:515  %mul_ln60_94 = mul i16 %sext_ln60_38, %sext_ln60_78

]]></Node>
<StgValue><ssdm name="mul_ln60_94"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:516  %mul_ln60_95 = mul i16 %sext_ln60_39, %sext_ln60_79

]]></Node>
<StgValue><ssdm name="mul_ln60_95"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:518  %add_ln60_78 = add i16 %mul_ln60_91, %mul_ln60_90

]]></Node>
<StgValue><ssdm name="add_ln60_78"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:519  %add_ln60_79 = add i16 %add_ln60_77, %add_ln60_78

]]></Node>
<StgValue><ssdm name="add_ln60_79"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:521  %add_ln60_81 = add i16 %mul_ln60_95, %mul_ln60_94

]]></Node>
<StgValue><ssdm name="add_ln60_81"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:522  %add_ln60_82 = add i16 %add_ln60_80, %add_ln60_81

]]></Node>
<StgValue><ssdm name="add_ln60_82"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:523  %add_ln60_83 = add i16 %add_ln60_79, %add_ln60_82

]]></Node>
<StgValue><ssdm name="add_ln60_83"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:524  store i16 %add_ln60_83, i16* %res_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:657  %mul_ln60_152 = mul i16 %sext_ln60_32, %sext_ln60_80

]]></Node>
<StgValue><ssdm name="mul_ln60_152"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:658  %mul_ln60_153 = mul i16 %sext_ln60_33, %sext_ln60_81

]]></Node>
<StgValue><ssdm name="mul_ln60_153"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:659  %mul_ln60_154 = mul i16 %sext_ln60_34, %sext_ln60_82

]]></Node>
<StgValue><ssdm name="mul_ln60_154"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:660  %mul_ln60_155 = mul i16 %sext_ln60_35, %sext_ln60_83

]]></Node>
<StgValue><ssdm name="mul_ln60_155"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:661  %mul_ln60_156 = mul i16 %sext_ln60_36, %sext_ln60_84

]]></Node>
<StgValue><ssdm name="mul_ln60_156"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:662  %mul_ln60_157 = mul i16 %sext_ln60_37, %sext_ln60_85

]]></Node>
<StgValue><ssdm name="mul_ln60_157"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:663  %mul_ln60_158 = mul i16 %sext_ln60_38, %sext_ln60_86

]]></Node>
<StgValue><ssdm name="mul_ln60_158"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:664  %mul_ln60_159 = mul i16 %sext_ln60_39, %sext_ln60_87

]]></Node>
<StgValue><ssdm name="mul_ln60_159"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:665  %add_ln60_133 = add i16 %mul_ln60_152, %mul_ln60_153

]]></Node>
<StgValue><ssdm name="add_ln60_133"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:666  %add_ln60_134 = add i16 %mul_ln60_155, %mul_ln60_154

]]></Node>
<StgValue><ssdm name="add_ln60_134"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:667  %add_ln60_135 = add i16 %add_ln60_133, %add_ln60_134

]]></Node>
<StgValue><ssdm name="add_ln60_135"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:668  %add_ln60_136 = add i16 %mul_ln60_157, %mul_ln60_156

]]></Node>
<StgValue><ssdm name="add_ln60_136"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:669  %add_ln60_137 = add i16 %mul_ln60_159, %mul_ln60_158

]]></Node>
<StgValue><ssdm name="add_ln60_137"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:670  %add_ln60_138 = add i16 %add_ln60_136, %add_ln60_137

]]></Node>
<StgValue><ssdm name="add_ln60_138"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:671  %add_ln60_139 = add i16 %add_ln60_135, %add_ln60_138

]]></Node>
<StgValue><ssdm name="add_ln60_139"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="5">
<![CDATA[
:745  %a_load_14 = load i16* %a_addr_14, align 2

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="16">
<![CDATA[
:746  %trunc_ln60_46 = trunc i16 %a_load_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_46"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="5">
<![CDATA[
:749  %a_load_15 = load i16* %a_addr_15, align 2

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="16">
<![CDATA[
:750  %trunc_ln60_47 = trunc i16 %a_load_15 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_47"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:759  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_14, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:762  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_15, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="5">
<![CDATA[
:885  %a_load_16 = load i16* %a_addr_16, align 2

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="5">
<![CDATA[
:889  %a_load_17 = load i16* %a_addr_17, align 2

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %a_addr_18 = getelementptr [32 x i16]* %a, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %a_addr_19 = getelementptr [32 x i16]* %a, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %b_addr_18 = getelementptr [32 x i16]* %b, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="b_addr_18"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %b_addr_19 = getelementptr [32 x i16]* %b, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="b_addr_19"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %res_addr_18 = getelementptr [64 x i16]* %res, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="res_addr_18"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %res_addr_19 = getelementptr [64 x i16]* %res, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="res_addr_19"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="5">
<![CDATA[
:297  %b_load_16 = load i16* %b_addr_16, align 2

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="16">
<![CDATA[
:298  %trunc_ln60_20 = trunc i16 %b_load_16 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_20"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="8">
<![CDATA[
:299  %sext_ln60_40 = sext i8 %trunc_ln60_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_40"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:300  %mul_ln60_32 = mul i16 %sext_ln60_40, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_32"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="5">
<![CDATA[
:301  %b_load_17 = load i16* %b_addr_17, align 2

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="16">
<![CDATA[
:302  %trunc_ln60_21 = trunc i16 %b_load_17 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_21"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="8">
<![CDATA[
:303  %sext_ln60_41 = sext i8 %trunc_ln60_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_41"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:304  %mul_ln60_33 = mul i16 %sext_ln60_41, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_33"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="5">
<![CDATA[
:305  %b_load_18 = load i16* %b_addr_18, align 2

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="5">
<![CDATA[
:309  %b_load_19 = load i16* %b_addr_19, align 2

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:313  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_16, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="8">
<![CDATA[
:314  %sext_ln60_44 = sext i8 %tmp_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_44"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:315  %mul_ln60_36 = mul i16 %sext_ln60_44, %sext_ln60_8

]]></Node>
<StgValue><ssdm name="mul_ln60_36"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:316  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_17, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="8">
<![CDATA[
:317  %sext_ln60_45 = sext i8 %tmp_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_45"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:318  %mul_ln60_37 = mul i16 %sext_ln60_45, %sext_ln60_10

]]></Node>
<StgValue><ssdm name="mul_ln60_37"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:325  %add_ln60_28 = add i16 %mul_ln60_32, %mul_ln60_33

]]></Node>
<StgValue><ssdm name="add_ln60_28"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:328  %add_ln60_31 = add i16 %mul_ln60_37, %mul_ln60_36

]]></Node>
<StgValue><ssdm name="add_ln60_31"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:525  %mul_ln60_96 = mul i16 %sext_ln60_40, %sext_ln60_72

]]></Node>
<StgValue><ssdm name="mul_ln60_96"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:526  %mul_ln60_97 = mul i16 %sext_ln60_41, %sext_ln60_73

]]></Node>
<StgValue><ssdm name="mul_ln60_97"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:529  %mul_ln60_100 = mul i16 %sext_ln60_44, %sext_ln60_76

]]></Node>
<StgValue><ssdm name="mul_ln60_100"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:530  %mul_ln60_101 = mul i16 %sext_ln60_45, %sext_ln60_77

]]></Node>
<StgValue><ssdm name="mul_ln60_101"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:533  %add_ln60_84 = add i16 %mul_ln60_96, %mul_ln60_97

]]></Node>
<StgValue><ssdm name="add_ln60_84"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:536  %add_ln60_87 = add i16 %mul_ln60_101, %mul_ln60_100

]]></Node>
<StgValue><ssdm name="add_ln60_87"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:656  store i16 %add_ln60_132, i16* %res_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:672  store i16 %add_ln60_139, i16* %res_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:673  %mul_ln60_160 = mul i16 %sext_ln60_40, %sext_ln60_80

]]></Node>
<StgValue><ssdm name="mul_ln60_160"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:674  %mul_ln60_161 = mul i16 %sext_ln60_41, %sext_ln60_81

]]></Node>
<StgValue><ssdm name="mul_ln60_161"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:677  %mul_ln60_164 = mul i16 %sext_ln60_44, %sext_ln60_84

]]></Node>
<StgValue><ssdm name="mul_ln60_164"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:678  %mul_ln60_165 = mul i16 %sext_ln60_45, %sext_ln60_85

]]></Node>
<StgValue><ssdm name="mul_ln60_165"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:681  %add_ln60_140 = add i16 %mul_ln60_160, %mul_ln60_161

]]></Node>
<StgValue><ssdm name="add_ln60_140"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:684  %add_ln60_143 = add i16 %mul_ln60_165, %mul_ln60_164

]]></Node>
<StgValue><ssdm name="add_ln60_143"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="8">
<![CDATA[
:739  %sext_ln60_88 = sext i8 %trunc_ln60_44 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_88"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:740  %mul_ln60_192 = mul i16 %sext_ln60_1, %sext_ln60_88

]]></Node>
<StgValue><ssdm name="mul_ln60_192"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="8">
<![CDATA[
:743  %sext_ln60_89 = sext i8 %trunc_ln60_45 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_89"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:744  %mul_ln60_193 = mul i16 %sext_ln60_3, %sext_ln60_89

]]></Node>
<StgValue><ssdm name="mul_ln60_193"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="8">
<![CDATA[
:747  %sext_ln60_90 = sext i8 %trunc_ln60_46 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_90"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:748  %mul_ln60_194 = mul i16 %sext_ln60_5, %sext_ln60_90

]]></Node>
<StgValue><ssdm name="mul_ln60_194"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="8">
<![CDATA[
:751  %sext_ln60_91 = sext i8 %trunc_ln60_47 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_91"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:752  %mul_ln60_195 = mul i16 %sext_ln60_7, %sext_ln60_91

]]></Node>
<StgValue><ssdm name="mul_ln60_195"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:765  %add_ln60_168 = add i16 %mul_ln60_192, %mul_ln60_193

]]></Node>
<StgValue><ssdm name="add_ln60_168"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:766  %add_ln60_169 = add i16 %mul_ln60_195, %mul_ln60_194

]]></Node>
<StgValue><ssdm name="add_ln60_169"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:767  %add_ln60_170 = add i16 %add_ln60_168, %add_ln60_169

]]></Node>
<StgValue><ssdm name="add_ln60_170"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="5">
<![CDATA[
:885  %a_load_16 = load i16* %a_addr_16, align 2

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="16">
<![CDATA[
:886  %trunc_ln60_48 = trunc i16 %a_load_16 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_48"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="5">
<![CDATA[
:889  %a_load_17 = load i16* %a_addr_17, align 2

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="16">
<![CDATA[
:890  %trunc_ln60_49 = trunc i16 %a_load_17 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_49"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="5">
<![CDATA[
:893  %a_load_18 = load i16* %a_addr_18, align 2

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="5">
<![CDATA[
:897  %a_load_19 = load i16* %a_addr_19, align 2

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:901  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_16, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:904  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_17, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %a_addr_20 = getelementptr [32 x i16]* %a, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %a_addr_21 = getelementptr [32 x i16]* %a, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %b_addr_20 = getelementptr [32 x i16]* %b, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_addr_20"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %b_addr_21 = getelementptr [32 x i16]* %b, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="b_addr_21"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %res_addr_4 = getelementptr [64 x i16]* %res, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_addr_4"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %res_addr_12 = getelementptr [64 x i16]* %res, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="res_addr_12"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="5">
<![CDATA[
:305  %b_load_18 = load i16* %b_addr_18, align 2

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="16">
<![CDATA[
:306  %trunc_ln60_22 = trunc i16 %b_load_18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_22"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="8">
<![CDATA[
:307  %sext_ln60_42 = sext i8 %trunc_ln60_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_42"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:308  %mul_ln60_34 = mul i16 %sext_ln60_42, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_34"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="5">
<![CDATA[
:309  %b_load_19 = load i16* %b_addr_19, align 2

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="16">
<![CDATA[
:310  %trunc_ln60_23 = trunc i16 %b_load_19 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_23"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="8">
<![CDATA[
:311  %sext_ln60_43 = sext i8 %trunc_ln60_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_43"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:312  %mul_ln60_35 = mul i16 %sext_ln60_43, %sext_ln60_6

]]></Node>
<StgValue><ssdm name="mul_ln60_35"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:319  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_18, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8">
<![CDATA[
:320  %sext_ln60_46 = sext i8 %tmp_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_46"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:321  %mul_ln60_38 = mul i16 %sext_ln60_46, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_38"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:322  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_19, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="8">
<![CDATA[
:323  %sext_ln60_47 = sext i8 %tmp_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_47"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:324  %mul_ln60_39 = mul i16 %sext_ln60_47, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_39"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:326  %add_ln60_29 = add i16 %mul_ln60_35, %mul_ln60_34

]]></Node>
<StgValue><ssdm name="add_ln60_29"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:327  %add_ln60_30 = add i16 %add_ln60_28, %add_ln60_29

]]></Node>
<StgValue><ssdm name="add_ln60_30"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:329  %add_ln60_32 = add i16 %mul_ln60_39, %mul_ln60_38

]]></Node>
<StgValue><ssdm name="add_ln60_32"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:330  %add_ln60_33 = add i16 %add_ln60_31, %add_ln60_32

]]></Node>
<StgValue><ssdm name="add_ln60_33"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:331  %add_ln60_34 = add i16 %add_ln60_30, %add_ln60_33

]]></Node>
<StgValue><ssdm name="add_ln60_34"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:332  store i16 %add_ln60_34, i16* %res_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="5">
<![CDATA[
:333  %b_load_20 = load i16* %b_addr_20, align 2

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="5">
<![CDATA[
:337  %b_load_21 = load i16* %b_addr_21, align 2

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:527  %mul_ln60_98 = mul i16 %sext_ln60_42, %sext_ln60_74

]]></Node>
<StgValue><ssdm name="mul_ln60_98"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:528  %mul_ln60_99 = mul i16 %sext_ln60_43, %sext_ln60_75

]]></Node>
<StgValue><ssdm name="mul_ln60_99"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:531  %mul_ln60_102 = mul i16 %sext_ln60_46, %sext_ln60_78

]]></Node>
<StgValue><ssdm name="mul_ln60_102"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:532  %mul_ln60_103 = mul i16 %sext_ln60_47, %sext_ln60_79

]]></Node>
<StgValue><ssdm name="mul_ln60_103"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:534  %add_ln60_85 = add i16 %mul_ln60_99, %mul_ln60_98

]]></Node>
<StgValue><ssdm name="add_ln60_85"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:535  %add_ln60_86 = add i16 %add_ln60_84, %add_ln60_85

]]></Node>
<StgValue><ssdm name="add_ln60_86"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:537  %add_ln60_88 = add i16 %mul_ln60_103, %mul_ln60_102

]]></Node>
<StgValue><ssdm name="add_ln60_88"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:538  %add_ln60_89 = add i16 %add_ln60_87, %add_ln60_88

]]></Node>
<StgValue><ssdm name="add_ln60_89"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:539  %add_ln60_90 = add i16 %add_ln60_86, %add_ln60_89

]]></Node>
<StgValue><ssdm name="add_ln60_90"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:540  store i16 %add_ln60_90, i16* %res_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:675  %mul_ln60_162 = mul i16 %sext_ln60_42, %sext_ln60_82

]]></Node>
<StgValue><ssdm name="mul_ln60_162"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:676  %mul_ln60_163 = mul i16 %sext_ln60_43, %sext_ln60_83

]]></Node>
<StgValue><ssdm name="mul_ln60_163"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:679  %mul_ln60_166 = mul i16 %sext_ln60_46, %sext_ln60_86

]]></Node>
<StgValue><ssdm name="mul_ln60_166"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:680  %mul_ln60_167 = mul i16 %sext_ln60_47, %sext_ln60_87

]]></Node>
<StgValue><ssdm name="mul_ln60_167"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:682  %add_ln60_141 = add i16 %mul_ln60_163, %mul_ln60_162

]]></Node>
<StgValue><ssdm name="add_ln60_141"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:683  %add_ln60_142 = add i16 %add_ln60_140, %add_ln60_141

]]></Node>
<StgValue><ssdm name="add_ln60_142"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:685  %add_ln60_144 = add i16 %mul_ln60_167, %mul_ln60_166

]]></Node>
<StgValue><ssdm name="add_ln60_144"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:686  %add_ln60_145 = add i16 %add_ln60_143, %add_ln60_144

]]></Node>
<StgValue><ssdm name="add_ln60_145"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:687  %add_ln60_146 = add i16 %add_ln60_142, %add_ln60_145

]]></Node>
<StgValue><ssdm name="add_ln60_146"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="8">
<![CDATA[
:754  %sext_ln60_92 = sext i8 %tmp_44 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_92"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:755  %mul_ln60_196 = mul i16 %sext_ln60_9, %sext_ln60_92

]]></Node>
<StgValue><ssdm name="mul_ln60_196"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="8">
<![CDATA[
:757  %sext_ln60_93 = sext i8 %tmp_45 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_93"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:758  %mul_ln60_197 = mul i16 %sext_ln60_11, %sext_ln60_93

]]></Node>
<StgValue><ssdm name="mul_ln60_197"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="8">
<![CDATA[
:760  %sext_ln60_94 = sext i8 %tmp_46 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_94"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:761  %mul_ln60_198 = mul i16 %sext_ln60_13, %sext_ln60_94

]]></Node>
<StgValue><ssdm name="mul_ln60_198"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="8">
<![CDATA[
:763  %sext_ln60_95 = sext i8 %tmp_47 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_95"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:764  %mul_ln60_199 = mul i16 %sext_ln60_15, %sext_ln60_95

]]></Node>
<StgValue><ssdm name="mul_ln60_199"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:768  %add_ln60_171 = add i16 %mul_ln60_197, %mul_ln60_196

]]></Node>
<StgValue><ssdm name="add_ln60_171"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:769  %add_ln60_172 = add i16 %mul_ln60_199, %mul_ln60_198

]]></Node>
<StgValue><ssdm name="add_ln60_172"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:770  %add_ln60_173 = add i16 %add_ln60_171, %add_ln60_172

]]></Node>
<StgValue><ssdm name="add_ln60_173"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:771  %add_ln60_174 = add i16 %add_ln60_170, %add_ln60_173

]]></Node>
<StgValue><ssdm name="add_ln60_174"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="5">
<![CDATA[
:893  %a_load_18 = load i16* %a_addr_18, align 2

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="16">
<![CDATA[
:894  %trunc_ln60_50 = trunc i16 %a_load_18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_50"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="5">
<![CDATA[
:897  %a_load_19 = load i16* %a_addr_19, align 2

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="16">
<![CDATA[
:898  %trunc_ln60_51 = trunc i16 %a_load_19 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_51"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:907  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_18, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:910  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_19, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="5">
<![CDATA[
:1033  %a_load_20 = load i16* %a_addr_20, align 2

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="5">
<![CDATA[
:1037  %a_load_21 = load i16* %a_addr_21, align 2

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="585" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %a_addr_22 = getelementptr [32 x i16]* %a, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a_addr_23 = getelementptr [32 x i16]* %a, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %b_addr_22 = getelementptr [32 x i16]* %b, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="b_addr_22"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %b_addr_23 = getelementptr [32 x i16]* %b, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="b_addr_23"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %res_addr_20 = getelementptr [64 x i16]* %res, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="res_addr_20"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %res_addr_24 = getelementptr [64 x i16]* %res, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="res_addr_24"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="5">
<![CDATA[
:333  %b_load_20 = load i16* %b_addr_20, align 2

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="16">
<![CDATA[
:334  %trunc_ln60_24 = trunc i16 %b_load_20 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_24"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8">
<![CDATA[
:335  %sext_ln60_48 = sext i8 %trunc_ln60_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_48"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:336  %mul_ln60_40 = mul i16 %sext_ln60_48, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_40"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="5">
<![CDATA[
:337  %b_load_21 = load i16* %b_addr_21, align 2

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="16">
<![CDATA[
:338  %trunc_ln60_25 = trunc i16 %b_load_21 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_25"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="8">
<![CDATA[
:339  %sext_ln60_49 = sext i8 %trunc_ln60_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_49"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:340  %mul_ln60_41 = mul i16 %sext_ln60_49, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_41"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="5">
<![CDATA[
:341  %b_load_22 = load i16* %b_addr_22, align 2

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="5">
<![CDATA[
:345  %b_load_23 = load i16* %b_addr_23, align 2

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:349  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_20, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8">
<![CDATA[
:350  %sext_ln60_52 = sext i8 %tmp_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_52"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:351  %mul_ln60_44 = mul i16 %sext_ln60_52, %sext_ln60_8

]]></Node>
<StgValue><ssdm name="mul_ln60_44"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:352  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_21, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="8">
<![CDATA[
:353  %sext_ln60_53 = sext i8 %tmp_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_53"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:354  %mul_ln60_45 = mul i16 %sext_ln60_53, %sext_ln60_10

]]></Node>
<StgValue><ssdm name="mul_ln60_45"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:361  %add_ln60_35 = add i16 %mul_ln60_40, %mul_ln60_41

]]></Node>
<StgValue><ssdm name="add_ln60_35"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:364  %add_ln60_38 = add i16 %mul_ln60_45, %mul_ln60_44

]]></Node>
<StgValue><ssdm name="add_ln60_38"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:541  %mul_ln60_104 = mul i16 %sext_ln60_48, %sext_ln60_72

]]></Node>
<StgValue><ssdm name="mul_ln60_104"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:542  %mul_ln60_105 = mul i16 %sext_ln60_49, %sext_ln60_73

]]></Node>
<StgValue><ssdm name="mul_ln60_105"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:545  %mul_ln60_108 = mul i16 %sext_ln60_52, %sext_ln60_76

]]></Node>
<StgValue><ssdm name="mul_ln60_108"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:546  %mul_ln60_109 = mul i16 %sext_ln60_53, %sext_ln60_77

]]></Node>
<StgValue><ssdm name="mul_ln60_109"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:549  %add_ln60_91 = add i16 %mul_ln60_104, %mul_ln60_105

]]></Node>
<StgValue><ssdm name="add_ln60_91"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:552  %add_ln60_94 = add i16 %mul_ln60_109, %mul_ln60_108

]]></Node>
<StgValue><ssdm name="add_ln60_94"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:688  store i16 %add_ln60_146, i16* %res_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:689  %mul_ln60_168 = mul i16 %sext_ln60_48, %sext_ln60_80

]]></Node>
<StgValue><ssdm name="mul_ln60_168"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:690  %mul_ln60_169 = mul i16 %sext_ln60_49, %sext_ln60_81

]]></Node>
<StgValue><ssdm name="mul_ln60_169"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:693  %mul_ln60_172 = mul i16 %sext_ln60_52, %sext_ln60_84

]]></Node>
<StgValue><ssdm name="mul_ln60_172"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:694  %mul_ln60_173 = mul i16 %sext_ln60_53, %sext_ln60_85

]]></Node>
<StgValue><ssdm name="mul_ln60_173"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:697  %add_ln60_147 = add i16 %mul_ln60_168, %mul_ln60_169

]]></Node>
<StgValue><ssdm name="add_ln60_147"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:700  %add_ln60_150 = add i16 %mul_ln60_173, %mul_ln60_172

]]></Node>
<StgValue><ssdm name="add_ln60_150"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:772  store i16 %add_ln60_174, i16* %res_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:773  %mul_ln60_200 = mul i16 %sext_ln60_16, %sext_ln60_88

]]></Node>
<StgValue><ssdm name="mul_ln60_200"/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:774  %mul_ln60_201 = mul i16 %sext_ln60_17, %sext_ln60_89

]]></Node>
<StgValue><ssdm name="mul_ln60_201"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:775  %mul_ln60_202 = mul i16 %sext_ln60_18, %sext_ln60_90

]]></Node>
<StgValue><ssdm name="mul_ln60_202"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:776  %mul_ln60_203 = mul i16 %sext_ln60_19, %sext_ln60_91

]]></Node>
<StgValue><ssdm name="mul_ln60_203"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:781  %add_ln60_175 = add i16 %mul_ln60_200, %mul_ln60_201

]]></Node>
<StgValue><ssdm name="add_ln60_175"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:782  %add_ln60_176 = add i16 %mul_ln60_203, %mul_ln60_202

]]></Node>
<StgValue><ssdm name="add_ln60_176"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:783  %add_ln60_177 = add i16 %add_ln60_175, %add_ln60_176

]]></Node>
<StgValue><ssdm name="add_ln60_177"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="5">
<![CDATA[
:1033  %a_load_20 = load i16* %a_addr_20, align 2

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="16">
<![CDATA[
:1034  %trunc_ln60_52 = trunc i16 %a_load_20 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_52"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="5">
<![CDATA[
:1037  %a_load_21 = load i16* %a_addr_21, align 2

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="16">
<![CDATA[
:1038  %trunc_ln60_53 = trunc i16 %a_load_21 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_53"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="5">
<![CDATA[
:1041  %a_load_22 = load i16* %a_addr_22, align 2

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="5">
<![CDATA[
:1045  %a_load_23 = load i16* %a_addr_23, align 2

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1049  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_20, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1052  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_21, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="638" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %a_addr_24 = getelementptr [32 x i16]* %a, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %a_addr_25 = getelementptr [32 x i16]* %a, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %b_addr_24 = getelementptr [32 x i16]* %b, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_addr_24"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %b_addr_25 = getelementptr [32 x i16]* %b, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="b_addr_25"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %res_addr_5 = getelementptr [64 x i16]* %res, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_addr_5"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %res_addr_13 = getelementptr [64 x i16]* %res, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="res_addr_13"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="5">
<![CDATA[
:341  %b_load_22 = load i16* %b_addr_22, align 2

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="16">
<![CDATA[
:342  %trunc_ln60_26 = trunc i16 %b_load_22 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_26"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="8">
<![CDATA[
:343  %sext_ln60_50 = sext i8 %trunc_ln60_26 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_50"/></StgValue>
</operation>

<operation id="647" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:344  %mul_ln60_42 = mul i16 %sext_ln60_50, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_42"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="5">
<![CDATA[
:345  %b_load_23 = load i16* %b_addr_23, align 2

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>

<operation id="649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="16">
<![CDATA[
:346  %trunc_ln60_27 = trunc i16 %b_load_23 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_27"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="8">
<![CDATA[
:347  %sext_ln60_51 = sext i8 %trunc_ln60_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_51"/></StgValue>
</operation>

<operation id="651" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:348  %mul_ln60_43 = mul i16 %sext_ln60_51, %sext_ln60_6

]]></Node>
<StgValue><ssdm name="mul_ln60_43"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:355  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_22, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="8">
<![CDATA[
:356  %sext_ln60_54 = sext i8 %tmp_26 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_54"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:357  %mul_ln60_46 = mul i16 %sext_ln60_54, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_46"/></StgValue>
</operation>

<operation id="655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:358  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_23, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="656" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="8">
<![CDATA[
:359  %sext_ln60_55 = sext i8 %tmp_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_55"/></StgValue>
</operation>

<operation id="657" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:360  %mul_ln60_47 = mul i16 %sext_ln60_55, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_47"/></StgValue>
</operation>

<operation id="658" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:362  %add_ln60_36 = add i16 %mul_ln60_43, %mul_ln60_42

]]></Node>
<StgValue><ssdm name="add_ln60_36"/></StgValue>
</operation>

<operation id="659" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:363  %add_ln60_37 = add i16 %add_ln60_35, %add_ln60_36

]]></Node>
<StgValue><ssdm name="add_ln60_37"/></StgValue>
</operation>

<operation id="660" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:365  %add_ln60_39 = add i16 %mul_ln60_47, %mul_ln60_46

]]></Node>
<StgValue><ssdm name="add_ln60_39"/></StgValue>
</operation>

<operation id="661" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:366  %add_ln60_40 = add i16 %add_ln60_38, %add_ln60_39

]]></Node>
<StgValue><ssdm name="add_ln60_40"/></StgValue>
</operation>

<operation id="662" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:367  %add_ln60_41 = add i16 %add_ln60_37, %add_ln60_40

]]></Node>
<StgValue><ssdm name="add_ln60_41"/></StgValue>
</operation>

<operation id="663" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:368  store i16 %add_ln60_41, i16* %res_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="664" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="5">
<![CDATA[
:369  %b_load_24 = load i16* %b_addr_24, align 2

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="5">
<![CDATA[
:373  %b_load_25 = load i16* %b_addr_25, align 2

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>

<operation id="666" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:543  %mul_ln60_106 = mul i16 %sext_ln60_50, %sext_ln60_74

]]></Node>
<StgValue><ssdm name="mul_ln60_106"/></StgValue>
</operation>

<operation id="667" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:544  %mul_ln60_107 = mul i16 %sext_ln60_51, %sext_ln60_75

]]></Node>
<StgValue><ssdm name="mul_ln60_107"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:547  %mul_ln60_110 = mul i16 %sext_ln60_54, %sext_ln60_78

]]></Node>
<StgValue><ssdm name="mul_ln60_110"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:548  %mul_ln60_111 = mul i16 %sext_ln60_55, %sext_ln60_79

]]></Node>
<StgValue><ssdm name="mul_ln60_111"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:550  %add_ln60_92 = add i16 %mul_ln60_107, %mul_ln60_106

]]></Node>
<StgValue><ssdm name="add_ln60_92"/></StgValue>
</operation>

<operation id="671" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:551  %add_ln60_93 = add i16 %add_ln60_91, %add_ln60_92

]]></Node>
<StgValue><ssdm name="add_ln60_93"/></StgValue>
</operation>

<operation id="672" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:553  %add_ln60_95 = add i16 %mul_ln60_111, %mul_ln60_110

]]></Node>
<StgValue><ssdm name="add_ln60_95"/></StgValue>
</operation>

<operation id="673" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:554  %add_ln60_96 = add i16 %add_ln60_94, %add_ln60_95

]]></Node>
<StgValue><ssdm name="add_ln60_96"/></StgValue>
</operation>

<operation id="674" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:555  %add_ln60_97 = add i16 %add_ln60_93, %add_ln60_96

]]></Node>
<StgValue><ssdm name="add_ln60_97"/></StgValue>
</operation>

<operation id="675" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:556  store i16 %add_ln60_97, i16* %res_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="676" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:691  %mul_ln60_170 = mul i16 %sext_ln60_50, %sext_ln60_82

]]></Node>
<StgValue><ssdm name="mul_ln60_170"/></StgValue>
</operation>

<operation id="677" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:692  %mul_ln60_171 = mul i16 %sext_ln60_51, %sext_ln60_83

]]></Node>
<StgValue><ssdm name="mul_ln60_171"/></StgValue>
</operation>

<operation id="678" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:695  %mul_ln60_174 = mul i16 %sext_ln60_54, %sext_ln60_86

]]></Node>
<StgValue><ssdm name="mul_ln60_174"/></StgValue>
</operation>

<operation id="679" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:696  %mul_ln60_175 = mul i16 %sext_ln60_55, %sext_ln60_87

]]></Node>
<StgValue><ssdm name="mul_ln60_175"/></StgValue>
</operation>

<operation id="680" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:698  %add_ln60_148 = add i16 %mul_ln60_171, %mul_ln60_170

]]></Node>
<StgValue><ssdm name="add_ln60_148"/></StgValue>
</operation>

<operation id="681" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:699  %add_ln60_149 = add i16 %add_ln60_147, %add_ln60_148

]]></Node>
<StgValue><ssdm name="add_ln60_149"/></StgValue>
</operation>

<operation id="682" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:701  %add_ln60_151 = add i16 %mul_ln60_175, %mul_ln60_174

]]></Node>
<StgValue><ssdm name="add_ln60_151"/></StgValue>
</operation>

<operation id="683" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:702  %add_ln60_152 = add i16 %add_ln60_150, %add_ln60_151

]]></Node>
<StgValue><ssdm name="add_ln60_152"/></StgValue>
</operation>

<operation id="684" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:703  %add_ln60_153 = add i16 %add_ln60_149, %add_ln60_152

]]></Node>
<StgValue><ssdm name="add_ln60_153"/></StgValue>
</operation>

<operation id="685" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:777  %mul_ln60_204 = mul i16 %sext_ln60_20, %sext_ln60_92

]]></Node>
<StgValue><ssdm name="mul_ln60_204"/></StgValue>
</operation>

<operation id="686" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:778  %mul_ln60_205 = mul i16 %sext_ln60_21, %sext_ln60_93

]]></Node>
<StgValue><ssdm name="mul_ln60_205"/></StgValue>
</operation>

<operation id="687" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:779  %mul_ln60_206 = mul i16 %sext_ln60_22, %sext_ln60_94

]]></Node>
<StgValue><ssdm name="mul_ln60_206"/></StgValue>
</operation>

<operation id="688" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:780  %mul_ln60_207 = mul i16 %sext_ln60_23, %sext_ln60_95

]]></Node>
<StgValue><ssdm name="mul_ln60_207"/></StgValue>
</operation>

<operation id="689" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:784  %add_ln60_178 = add i16 %mul_ln60_205, %mul_ln60_204

]]></Node>
<StgValue><ssdm name="add_ln60_178"/></StgValue>
</operation>

<operation id="690" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:785  %add_ln60_179 = add i16 %mul_ln60_207, %mul_ln60_206

]]></Node>
<StgValue><ssdm name="add_ln60_179"/></StgValue>
</operation>

<operation id="691" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:786  %add_ln60_180 = add i16 %add_ln60_178, %add_ln60_179

]]></Node>
<StgValue><ssdm name="add_ln60_180"/></StgValue>
</operation>

<operation id="692" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:787  %add_ln60_181 = add i16 %add_ln60_177, %add_ln60_180

]]></Node>
<StgValue><ssdm name="add_ln60_181"/></StgValue>
</operation>

<operation id="693" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="5">
<![CDATA[
:1041  %a_load_22 = load i16* %a_addr_22, align 2

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="16">
<![CDATA[
:1042  %trunc_ln60_54 = trunc i16 %a_load_22 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_54"/></StgValue>
</operation>

<operation id="695" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="5">
<![CDATA[
:1045  %a_load_23 = load i16* %a_addr_23, align 2

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="696" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="16">
<![CDATA[
:1046  %trunc_ln60_55 = trunc i16 %a_load_23 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_55"/></StgValue>
</operation>

<operation id="697" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1055  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_22, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1058  %tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_23, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="699" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="5">
<![CDATA[
:1181  %a_load_24 = load i16* %a_addr_24, align 2

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="700" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="5">
<![CDATA[
:1185  %a_load_25 = load i16* %a_addr_25, align 2

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="701" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %a_addr_26 = getelementptr [32 x i16]* %a, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %a_addr_27 = getelementptr [32 x i16]* %a, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %b_addr_26 = getelementptr [32 x i16]* %b, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="b_addr_26"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %b_addr_27 = getelementptr [32 x i16]* %b, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="b_addr_27"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %res_addr_21 = getelementptr [64 x i16]* %res, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="res_addr_21"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %res_addr_25 = getelementptr [64 x i16]* %res, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="res_addr_25"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="5">
<![CDATA[
:369  %b_load_24 = load i16* %b_addr_24, align 2

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="16">
<![CDATA[
:370  %trunc_ln60_28 = trunc i16 %b_load_24 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_28"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="8">
<![CDATA[
:371  %sext_ln60_56 = sext i8 %trunc_ln60_28 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_56"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:372  %mul_ln60_48 = mul i16 %sext_ln60_56, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_48"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="5">
<![CDATA[
:373  %b_load_25 = load i16* %b_addr_25, align 2

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="16">
<![CDATA[
:374  %trunc_ln60_29 = trunc i16 %b_load_25 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_29"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="8">
<![CDATA[
:375  %sext_ln60_57 = sext i8 %trunc_ln60_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_57"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:376  %mul_ln60_49 = mul i16 %sext_ln60_57, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_49"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="5">
<![CDATA[
:377  %b_load_26 = load i16* %b_addr_26, align 2

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="5">
<![CDATA[
:381  %b_load_27 = load i16* %b_addr_27, align 2

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:385  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_24, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="8">
<![CDATA[
:386  %sext_ln60_60 = sext i8 %tmp_28 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_60"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:387  %mul_ln60_52 = mul i16 %sext_ln60_60, %sext_ln60_8

]]></Node>
<StgValue><ssdm name="mul_ln60_52"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:388  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_25, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="8">
<![CDATA[
:389  %sext_ln60_61 = sext i8 %tmp_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_61"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:390  %mul_ln60_53 = mul i16 %sext_ln60_61, %sext_ln60_10

]]></Node>
<StgValue><ssdm name="mul_ln60_53"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:397  %add_ln60_42 = add i16 %mul_ln60_48, %mul_ln60_49

]]></Node>
<StgValue><ssdm name="add_ln60_42"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:400  %add_ln60_45 = add i16 %mul_ln60_53, %mul_ln60_52

]]></Node>
<StgValue><ssdm name="add_ln60_45"/></StgValue>
</operation>

<operation id="725" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:557  %mul_ln60_112 = mul i16 %sext_ln60_56, %sext_ln60_72

]]></Node>
<StgValue><ssdm name="mul_ln60_112"/></StgValue>
</operation>

<operation id="726" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:558  %mul_ln60_113 = mul i16 %sext_ln60_57, %sext_ln60_73

]]></Node>
<StgValue><ssdm name="mul_ln60_113"/></StgValue>
</operation>

<operation id="727" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:561  %mul_ln60_116 = mul i16 %sext_ln60_60, %sext_ln60_76

]]></Node>
<StgValue><ssdm name="mul_ln60_116"/></StgValue>
</operation>

<operation id="728" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:562  %mul_ln60_117 = mul i16 %sext_ln60_61, %sext_ln60_77

]]></Node>
<StgValue><ssdm name="mul_ln60_117"/></StgValue>
</operation>

<operation id="729" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:565  %add_ln60_98 = add i16 %mul_ln60_112, %mul_ln60_113

]]></Node>
<StgValue><ssdm name="add_ln60_98"/></StgValue>
</operation>

<operation id="730" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:568  %add_ln60_101 = add i16 %mul_ln60_117, %mul_ln60_116

]]></Node>
<StgValue><ssdm name="add_ln60_101"/></StgValue>
</operation>

<operation id="731" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:704  store i16 %add_ln60_153, i16* %res_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="732" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:705  %mul_ln60_176 = mul i16 %sext_ln60_56, %sext_ln60_80

]]></Node>
<StgValue><ssdm name="mul_ln60_176"/></StgValue>
</operation>

<operation id="733" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:706  %mul_ln60_177 = mul i16 %sext_ln60_57, %sext_ln60_81

]]></Node>
<StgValue><ssdm name="mul_ln60_177"/></StgValue>
</operation>

<operation id="734" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:709  %mul_ln60_180 = mul i16 %sext_ln60_60, %sext_ln60_84

]]></Node>
<StgValue><ssdm name="mul_ln60_180"/></StgValue>
</operation>

<operation id="735" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:710  %mul_ln60_181 = mul i16 %sext_ln60_61, %sext_ln60_85

]]></Node>
<StgValue><ssdm name="mul_ln60_181"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:713  %add_ln60_154 = add i16 %mul_ln60_176, %mul_ln60_177

]]></Node>
<StgValue><ssdm name="add_ln60_154"/></StgValue>
</operation>

<operation id="737" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:716  %add_ln60_157 = add i16 %mul_ln60_181, %mul_ln60_180

]]></Node>
<StgValue><ssdm name="add_ln60_157"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:788  store i16 %add_ln60_181, i16* %res_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:789  %mul_ln60_208 = mul i16 %sext_ln60_24, %sext_ln60_88

]]></Node>
<StgValue><ssdm name="mul_ln60_208"/></StgValue>
</operation>

<operation id="740" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:790  %mul_ln60_209 = mul i16 %sext_ln60_25, %sext_ln60_89

]]></Node>
<StgValue><ssdm name="mul_ln60_209"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:791  %mul_ln60_210 = mul i16 %sext_ln60_26, %sext_ln60_90

]]></Node>
<StgValue><ssdm name="mul_ln60_210"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:792  %mul_ln60_211 = mul i16 %sext_ln60_27, %sext_ln60_91

]]></Node>
<StgValue><ssdm name="mul_ln60_211"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:797  %add_ln60_182 = add i16 %mul_ln60_208, %mul_ln60_209

]]></Node>
<StgValue><ssdm name="add_ln60_182"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:798  %add_ln60_183 = add i16 %mul_ln60_211, %mul_ln60_210

]]></Node>
<StgValue><ssdm name="add_ln60_183"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:799  %add_ln60_184 = add i16 %add_ln60_182, %add_ln60_183

]]></Node>
<StgValue><ssdm name="add_ln60_184"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="5">
<![CDATA[
:1181  %a_load_24 = load i16* %a_addr_24, align 2

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="16">
<![CDATA[
:1182  %trunc_ln60_56 = trunc i16 %a_load_24 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_56"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="5">
<![CDATA[
:1185  %a_load_25 = load i16* %a_addr_25, align 2

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="16">
<![CDATA[
:1186  %trunc_ln60_57 = trunc i16 %a_load_25 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_57"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="5">
<![CDATA[
:1189  %a_load_26 = load i16* %a_addr_26, align 2

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="5">
<![CDATA[
:1193  %a_load_27 = load i16* %a_addr_27, align 2

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1197  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_24, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1200  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_25, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="754" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %a_addr_28 = getelementptr [32 x i16]* %a, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="755" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %a_addr_29 = getelementptr [32 x i16]* %a, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="756" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %b_addr_28 = getelementptr [32 x i16]* %b, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_addr_28"/></StgValue>
</operation>

<operation id="757" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %b_addr_29 = getelementptr [32 x i16]* %b, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="b_addr_29"/></StgValue>
</operation>

<operation id="758" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %res_addr_6 = getelementptr [64 x i16]* %res, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_addr_6"/></StgValue>
</operation>

<operation id="759" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %res_addr_14 = getelementptr [64 x i16]* %res, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="res_addr_14"/></StgValue>
</operation>

<operation id="760" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="5">
<![CDATA[
:377  %b_load_26 = load i16* %b_addr_26, align 2

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="761" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="16">
<![CDATA[
:378  %trunc_ln60_30 = trunc i16 %b_load_26 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_30"/></StgValue>
</operation>

<operation id="762" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="8">
<![CDATA[
:379  %sext_ln60_58 = sext i8 %trunc_ln60_30 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_58"/></StgValue>
</operation>

<operation id="763" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:380  %mul_ln60_50 = mul i16 %sext_ln60_58, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_50"/></StgValue>
</operation>

<operation id="764" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="5">
<![CDATA[
:381  %b_load_27 = load i16* %b_addr_27, align 2

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>

<operation id="765" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="16">
<![CDATA[
:382  %trunc_ln60_31 = trunc i16 %b_load_27 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_31"/></StgValue>
</operation>

<operation id="766" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="8">
<![CDATA[
:383  %sext_ln60_59 = sext i8 %trunc_ln60_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_59"/></StgValue>
</operation>

<operation id="767" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:384  %mul_ln60_51 = mul i16 %sext_ln60_59, %sext_ln60_6

]]></Node>
<StgValue><ssdm name="mul_ln60_51"/></StgValue>
</operation>

<operation id="768" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:391  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_26, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="769" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="8">
<![CDATA[
:392  %sext_ln60_62 = sext i8 %tmp_30 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_62"/></StgValue>
</operation>

<operation id="770" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:393  %mul_ln60_54 = mul i16 %sext_ln60_62, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_54"/></StgValue>
</operation>

<operation id="771" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:394  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_27, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="772" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="8">
<![CDATA[
:395  %sext_ln60_63 = sext i8 %tmp_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_63"/></StgValue>
</operation>

<operation id="773" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:396  %mul_ln60_55 = mul i16 %sext_ln60_63, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_55"/></StgValue>
</operation>

<operation id="774" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:398  %add_ln60_43 = add i16 %mul_ln60_51, %mul_ln60_50

]]></Node>
<StgValue><ssdm name="add_ln60_43"/></StgValue>
</operation>

<operation id="775" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:399  %add_ln60_44 = add i16 %add_ln60_42, %add_ln60_43

]]></Node>
<StgValue><ssdm name="add_ln60_44"/></StgValue>
</operation>

<operation id="776" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:401  %add_ln60_46 = add i16 %mul_ln60_55, %mul_ln60_54

]]></Node>
<StgValue><ssdm name="add_ln60_46"/></StgValue>
</operation>

<operation id="777" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:402  %add_ln60_47 = add i16 %add_ln60_45, %add_ln60_46

]]></Node>
<StgValue><ssdm name="add_ln60_47"/></StgValue>
</operation>

<operation id="778" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:403  %add_ln60_48 = add i16 %add_ln60_44, %add_ln60_47

]]></Node>
<StgValue><ssdm name="add_ln60_48"/></StgValue>
</operation>

<operation id="779" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:404  store i16 %add_ln60_48, i16* %res_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="780" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="5">
<![CDATA[
:405  %b_load_28 = load i16* %b_addr_28, align 2

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="781" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="5">
<![CDATA[
:409  %b_load_29 = load i16* %b_addr_29, align 2

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>

<operation id="782" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:559  %mul_ln60_114 = mul i16 %sext_ln60_58, %sext_ln60_74

]]></Node>
<StgValue><ssdm name="mul_ln60_114"/></StgValue>
</operation>

<operation id="783" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:560  %mul_ln60_115 = mul i16 %sext_ln60_59, %sext_ln60_75

]]></Node>
<StgValue><ssdm name="mul_ln60_115"/></StgValue>
</operation>

<operation id="784" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:563  %mul_ln60_118 = mul i16 %sext_ln60_62, %sext_ln60_78

]]></Node>
<StgValue><ssdm name="mul_ln60_118"/></StgValue>
</operation>

<operation id="785" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:564  %mul_ln60_119 = mul i16 %sext_ln60_63, %sext_ln60_79

]]></Node>
<StgValue><ssdm name="mul_ln60_119"/></StgValue>
</operation>

<operation id="786" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:566  %add_ln60_99 = add i16 %mul_ln60_115, %mul_ln60_114

]]></Node>
<StgValue><ssdm name="add_ln60_99"/></StgValue>
</operation>

<operation id="787" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:567  %add_ln60_100 = add i16 %add_ln60_98, %add_ln60_99

]]></Node>
<StgValue><ssdm name="add_ln60_100"/></StgValue>
</operation>

<operation id="788" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:569  %add_ln60_102 = add i16 %mul_ln60_119, %mul_ln60_118

]]></Node>
<StgValue><ssdm name="add_ln60_102"/></StgValue>
</operation>

<operation id="789" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:570  %add_ln60_103 = add i16 %add_ln60_101, %add_ln60_102

]]></Node>
<StgValue><ssdm name="add_ln60_103"/></StgValue>
</operation>

<operation id="790" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:571  %add_ln60_104 = add i16 %add_ln60_100, %add_ln60_103

]]></Node>
<StgValue><ssdm name="add_ln60_104"/></StgValue>
</operation>

<operation id="791" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:572  store i16 %add_ln60_104, i16* %res_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="792" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:707  %mul_ln60_178 = mul i16 %sext_ln60_58, %sext_ln60_82

]]></Node>
<StgValue><ssdm name="mul_ln60_178"/></StgValue>
</operation>

<operation id="793" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:708  %mul_ln60_179 = mul i16 %sext_ln60_59, %sext_ln60_83

]]></Node>
<StgValue><ssdm name="mul_ln60_179"/></StgValue>
</operation>

<operation id="794" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:711  %mul_ln60_182 = mul i16 %sext_ln60_62, %sext_ln60_86

]]></Node>
<StgValue><ssdm name="mul_ln60_182"/></StgValue>
</operation>

<operation id="795" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:712  %mul_ln60_183 = mul i16 %sext_ln60_63, %sext_ln60_87

]]></Node>
<StgValue><ssdm name="mul_ln60_183"/></StgValue>
</operation>

<operation id="796" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:714  %add_ln60_155 = add i16 %mul_ln60_179, %mul_ln60_178

]]></Node>
<StgValue><ssdm name="add_ln60_155"/></StgValue>
</operation>

<operation id="797" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:715  %add_ln60_156 = add i16 %add_ln60_154, %add_ln60_155

]]></Node>
<StgValue><ssdm name="add_ln60_156"/></StgValue>
</operation>

<operation id="798" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:717  %add_ln60_158 = add i16 %mul_ln60_183, %mul_ln60_182

]]></Node>
<StgValue><ssdm name="add_ln60_158"/></StgValue>
</operation>

<operation id="799" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:718  %add_ln60_159 = add i16 %add_ln60_157, %add_ln60_158

]]></Node>
<StgValue><ssdm name="add_ln60_159"/></StgValue>
</operation>

<operation id="800" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:719  %add_ln60_160 = add i16 %add_ln60_156, %add_ln60_159

]]></Node>
<StgValue><ssdm name="add_ln60_160"/></StgValue>
</operation>

<operation id="801" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:793  %mul_ln60_212 = mul i16 %sext_ln60_28, %sext_ln60_92

]]></Node>
<StgValue><ssdm name="mul_ln60_212"/></StgValue>
</operation>

<operation id="802" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:794  %mul_ln60_213 = mul i16 %sext_ln60_29, %sext_ln60_93

]]></Node>
<StgValue><ssdm name="mul_ln60_213"/></StgValue>
</operation>

<operation id="803" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:795  %mul_ln60_214 = mul i16 %sext_ln60_30, %sext_ln60_94

]]></Node>
<StgValue><ssdm name="mul_ln60_214"/></StgValue>
</operation>

<operation id="804" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:796  %mul_ln60_215 = mul i16 %sext_ln60_31, %sext_ln60_95

]]></Node>
<StgValue><ssdm name="mul_ln60_215"/></StgValue>
</operation>

<operation id="805" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:800  %add_ln60_185 = add i16 %mul_ln60_213, %mul_ln60_212

]]></Node>
<StgValue><ssdm name="add_ln60_185"/></StgValue>
</operation>

<operation id="806" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:801  %add_ln60_186 = add i16 %mul_ln60_215, %mul_ln60_214

]]></Node>
<StgValue><ssdm name="add_ln60_186"/></StgValue>
</operation>

<operation id="807" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:802  %add_ln60_187 = add i16 %add_ln60_185, %add_ln60_186

]]></Node>
<StgValue><ssdm name="add_ln60_187"/></StgValue>
</operation>

<operation id="808" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:803  %add_ln60_188 = add i16 %add_ln60_184, %add_ln60_187

]]></Node>
<StgValue><ssdm name="add_ln60_188"/></StgValue>
</operation>

<operation id="809" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="5">
<![CDATA[
:1189  %a_load_26 = load i16* %a_addr_26, align 2

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="810" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="16">
<![CDATA[
:1190  %trunc_ln60_58 = trunc i16 %a_load_26 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_58"/></StgValue>
</operation>

<operation id="811" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="5">
<![CDATA[
:1193  %a_load_27 = load i16* %a_addr_27, align 2

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="812" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="16">
<![CDATA[
:1194  %trunc_ln60_59 = trunc i16 %a_load_27 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_59"/></StgValue>
</operation>

<operation id="813" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1203  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_26, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="814" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1206  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_27, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="815" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="5">
<![CDATA[
:1469  %a_load_28 = load i16* %a_addr_28, align 2

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="816" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="5">
<![CDATA[
:1473  %a_load_29 = load i16* %a_addr_29, align 2

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="817" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %a_addr_30 = getelementptr [32 x i16]* %a, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="818" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %a_addr_31 = getelementptr [32 x i16]* %a, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="819" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %b_addr_30 = getelementptr [32 x i16]* %b, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="b_addr_30"/></StgValue>
</operation>

<operation id="820" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %b_addr_31 = getelementptr [32 x i16]* %b, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="b_addr_31"/></StgValue>
</operation>

<operation id="821" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %res_addr_22 = getelementptr [64 x i16]* %res, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="res_addr_22"/></StgValue>
</operation>

<operation id="822" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %res_addr_26 = getelementptr [64 x i16]* %res, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="res_addr_26"/></StgValue>
</operation>

<operation id="823" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="5">
<![CDATA[
:405  %b_load_28 = load i16* %b_addr_28, align 2

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="824" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="16">
<![CDATA[
:406  %trunc_ln60_32 = trunc i16 %b_load_28 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_32"/></StgValue>
</operation>

<operation id="825" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="8">
<![CDATA[
:407  %sext_ln60_64 = sext i8 %trunc_ln60_32 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_64"/></StgValue>
</operation>

<operation id="826" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:408  %mul_ln60_56 = mul i16 %sext_ln60_64, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_56"/></StgValue>
</operation>

<operation id="827" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="5">
<![CDATA[
:409  %b_load_29 = load i16* %b_addr_29, align 2

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>

<operation id="828" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="16">
<![CDATA[
:410  %trunc_ln60_33 = trunc i16 %b_load_29 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_33"/></StgValue>
</operation>

<operation id="829" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="8">
<![CDATA[
:411  %sext_ln60_65 = sext i8 %trunc_ln60_33 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_65"/></StgValue>
</operation>

<operation id="830" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:412  %mul_ln60_57 = mul i16 %sext_ln60_65, %sext_ln60_2

]]></Node>
<StgValue><ssdm name="mul_ln60_57"/></StgValue>
</operation>

<operation id="831" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="5">
<![CDATA[
:413  %b_load_30 = load i16* %b_addr_30, align 2

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="832" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="5">
<![CDATA[
:417  %b_load_31 = load i16* %b_addr_31, align 2

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>

<operation id="833" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:421  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_28, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="834" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="8">
<![CDATA[
:422  %sext_ln60_68 = sext i8 %tmp_32 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_68"/></StgValue>
</operation>

<operation id="835" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:423  %mul_ln60_60 = mul i16 %sext_ln60_68, %sext_ln60_8

]]></Node>
<StgValue><ssdm name="mul_ln60_60"/></StgValue>
</operation>

<operation id="836" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:424  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_29, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="837" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="8">
<![CDATA[
:425  %sext_ln60_69 = sext i8 %tmp_33 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_69"/></StgValue>
</operation>

<operation id="838" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:426  %mul_ln60_61 = mul i16 %sext_ln60_69, %sext_ln60_10

]]></Node>
<StgValue><ssdm name="mul_ln60_61"/></StgValue>
</operation>

<operation id="839" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:433  %add_ln60_49 = add i16 %mul_ln60_56, %mul_ln60_57

]]></Node>
<StgValue><ssdm name="add_ln60_49"/></StgValue>
</operation>

<operation id="840" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:436  %add_ln60_52 = add i16 %mul_ln60_61, %mul_ln60_60

]]></Node>
<StgValue><ssdm name="add_ln60_52"/></StgValue>
</operation>

<operation id="841" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:573  %mul_ln60_120 = mul i16 %sext_ln60_64, %sext_ln60_72

]]></Node>
<StgValue><ssdm name="mul_ln60_120"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:574  %mul_ln60_121 = mul i16 %sext_ln60_65, %sext_ln60_73

]]></Node>
<StgValue><ssdm name="mul_ln60_121"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:577  %mul_ln60_124 = mul i16 %sext_ln60_68, %sext_ln60_76

]]></Node>
<StgValue><ssdm name="mul_ln60_124"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:578  %mul_ln60_125 = mul i16 %sext_ln60_69, %sext_ln60_77

]]></Node>
<StgValue><ssdm name="mul_ln60_125"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:581  %add_ln60_105 = add i16 %mul_ln60_120, %mul_ln60_121

]]></Node>
<StgValue><ssdm name="add_ln60_105"/></StgValue>
</operation>

<operation id="846" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:584  %add_ln60_108 = add i16 %mul_ln60_125, %mul_ln60_124

]]></Node>
<StgValue><ssdm name="add_ln60_108"/></StgValue>
</operation>

<operation id="847" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:720  store i16 %add_ln60_160, i16* %res_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="848" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:721  %mul_ln60_184 = mul i16 %sext_ln60_64, %sext_ln60_80

]]></Node>
<StgValue><ssdm name="mul_ln60_184"/></StgValue>
</operation>

<operation id="849" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:722  %mul_ln60_185 = mul i16 %sext_ln60_65, %sext_ln60_81

]]></Node>
<StgValue><ssdm name="mul_ln60_185"/></StgValue>
</operation>

<operation id="850" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:725  %mul_ln60_188 = mul i16 %sext_ln60_68, %sext_ln60_84

]]></Node>
<StgValue><ssdm name="mul_ln60_188"/></StgValue>
</operation>

<operation id="851" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:726  %mul_ln60_189 = mul i16 %sext_ln60_69, %sext_ln60_85

]]></Node>
<StgValue><ssdm name="mul_ln60_189"/></StgValue>
</operation>

<operation id="852" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:729  %add_ln60_161 = add i16 %mul_ln60_184, %mul_ln60_185

]]></Node>
<StgValue><ssdm name="add_ln60_161"/></StgValue>
</operation>

<operation id="853" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:732  %add_ln60_164 = add i16 %mul_ln60_189, %mul_ln60_188

]]></Node>
<StgValue><ssdm name="add_ln60_164"/></StgValue>
</operation>

<operation id="854" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:804  store i16 %add_ln60_188, i16* %res_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="855" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:805  %mul_ln60_216 = mul i16 %sext_ln60_32, %sext_ln60_88

]]></Node>
<StgValue><ssdm name="mul_ln60_216"/></StgValue>
</operation>

<operation id="856" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:806  %mul_ln60_217 = mul i16 %sext_ln60_33, %sext_ln60_89

]]></Node>
<StgValue><ssdm name="mul_ln60_217"/></StgValue>
</operation>

<operation id="857" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:807  %mul_ln60_218 = mul i16 %sext_ln60_34, %sext_ln60_90

]]></Node>
<StgValue><ssdm name="mul_ln60_218"/></StgValue>
</operation>

<operation id="858" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:808  %mul_ln60_219 = mul i16 %sext_ln60_35, %sext_ln60_91

]]></Node>
<StgValue><ssdm name="mul_ln60_219"/></StgValue>
</operation>

<operation id="859" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:813  %add_ln60_189 = add i16 %mul_ln60_216, %mul_ln60_217

]]></Node>
<StgValue><ssdm name="add_ln60_189"/></StgValue>
</operation>

<operation id="860" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:814  %add_ln60_190 = add i16 %mul_ln60_219, %mul_ln60_218

]]></Node>
<StgValue><ssdm name="add_ln60_190"/></StgValue>
</operation>

<operation id="861" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:815  %add_ln60_191 = add i16 %add_ln60_189, %add_ln60_190

]]></Node>
<StgValue><ssdm name="add_ln60_191"/></StgValue>
</operation>

<operation id="862" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="5">
<![CDATA[
:1469  %a_load_28 = load i16* %a_addr_28, align 2

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="863" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="16">
<![CDATA[
:1470  %trunc_ln60_88 = trunc i16 %a_load_28 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_88"/></StgValue>
</operation>

<operation id="864" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="5">
<![CDATA[
:1473  %a_load_29 = load i16* %a_addr_29, align 2

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="865" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="16">
<![CDATA[
:1474  %trunc_ln60_89 = trunc i16 %a_load_29 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_89"/></StgValue>
</operation>

<operation id="866" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="5">
<![CDATA[
:1477  %a_load_30 = load i16* %a_addr_30, align 2

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="867" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="5">
<![CDATA[
:1481  %a_load_31 = load i16* %a_addr_31, align 2

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="868" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1485  %tmp_88 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_28, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="869" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1488  %tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_29, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="870" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %res_addr_7 = getelementptr [64 x i16]* %res, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_addr_7"/></StgValue>
</operation>

<operation id="871" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %res_addr_15 = getelementptr [64 x i16]* %res, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="res_addr_15"/></StgValue>
</operation>

<operation id="872" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="5">
<![CDATA[
:413  %b_load_30 = load i16* %b_addr_30, align 2

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="873" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="16">
<![CDATA[
:414  %trunc_ln60_34 = trunc i16 %b_load_30 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_34"/></StgValue>
</operation>

<operation id="874" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="8">
<![CDATA[
:415  %sext_ln60_66 = sext i8 %trunc_ln60_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_66"/></StgValue>
</operation>

<operation id="875" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:416  %mul_ln60_58 = mul i16 %sext_ln60_66, %sext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_58"/></StgValue>
</operation>

<operation id="876" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="5">
<![CDATA[
:417  %b_load_31 = load i16* %b_addr_31, align 2

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>

<operation id="877" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="16">
<![CDATA[
:418  %trunc_ln60_35 = trunc i16 %b_load_31 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_35"/></StgValue>
</operation>

<operation id="878" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="8">
<![CDATA[
:419  %sext_ln60_67 = sext i8 %trunc_ln60_35 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_67"/></StgValue>
</operation>

<operation id="879" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:420  %mul_ln60_59 = mul i16 %sext_ln60_67, %sext_ln60_6

]]></Node>
<StgValue><ssdm name="mul_ln60_59"/></StgValue>
</operation>

<operation id="880" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:427  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_30, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="881" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="8">
<![CDATA[
:428  %sext_ln60_70 = sext i8 %tmp_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_70"/></StgValue>
</operation>

<operation id="882" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:429  %mul_ln60_62 = mul i16 %sext_ln60_70, %sext_ln60_12

]]></Node>
<StgValue><ssdm name="mul_ln60_62"/></StgValue>
</operation>

<operation id="883" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:430  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_31, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="884" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="8">
<![CDATA[
:431  %sext_ln60_71 = sext i8 %tmp_35 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_71"/></StgValue>
</operation>

<operation id="885" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:432  %mul_ln60_63 = mul i16 %sext_ln60_71, %sext_ln60_14

]]></Node>
<StgValue><ssdm name="mul_ln60_63"/></StgValue>
</operation>

<operation id="886" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:434  %add_ln60_50 = add i16 %mul_ln60_59, %mul_ln60_58

]]></Node>
<StgValue><ssdm name="add_ln60_50"/></StgValue>
</operation>

<operation id="887" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:435  %add_ln60_51 = add i16 %add_ln60_49, %add_ln60_50

]]></Node>
<StgValue><ssdm name="add_ln60_51"/></StgValue>
</operation>

<operation id="888" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:437  %add_ln60_53 = add i16 %mul_ln60_63, %mul_ln60_62

]]></Node>
<StgValue><ssdm name="add_ln60_53"/></StgValue>
</operation>

<operation id="889" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:438  %add_ln60_54 = add i16 %add_ln60_52, %add_ln60_53

]]></Node>
<StgValue><ssdm name="add_ln60_54"/></StgValue>
</operation>

<operation id="890" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:439  %add_ln60_55 = add i16 %add_ln60_51, %add_ln60_54

]]></Node>
<StgValue><ssdm name="add_ln60_55"/></StgValue>
</operation>

<operation id="891" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:440  store i16 %add_ln60_55, i16* %res_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="892" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:575  %mul_ln60_122 = mul i16 %sext_ln60_66, %sext_ln60_74

]]></Node>
<StgValue><ssdm name="mul_ln60_122"/></StgValue>
</operation>

<operation id="893" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:576  %mul_ln60_123 = mul i16 %sext_ln60_67, %sext_ln60_75

]]></Node>
<StgValue><ssdm name="mul_ln60_123"/></StgValue>
</operation>

<operation id="894" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:579  %mul_ln60_126 = mul i16 %sext_ln60_70, %sext_ln60_78

]]></Node>
<StgValue><ssdm name="mul_ln60_126"/></StgValue>
</operation>

<operation id="895" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:580  %mul_ln60_127 = mul i16 %sext_ln60_71, %sext_ln60_79

]]></Node>
<StgValue><ssdm name="mul_ln60_127"/></StgValue>
</operation>

<operation id="896" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:582  %add_ln60_106 = add i16 %mul_ln60_123, %mul_ln60_122

]]></Node>
<StgValue><ssdm name="add_ln60_106"/></StgValue>
</operation>

<operation id="897" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:583  %add_ln60_107 = add i16 %add_ln60_105, %add_ln60_106

]]></Node>
<StgValue><ssdm name="add_ln60_107"/></StgValue>
</operation>

<operation id="898" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:585  %add_ln60_109 = add i16 %mul_ln60_127, %mul_ln60_126

]]></Node>
<StgValue><ssdm name="add_ln60_109"/></StgValue>
</operation>

<operation id="899" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:586  %add_ln60_110 = add i16 %add_ln60_108, %add_ln60_109

]]></Node>
<StgValue><ssdm name="add_ln60_110"/></StgValue>
</operation>

<operation id="900" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:587  %add_ln60_111 = add i16 %add_ln60_107, %add_ln60_110

]]></Node>
<StgValue><ssdm name="add_ln60_111"/></StgValue>
</operation>

<operation id="901" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:588  store i16 %add_ln60_111, i16* %res_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="902" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:723  %mul_ln60_186 = mul i16 %sext_ln60_66, %sext_ln60_82

]]></Node>
<StgValue><ssdm name="mul_ln60_186"/></StgValue>
</operation>

<operation id="903" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:724  %mul_ln60_187 = mul i16 %sext_ln60_67, %sext_ln60_83

]]></Node>
<StgValue><ssdm name="mul_ln60_187"/></StgValue>
</operation>

<operation id="904" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:727  %mul_ln60_190 = mul i16 %sext_ln60_70, %sext_ln60_86

]]></Node>
<StgValue><ssdm name="mul_ln60_190"/></StgValue>
</operation>

<operation id="905" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:728  %mul_ln60_191 = mul i16 %sext_ln60_71, %sext_ln60_87

]]></Node>
<StgValue><ssdm name="mul_ln60_191"/></StgValue>
</operation>

<operation id="906" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:730  %add_ln60_162 = add i16 %mul_ln60_187, %mul_ln60_186

]]></Node>
<StgValue><ssdm name="add_ln60_162"/></StgValue>
</operation>

<operation id="907" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:731  %add_ln60_163 = add i16 %add_ln60_161, %add_ln60_162

]]></Node>
<StgValue><ssdm name="add_ln60_163"/></StgValue>
</operation>

<operation id="908" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:733  %add_ln60_165 = add i16 %mul_ln60_191, %mul_ln60_190

]]></Node>
<StgValue><ssdm name="add_ln60_165"/></StgValue>
</operation>

<operation id="909" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:734  %add_ln60_166 = add i16 %add_ln60_164, %add_ln60_165

]]></Node>
<StgValue><ssdm name="add_ln60_166"/></StgValue>
</operation>

<operation id="910" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:735  %add_ln60_167 = add i16 %add_ln60_163, %add_ln60_166

]]></Node>
<StgValue><ssdm name="add_ln60_167"/></StgValue>
</operation>

<operation id="911" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:809  %mul_ln60_220 = mul i16 %sext_ln60_36, %sext_ln60_92

]]></Node>
<StgValue><ssdm name="mul_ln60_220"/></StgValue>
</operation>

<operation id="912" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:810  %mul_ln60_221 = mul i16 %sext_ln60_37, %sext_ln60_93

]]></Node>
<StgValue><ssdm name="mul_ln60_221"/></StgValue>
</operation>

<operation id="913" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:811  %mul_ln60_222 = mul i16 %sext_ln60_38, %sext_ln60_94

]]></Node>
<StgValue><ssdm name="mul_ln60_222"/></StgValue>
</operation>

<operation id="914" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:812  %mul_ln60_223 = mul i16 %sext_ln60_39, %sext_ln60_95

]]></Node>
<StgValue><ssdm name="mul_ln60_223"/></StgValue>
</operation>

<operation id="915" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:816  %add_ln60_192 = add i16 %mul_ln60_221, %mul_ln60_220

]]></Node>
<StgValue><ssdm name="add_ln60_192"/></StgValue>
</operation>

<operation id="916" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:817  %add_ln60_193 = add i16 %mul_ln60_223, %mul_ln60_222

]]></Node>
<StgValue><ssdm name="add_ln60_193"/></StgValue>
</operation>

<operation id="917" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:818  %add_ln60_194 = add i16 %add_ln60_192, %add_ln60_193

]]></Node>
<StgValue><ssdm name="add_ln60_194"/></StgValue>
</operation>

<operation id="918" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:819  %add_ln60_195 = add i16 %add_ln60_191, %add_ln60_194

]]></Node>
<StgValue><ssdm name="add_ln60_195"/></StgValue>
</operation>

<operation id="919" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="5">
<![CDATA[
:1217  %b_load_32 = load i16* %b_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_load_32"/></StgValue>
</operation>

<operation id="920" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="5">
<![CDATA[
:1221  %b_load_33 = load i16* %b_addr_5, align 2

]]></Node>
<StgValue><ssdm name="b_load_33"/></StgValue>
</operation>

<operation id="921" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="5">
<![CDATA[
:1477  %a_load_30 = load i16* %a_addr_30, align 2

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="922" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="8" op_0_bw="16">
<![CDATA[
:1478  %trunc_ln60_90 = trunc i16 %a_load_30 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_90"/></StgValue>
</operation>

<operation id="923" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="5">
<![CDATA[
:1481  %a_load_31 = load i16* %a_addr_31, align 2

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="924" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="16">
<![CDATA[
:1482  %trunc_ln60_91 = trunc i16 %a_load_31 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_91"/></StgValue>
</operation>

<operation id="925" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1491  %tmp_90 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_30, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="926" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1494  %tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_31, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="927" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %res_addr_23 = getelementptr [64 x i16]* %res, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="res_addr_23"/></StgValue>
</operation>

<operation id="928" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %res_addr_27 = getelementptr [64 x i16]* %res, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="res_addr_27"/></StgValue>
</operation>

<operation id="929" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:736  store i16 %add_ln60_167, i16* %res_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="930" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:820  store i16 %add_ln60_195, i16* %res_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="931" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:821  %mul_ln60_224 = mul i16 %sext_ln60_40, %sext_ln60_88

]]></Node>
<StgValue><ssdm name="mul_ln60_224"/></StgValue>
</operation>

<operation id="932" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:822  %mul_ln60_225 = mul i16 %sext_ln60_41, %sext_ln60_89

]]></Node>
<StgValue><ssdm name="mul_ln60_225"/></StgValue>
</operation>

<operation id="933" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:823  %mul_ln60_226 = mul i16 %sext_ln60_42, %sext_ln60_90

]]></Node>
<StgValue><ssdm name="mul_ln60_226"/></StgValue>
</operation>

<operation id="934" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:824  %mul_ln60_227 = mul i16 %sext_ln60_43, %sext_ln60_91

]]></Node>
<StgValue><ssdm name="mul_ln60_227"/></StgValue>
</operation>

<operation id="935" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:825  %mul_ln60_228 = mul i16 %sext_ln60_44, %sext_ln60_92

]]></Node>
<StgValue><ssdm name="mul_ln60_228"/></StgValue>
</operation>

<operation id="936" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:826  %mul_ln60_229 = mul i16 %sext_ln60_45, %sext_ln60_93

]]></Node>
<StgValue><ssdm name="mul_ln60_229"/></StgValue>
</operation>

<operation id="937" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:827  %mul_ln60_230 = mul i16 %sext_ln60_46, %sext_ln60_94

]]></Node>
<StgValue><ssdm name="mul_ln60_230"/></StgValue>
</operation>

<operation id="938" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:828  %mul_ln60_231 = mul i16 %sext_ln60_47, %sext_ln60_95

]]></Node>
<StgValue><ssdm name="mul_ln60_231"/></StgValue>
</operation>

<operation id="939" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:829  %add_ln60_196 = add i16 %mul_ln60_224, %mul_ln60_225

]]></Node>
<StgValue><ssdm name="add_ln60_196"/></StgValue>
</operation>

<operation id="940" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:830  %add_ln60_197 = add i16 %mul_ln60_227, %mul_ln60_226

]]></Node>
<StgValue><ssdm name="add_ln60_197"/></StgValue>
</operation>

<operation id="941" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:831  %add_ln60_198 = add i16 %add_ln60_196, %add_ln60_197

]]></Node>
<StgValue><ssdm name="add_ln60_198"/></StgValue>
</operation>

<operation id="942" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:832  %add_ln60_199 = add i16 %mul_ln60_229, %mul_ln60_228

]]></Node>
<StgValue><ssdm name="add_ln60_199"/></StgValue>
</operation>

<operation id="943" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:833  %add_ln60_200 = add i16 %mul_ln60_231, %mul_ln60_230

]]></Node>
<StgValue><ssdm name="add_ln60_200"/></StgValue>
</operation>

<operation id="944" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:834  %add_ln60_201 = add i16 %add_ln60_199, %add_ln60_200

]]></Node>
<StgValue><ssdm name="add_ln60_201"/></StgValue>
</operation>

<operation id="945" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:835  %add_ln60_202 = add i16 %add_ln60_198, %add_ln60_201

]]></Node>
<StgValue><ssdm name="add_ln60_202"/></StgValue>
</operation>

<operation id="946" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:837  %mul_ln60_232 = mul i16 %sext_ln60_48, %sext_ln60_88

]]></Node>
<StgValue><ssdm name="mul_ln60_232"/></StgValue>
</operation>

<operation id="947" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:838  %mul_ln60_233 = mul i16 %sext_ln60_49, %sext_ln60_89

]]></Node>
<StgValue><ssdm name="mul_ln60_233"/></StgValue>
</operation>

<operation id="948" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:839  %mul_ln60_234 = mul i16 %sext_ln60_50, %sext_ln60_90

]]></Node>
<StgValue><ssdm name="mul_ln60_234"/></StgValue>
</operation>

<operation id="949" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:840  %mul_ln60_235 = mul i16 %sext_ln60_51, %sext_ln60_91

]]></Node>
<StgValue><ssdm name="mul_ln60_235"/></StgValue>
</operation>

<operation id="950" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:841  %mul_ln60_236 = mul i16 %sext_ln60_52, %sext_ln60_92

]]></Node>
<StgValue><ssdm name="mul_ln60_236"/></StgValue>
</operation>

<operation id="951" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:842  %mul_ln60_237 = mul i16 %sext_ln60_53, %sext_ln60_93

]]></Node>
<StgValue><ssdm name="mul_ln60_237"/></StgValue>
</operation>

<operation id="952" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:843  %mul_ln60_238 = mul i16 %sext_ln60_54, %sext_ln60_94

]]></Node>
<StgValue><ssdm name="mul_ln60_238"/></StgValue>
</operation>

<operation id="953" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:844  %mul_ln60_239 = mul i16 %sext_ln60_55, %sext_ln60_95

]]></Node>
<StgValue><ssdm name="mul_ln60_239"/></StgValue>
</operation>

<operation id="954" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:845  %add_ln60_203 = add i16 %mul_ln60_232, %mul_ln60_233

]]></Node>
<StgValue><ssdm name="add_ln60_203"/></StgValue>
</operation>

<operation id="955" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:846  %add_ln60_204 = add i16 %mul_ln60_235, %mul_ln60_234

]]></Node>
<StgValue><ssdm name="add_ln60_204"/></StgValue>
</operation>

<operation id="956" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:847  %add_ln60_205 = add i16 %add_ln60_203, %add_ln60_204

]]></Node>
<StgValue><ssdm name="add_ln60_205"/></StgValue>
</operation>

<operation id="957" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:848  %add_ln60_206 = add i16 %mul_ln60_237, %mul_ln60_236

]]></Node>
<StgValue><ssdm name="add_ln60_206"/></StgValue>
</operation>

<operation id="958" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:849  %add_ln60_207 = add i16 %mul_ln60_239, %mul_ln60_238

]]></Node>
<StgValue><ssdm name="add_ln60_207"/></StgValue>
</operation>

<operation id="959" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:850  %add_ln60_208 = add i16 %add_ln60_206, %add_ln60_207

]]></Node>
<StgValue><ssdm name="add_ln60_208"/></StgValue>
</operation>

<operation id="960" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:851  %add_ln60_209 = add i16 %add_ln60_205, %add_ln60_208

]]></Node>
<StgValue><ssdm name="add_ln60_209"/></StgValue>
</operation>

<operation id="961" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="5">
<![CDATA[
:1217  %b_load_32 = load i16* %b_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_load_32"/></StgValue>
</operation>

<operation id="962" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="16">
<![CDATA[
:1218  %trunc_ln60_60 = trunc i16 %b_load_32 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_60"/></StgValue>
</operation>

<operation id="963" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="5">
<![CDATA[
:1221  %b_load_33 = load i16* %b_addr_5, align 2

]]></Node>
<StgValue><ssdm name="b_load_33"/></StgValue>
</operation>

<operation id="964" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="16">
<![CDATA[
:1222  %trunc_ln60_61 = trunc i16 %b_load_33 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_61"/></StgValue>
</operation>

<operation id="965" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="5">
<![CDATA[
:1225  %b_load_34 = load i16* %b_addr_6, align 2

]]></Node>
<StgValue><ssdm name="b_load_34"/></StgValue>
</operation>

<operation id="966" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="5">
<![CDATA[
:1229  %b_load_35 = load i16* %b_addr_7, align 2

]]></Node>
<StgValue><ssdm name="b_load_35"/></StgValue>
</operation>

<operation id="967" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1233  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_32, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="968" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1236  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_33, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="969" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %res_addr_28 = getelementptr [64 x i16]* %res, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="res_addr_28"/></StgValue>
</operation>

<operation id="970" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %res_addr_29 = getelementptr [64 x i16]* %res, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="res_addr_29"/></StgValue>
</operation>

<operation id="971" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:836  store i16 %add_ln60_202, i16* %res_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="972" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:852  store i16 %add_ln60_209, i16* %res_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="973" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:853  %mul_ln60_240 = mul i16 %sext_ln60_56, %sext_ln60_88

]]></Node>
<StgValue><ssdm name="mul_ln60_240"/></StgValue>
</operation>

<operation id="974" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:854  %mul_ln60_241 = mul i16 %sext_ln60_57, %sext_ln60_89

]]></Node>
<StgValue><ssdm name="mul_ln60_241"/></StgValue>
</operation>

<operation id="975" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:855  %mul_ln60_242 = mul i16 %sext_ln60_58, %sext_ln60_90

]]></Node>
<StgValue><ssdm name="mul_ln60_242"/></StgValue>
</operation>

<operation id="976" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:856  %mul_ln60_243 = mul i16 %sext_ln60_59, %sext_ln60_91

]]></Node>
<StgValue><ssdm name="mul_ln60_243"/></StgValue>
</operation>

<operation id="977" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:857  %mul_ln60_244 = mul i16 %sext_ln60_60, %sext_ln60_92

]]></Node>
<StgValue><ssdm name="mul_ln60_244"/></StgValue>
</operation>

<operation id="978" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:858  %mul_ln60_245 = mul i16 %sext_ln60_61, %sext_ln60_93

]]></Node>
<StgValue><ssdm name="mul_ln60_245"/></StgValue>
</operation>

<operation id="979" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:859  %mul_ln60_246 = mul i16 %sext_ln60_62, %sext_ln60_94

]]></Node>
<StgValue><ssdm name="mul_ln60_246"/></StgValue>
</operation>

<operation id="980" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:860  %mul_ln60_247 = mul i16 %sext_ln60_63, %sext_ln60_95

]]></Node>
<StgValue><ssdm name="mul_ln60_247"/></StgValue>
</operation>

<operation id="981" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:861  %add_ln60_210 = add i16 %mul_ln60_240, %mul_ln60_241

]]></Node>
<StgValue><ssdm name="add_ln60_210"/></StgValue>
</operation>

<operation id="982" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:862  %add_ln60_211 = add i16 %mul_ln60_243, %mul_ln60_242

]]></Node>
<StgValue><ssdm name="add_ln60_211"/></StgValue>
</operation>

<operation id="983" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:863  %add_ln60_212 = add i16 %add_ln60_210, %add_ln60_211

]]></Node>
<StgValue><ssdm name="add_ln60_212"/></StgValue>
</operation>

<operation id="984" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:864  %add_ln60_213 = add i16 %mul_ln60_245, %mul_ln60_244

]]></Node>
<StgValue><ssdm name="add_ln60_213"/></StgValue>
</operation>

<operation id="985" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:865  %add_ln60_214 = add i16 %mul_ln60_247, %mul_ln60_246

]]></Node>
<StgValue><ssdm name="add_ln60_214"/></StgValue>
</operation>

<operation id="986" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:866  %add_ln60_215 = add i16 %add_ln60_213, %add_ln60_214

]]></Node>
<StgValue><ssdm name="add_ln60_215"/></StgValue>
</operation>

<operation id="987" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:867  %add_ln60_216 = add i16 %add_ln60_212, %add_ln60_215

]]></Node>
<StgValue><ssdm name="add_ln60_216"/></StgValue>
</operation>

<operation id="988" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:869  %mul_ln60_248 = mul i16 %sext_ln60_64, %sext_ln60_88

]]></Node>
<StgValue><ssdm name="mul_ln60_248"/></StgValue>
</operation>

<operation id="989" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:870  %mul_ln60_249 = mul i16 %sext_ln60_65, %sext_ln60_89

]]></Node>
<StgValue><ssdm name="mul_ln60_249"/></StgValue>
</operation>

<operation id="990" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:871  %mul_ln60_250 = mul i16 %sext_ln60_66, %sext_ln60_90

]]></Node>
<StgValue><ssdm name="mul_ln60_250"/></StgValue>
</operation>

<operation id="991" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:872  %mul_ln60_251 = mul i16 %sext_ln60_67, %sext_ln60_91

]]></Node>
<StgValue><ssdm name="mul_ln60_251"/></StgValue>
</operation>

<operation id="992" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:873  %mul_ln60_252 = mul i16 %sext_ln60_68, %sext_ln60_92

]]></Node>
<StgValue><ssdm name="mul_ln60_252"/></StgValue>
</operation>

<operation id="993" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:874  %mul_ln60_253 = mul i16 %sext_ln60_69, %sext_ln60_93

]]></Node>
<StgValue><ssdm name="mul_ln60_253"/></StgValue>
</operation>

<operation id="994" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:875  %mul_ln60_254 = mul i16 %sext_ln60_70, %sext_ln60_94

]]></Node>
<StgValue><ssdm name="mul_ln60_254"/></StgValue>
</operation>

<operation id="995" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:876  %mul_ln60_255 = mul i16 %sext_ln60_71, %sext_ln60_95

]]></Node>
<StgValue><ssdm name="mul_ln60_255"/></StgValue>
</operation>

<operation id="996" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:877  %add_ln60_217 = add i16 %mul_ln60_248, %mul_ln60_249

]]></Node>
<StgValue><ssdm name="add_ln60_217"/></StgValue>
</operation>

<operation id="997" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:878  %add_ln60_218 = add i16 %mul_ln60_251, %mul_ln60_250

]]></Node>
<StgValue><ssdm name="add_ln60_218"/></StgValue>
</operation>

<operation id="998" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:879  %add_ln60_219 = add i16 %add_ln60_217, %add_ln60_218

]]></Node>
<StgValue><ssdm name="add_ln60_219"/></StgValue>
</operation>

<operation id="999" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:880  %add_ln60_220 = add i16 %mul_ln60_253, %mul_ln60_252

]]></Node>
<StgValue><ssdm name="add_ln60_220"/></StgValue>
</operation>

<operation id="1000" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:881  %add_ln60_221 = add i16 %mul_ln60_255, %mul_ln60_254

]]></Node>
<StgValue><ssdm name="add_ln60_221"/></StgValue>
</operation>

<operation id="1001" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:882  %add_ln60_222 = add i16 %add_ln60_220, %add_ln60_221

]]></Node>
<StgValue><ssdm name="add_ln60_222"/></StgValue>
</operation>

<operation id="1002" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:883  %add_ln60_223 = add i16 %add_ln60_219, %add_ln60_222

]]></Node>
<StgValue><ssdm name="add_ln60_223"/></StgValue>
</operation>

<operation id="1003" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="5">
<![CDATA[
:1225  %b_load_34 = load i16* %b_addr_6, align 2

]]></Node>
<StgValue><ssdm name="b_load_34"/></StgValue>
</operation>

<operation id="1004" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="16">
<![CDATA[
:1226  %trunc_ln60_62 = trunc i16 %b_load_34 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_62"/></StgValue>
</operation>

<operation id="1005" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="5">
<![CDATA[
:1229  %b_load_35 = load i16* %b_addr_7, align 2

]]></Node>
<StgValue><ssdm name="b_load_35"/></StgValue>
</operation>

<operation id="1006" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="16">
<![CDATA[
:1230  %trunc_ln60_63 = trunc i16 %b_load_35 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_63"/></StgValue>
</operation>

<operation id="1007" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1239  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_34, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1008" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1242  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_35, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1009" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="5">
<![CDATA[
:1253  %b_load_36 = load i16* %b_addr_8, align 2

]]></Node>
<StgValue><ssdm name="b_load_36"/></StgValue>
</operation>

<operation id="1010" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="5">
<![CDATA[
:1257  %b_load_37 = load i16* %b_addr_9, align 2

]]></Node>
<StgValue><ssdm name="b_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1011" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %res_addr_30 = getelementptr [64 x i16]* %res, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="res_addr_30"/></StgValue>
</operation>

<operation id="1012" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %res_addr_31 = getelementptr [64 x i16]* %res, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="res_addr_31"/></StgValue>
</operation>

<operation id="1013" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:868  store i16 %add_ln60_216, i16* %res_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1014" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:884  store i16 %add_ln60_223, i16* %res_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1015" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="8">
<![CDATA[
:887  %sext_ln60_96 = sext i8 %trunc_ln60_48 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_96"/></StgValue>
</operation>

<operation id="1016" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:888  %mul_ln60_256 = mul i16 %sext_ln60_1, %sext_ln60_96

]]></Node>
<StgValue><ssdm name="mul_ln60_256"/></StgValue>
</operation>

<operation id="1017" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="8">
<![CDATA[
:891  %sext_ln60_97 = sext i8 %trunc_ln60_49 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_97"/></StgValue>
</operation>

<operation id="1018" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:892  %mul_ln60_257 = mul i16 %sext_ln60_3, %sext_ln60_97

]]></Node>
<StgValue><ssdm name="mul_ln60_257"/></StgValue>
</operation>

<operation id="1019" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="8">
<![CDATA[
:895  %sext_ln60_98 = sext i8 %trunc_ln60_50 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_98"/></StgValue>
</operation>

<operation id="1020" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:896  %mul_ln60_258 = mul i16 %sext_ln60_5, %sext_ln60_98

]]></Node>
<StgValue><ssdm name="mul_ln60_258"/></StgValue>
</operation>

<operation id="1021" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="8">
<![CDATA[
:899  %sext_ln60_99 = sext i8 %trunc_ln60_51 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_99"/></StgValue>
</operation>

<operation id="1022" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:900  %mul_ln60_259 = mul i16 %sext_ln60_7, %sext_ln60_99

]]></Node>
<StgValue><ssdm name="mul_ln60_259"/></StgValue>
</operation>

<operation id="1023" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="8">
<![CDATA[
:902  %sext_ln60_100 = sext i8 %tmp_48 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_100"/></StgValue>
</operation>

<operation id="1024" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:903  %mul_ln60_260 = mul i16 %sext_ln60_9, %sext_ln60_100

]]></Node>
<StgValue><ssdm name="mul_ln60_260"/></StgValue>
</operation>

<operation id="1025" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="8">
<![CDATA[
:905  %sext_ln60_101 = sext i8 %tmp_49 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_101"/></StgValue>
</operation>

<operation id="1026" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:906  %mul_ln60_261 = mul i16 %sext_ln60_11, %sext_ln60_101

]]></Node>
<StgValue><ssdm name="mul_ln60_261"/></StgValue>
</operation>

<operation id="1027" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="8">
<![CDATA[
:908  %sext_ln60_102 = sext i8 %tmp_50 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_102"/></StgValue>
</operation>

<operation id="1028" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:909  %mul_ln60_262 = mul i16 %sext_ln60_13, %sext_ln60_102

]]></Node>
<StgValue><ssdm name="mul_ln60_262"/></StgValue>
</operation>

<operation id="1029" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="8">
<![CDATA[
:911  %sext_ln60_103 = sext i8 %tmp_51 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_103"/></StgValue>
</operation>

<operation id="1030" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:912  %mul_ln60_263 = mul i16 %sext_ln60_15, %sext_ln60_103

]]></Node>
<StgValue><ssdm name="mul_ln60_263"/></StgValue>
</operation>

<operation id="1031" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:913  %add_ln60_224 = add i16 %mul_ln60_256, %mul_ln60_257

]]></Node>
<StgValue><ssdm name="add_ln60_224"/></StgValue>
</operation>

<operation id="1032" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:914  %add_ln60_225 = add i16 %mul_ln60_259, %mul_ln60_258

]]></Node>
<StgValue><ssdm name="add_ln60_225"/></StgValue>
</operation>

<operation id="1033" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:915  %add_ln60_226 = add i16 %add_ln60_224, %add_ln60_225

]]></Node>
<StgValue><ssdm name="add_ln60_226"/></StgValue>
</operation>

<operation id="1034" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:916  %add_ln60_227 = add i16 %mul_ln60_261, %mul_ln60_260

]]></Node>
<StgValue><ssdm name="add_ln60_227"/></StgValue>
</operation>

<operation id="1035" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:917  %add_ln60_228 = add i16 %mul_ln60_263, %mul_ln60_262

]]></Node>
<StgValue><ssdm name="add_ln60_228"/></StgValue>
</operation>

<operation id="1036" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:918  %add_ln60_229 = add i16 %add_ln60_227, %add_ln60_228

]]></Node>
<StgValue><ssdm name="add_ln60_229"/></StgValue>
</operation>

<operation id="1037" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:919  %add_ln60_230 = add i16 %add_ln60_226, %add_ln60_229

]]></Node>
<StgValue><ssdm name="add_ln60_230"/></StgValue>
</operation>

<operation id="1038" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:921  %mul_ln60_264 = mul i16 %sext_ln60_16, %sext_ln60_96

]]></Node>
<StgValue><ssdm name="mul_ln60_264"/></StgValue>
</operation>

<operation id="1039" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:922  %mul_ln60_265 = mul i16 %sext_ln60_17, %sext_ln60_97

]]></Node>
<StgValue><ssdm name="mul_ln60_265"/></StgValue>
</operation>

<operation id="1040" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:923  %mul_ln60_266 = mul i16 %sext_ln60_18, %sext_ln60_98

]]></Node>
<StgValue><ssdm name="mul_ln60_266"/></StgValue>
</operation>

<operation id="1041" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:924  %mul_ln60_267 = mul i16 %sext_ln60_19, %sext_ln60_99

]]></Node>
<StgValue><ssdm name="mul_ln60_267"/></StgValue>
</operation>

<operation id="1042" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:925  %mul_ln60_268 = mul i16 %sext_ln60_20, %sext_ln60_100

]]></Node>
<StgValue><ssdm name="mul_ln60_268"/></StgValue>
</operation>

<operation id="1043" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:926  %mul_ln60_269 = mul i16 %sext_ln60_21, %sext_ln60_101

]]></Node>
<StgValue><ssdm name="mul_ln60_269"/></StgValue>
</operation>

<operation id="1044" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:927  %mul_ln60_270 = mul i16 %sext_ln60_22, %sext_ln60_102

]]></Node>
<StgValue><ssdm name="mul_ln60_270"/></StgValue>
</operation>

<operation id="1045" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:928  %mul_ln60_271 = mul i16 %sext_ln60_23, %sext_ln60_103

]]></Node>
<StgValue><ssdm name="mul_ln60_271"/></StgValue>
</operation>

<operation id="1046" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:929  %add_ln60_231 = add i16 %mul_ln60_264, %mul_ln60_265

]]></Node>
<StgValue><ssdm name="add_ln60_231"/></StgValue>
</operation>

<operation id="1047" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:930  %add_ln60_232 = add i16 %mul_ln60_267, %mul_ln60_266

]]></Node>
<StgValue><ssdm name="add_ln60_232"/></StgValue>
</operation>

<operation id="1048" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:931  %add_ln60_233 = add i16 %add_ln60_231, %add_ln60_232

]]></Node>
<StgValue><ssdm name="add_ln60_233"/></StgValue>
</operation>

<operation id="1049" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:932  %add_ln60_234 = add i16 %mul_ln60_269, %mul_ln60_268

]]></Node>
<StgValue><ssdm name="add_ln60_234"/></StgValue>
</operation>

<operation id="1050" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:933  %add_ln60_235 = add i16 %mul_ln60_271, %mul_ln60_270

]]></Node>
<StgValue><ssdm name="add_ln60_235"/></StgValue>
</operation>

<operation id="1051" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:934  %add_ln60_236 = add i16 %add_ln60_234, %add_ln60_235

]]></Node>
<StgValue><ssdm name="add_ln60_236"/></StgValue>
</operation>

<operation id="1052" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:935  %add_ln60_237 = add i16 %add_ln60_233, %add_ln60_236

]]></Node>
<StgValue><ssdm name="add_ln60_237"/></StgValue>
</operation>

<operation id="1053" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="5">
<![CDATA[
:1253  %b_load_36 = load i16* %b_addr_8, align 2

]]></Node>
<StgValue><ssdm name="b_load_36"/></StgValue>
</operation>

<operation id="1054" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="16">
<![CDATA[
:1254  %trunc_ln60_64 = trunc i16 %b_load_36 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_64"/></StgValue>
</operation>

<operation id="1055" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="5">
<![CDATA[
:1257  %b_load_37 = load i16* %b_addr_9, align 2

]]></Node>
<StgValue><ssdm name="b_load_37"/></StgValue>
</operation>

<operation id="1056" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="16">
<![CDATA[
:1258  %trunc_ln60_65 = trunc i16 %b_load_37 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_65"/></StgValue>
</operation>

<operation id="1057" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="5">
<![CDATA[
:1261  %b_load_38 = load i16* %b_addr_10, align 2

]]></Node>
<StgValue><ssdm name="b_load_38"/></StgValue>
</operation>

<operation id="1058" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="5">
<![CDATA[
:1265  %b_load_39 = load i16* %b_addr_11, align 2

]]></Node>
<StgValue><ssdm name="b_load_39"/></StgValue>
</operation>

<operation id="1059" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1269  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_36, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1060" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1272  %tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_37, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1061" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %res_addr_32 = getelementptr [64 x i16]* %res, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="res_addr_32"/></StgValue>
</operation>

<operation id="1062" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %res_addr_33 = getelementptr [64 x i16]* %res, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="res_addr_33"/></StgValue>
</operation>

<operation id="1063" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:920  store i16 %add_ln60_230, i16* %res_addr_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1064" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:936  store i16 %add_ln60_237, i16* %res_addr_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1065" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:937  %mul_ln60_272 = mul i16 %sext_ln60_24, %sext_ln60_96

]]></Node>
<StgValue><ssdm name="mul_ln60_272"/></StgValue>
</operation>

<operation id="1066" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:938  %mul_ln60_273 = mul i16 %sext_ln60_25, %sext_ln60_97

]]></Node>
<StgValue><ssdm name="mul_ln60_273"/></StgValue>
</operation>

<operation id="1067" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:939  %mul_ln60_274 = mul i16 %sext_ln60_26, %sext_ln60_98

]]></Node>
<StgValue><ssdm name="mul_ln60_274"/></StgValue>
</operation>

<operation id="1068" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:940  %mul_ln60_275 = mul i16 %sext_ln60_27, %sext_ln60_99

]]></Node>
<StgValue><ssdm name="mul_ln60_275"/></StgValue>
</operation>

<operation id="1069" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:941  %mul_ln60_276 = mul i16 %sext_ln60_28, %sext_ln60_100

]]></Node>
<StgValue><ssdm name="mul_ln60_276"/></StgValue>
</operation>

<operation id="1070" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:942  %mul_ln60_277 = mul i16 %sext_ln60_29, %sext_ln60_101

]]></Node>
<StgValue><ssdm name="mul_ln60_277"/></StgValue>
</operation>

<operation id="1071" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:943  %mul_ln60_278 = mul i16 %sext_ln60_30, %sext_ln60_102

]]></Node>
<StgValue><ssdm name="mul_ln60_278"/></StgValue>
</operation>

<operation id="1072" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:944  %mul_ln60_279 = mul i16 %sext_ln60_31, %sext_ln60_103

]]></Node>
<StgValue><ssdm name="mul_ln60_279"/></StgValue>
</operation>

<operation id="1073" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:945  %add_ln60_238 = add i16 %mul_ln60_272, %mul_ln60_273

]]></Node>
<StgValue><ssdm name="add_ln60_238"/></StgValue>
</operation>

<operation id="1074" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:946  %add_ln60_239 = add i16 %mul_ln60_275, %mul_ln60_274

]]></Node>
<StgValue><ssdm name="add_ln60_239"/></StgValue>
</operation>

<operation id="1075" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:947  %add_ln60_240 = add i16 %add_ln60_238, %add_ln60_239

]]></Node>
<StgValue><ssdm name="add_ln60_240"/></StgValue>
</operation>

<operation id="1076" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:948  %add_ln60_241 = add i16 %mul_ln60_277, %mul_ln60_276

]]></Node>
<StgValue><ssdm name="add_ln60_241"/></StgValue>
</operation>

<operation id="1077" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:949  %add_ln60_242 = add i16 %mul_ln60_279, %mul_ln60_278

]]></Node>
<StgValue><ssdm name="add_ln60_242"/></StgValue>
</operation>

<operation id="1078" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:950  %add_ln60_243 = add i16 %add_ln60_241, %add_ln60_242

]]></Node>
<StgValue><ssdm name="add_ln60_243"/></StgValue>
</operation>

<operation id="1079" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:951  %add_ln60_244 = add i16 %add_ln60_240, %add_ln60_243

]]></Node>
<StgValue><ssdm name="add_ln60_244"/></StgValue>
</operation>

<operation id="1080" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:953  %mul_ln60_280 = mul i16 %sext_ln60_32, %sext_ln60_96

]]></Node>
<StgValue><ssdm name="mul_ln60_280"/></StgValue>
</operation>

<operation id="1081" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:954  %mul_ln60_281 = mul i16 %sext_ln60_33, %sext_ln60_97

]]></Node>
<StgValue><ssdm name="mul_ln60_281"/></StgValue>
</operation>

<operation id="1082" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:955  %mul_ln60_282 = mul i16 %sext_ln60_34, %sext_ln60_98

]]></Node>
<StgValue><ssdm name="mul_ln60_282"/></StgValue>
</operation>

<operation id="1083" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:956  %mul_ln60_283 = mul i16 %sext_ln60_35, %sext_ln60_99

]]></Node>
<StgValue><ssdm name="mul_ln60_283"/></StgValue>
</operation>

<operation id="1084" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:957  %mul_ln60_284 = mul i16 %sext_ln60_36, %sext_ln60_100

]]></Node>
<StgValue><ssdm name="mul_ln60_284"/></StgValue>
</operation>

<operation id="1085" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:958  %mul_ln60_285 = mul i16 %sext_ln60_37, %sext_ln60_101

]]></Node>
<StgValue><ssdm name="mul_ln60_285"/></StgValue>
</operation>

<operation id="1086" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:959  %mul_ln60_286 = mul i16 %sext_ln60_38, %sext_ln60_102

]]></Node>
<StgValue><ssdm name="mul_ln60_286"/></StgValue>
</operation>

<operation id="1087" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:960  %mul_ln60_287 = mul i16 %sext_ln60_39, %sext_ln60_103

]]></Node>
<StgValue><ssdm name="mul_ln60_287"/></StgValue>
</operation>

<operation id="1088" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:961  %add_ln60_245 = add i16 %mul_ln60_280, %mul_ln60_281

]]></Node>
<StgValue><ssdm name="add_ln60_245"/></StgValue>
</operation>

<operation id="1089" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:962  %add_ln60_246 = add i16 %mul_ln60_283, %mul_ln60_282

]]></Node>
<StgValue><ssdm name="add_ln60_246"/></StgValue>
</operation>

<operation id="1090" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:963  %add_ln60_247 = add i16 %add_ln60_245, %add_ln60_246

]]></Node>
<StgValue><ssdm name="add_ln60_247"/></StgValue>
</operation>

<operation id="1091" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:964  %add_ln60_248 = add i16 %mul_ln60_285, %mul_ln60_284

]]></Node>
<StgValue><ssdm name="add_ln60_248"/></StgValue>
</operation>

<operation id="1092" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:965  %add_ln60_249 = add i16 %mul_ln60_287, %mul_ln60_286

]]></Node>
<StgValue><ssdm name="add_ln60_249"/></StgValue>
</operation>

<operation id="1093" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:966  %add_ln60_250 = add i16 %add_ln60_248, %add_ln60_249

]]></Node>
<StgValue><ssdm name="add_ln60_250"/></StgValue>
</operation>

<operation id="1094" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:967  %add_ln60_251 = add i16 %add_ln60_247, %add_ln60_250

]]></Node>
<StgValue><ssdm name="add_ln60_251"/></StgValue>
</operation>

<operation id="1095" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="5">
<![CDATA[
:1261  %b_load_38 = load i16* %b_addr_10, align 2

]]></Node>
<StgValue><ssdm name="b_load_38"/></StgValue>
</operation>

<operation id="1096" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="16">
<![CDATA[
:1262  %trunc_ln60_66 = trunc i16 %b_load_38 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_66"/></StgValue>
</operation>

<operation id="1097" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="5">
<![CDATA[
:1265  %b_load_39 = load i16* %b_addr_11, align 2

]]></Node>
<StgValue><ssdm name="b_load_39"/></StgValue>
</operation>

<operation id="1098" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="16">
<![CDATA[
:1266  %trunc_ln60_67 = trunc i16 %b_load_39 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_67"/></StgValue>
</operation>

<operation id="1099" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1275  %tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_38, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1100" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1278  %tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_39, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1101" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="5">
<![CDATA[
:1289  %b_load_40 = load i16* %b_addr_12, align 2

]]></Node>
<StgValue><ssdm name="b_load_40"/></StgValue>
</operation>

<operation id="1102" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="5">
<![CDATA[
:1293  %b_load_41 = load i16* %b_addr_13, align 2

]]></Node>
<StgValue><ssdm name="b_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1103" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %res_addr_34 = getelementptr [64 x i16]* %res, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="res_addr_34"/></StgValue>
</operation>

<operation id="1104" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %res_addr_35 = getelementptr [64 x i16]* %res, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="res_addr_35"/></StgValue>
</operation>

<operation id="1105" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:952  store i16 %add_ln60_244, i16* %res_addr_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1106" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:968  store i16 %add_ln60_251, i16* %res_addr_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1107" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:969  %mul_ln60_288 = mul i16 %sext_ln60_40, %sext_ln60_96

]]></Node>
<StgValue><ssdm name="mul_ln60_288"/></StgValue>
</operation>

<operation id="1108" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:970  %mul_ln60_289 = mul i16 %sext_ln60_41, %sext_ln60_97

]]></Node>
<StgValue><ssdm name="mul_ln60_289"/></StgValue>
</operation>

<operation id="1109" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:971  %mul_ln60_290 = mul i16 %sext_ln60_42, %sext_ln60_98

]]></Node>
<StgValue><ssdm name="mul_ln60_290"/></StgValue>
</operation>

<operation id="1110" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:972  %mul_ln60_291 = mul i16 %sext_ln60_43, %sext_ln60_99

]]></Node>
<StgValue><ssdm name="mul_ln60_291"/></StgValue>
</operation>

<operation id="1111" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:973  %mul_ln60_292 = mul i16 %sext_ln60_44, %sext_ln60_100

]]></Node>
<StgValue><ssdm name="mul_ln60_292"/></StgValue>
</operation>

<operation id="1112" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:974  %mul_ln60_293 = mul i16 %sext_ln60_45, %sext_ln60_101

]]></Node>
<StgValue><ssdm name="mul_ln60_293"/></StgValue>
</operation>

<operation id="1113" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:975  %mul_ln60_294 = mul i16 %sext_ln60_46, %sext_ln60_102

]]></Node>
<StgValue><ssdm name="mul_ln60_294"/></StgValue>
</operation>

<operation id="1114" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:976  %mul_ln60_295 = mul i16 %sext_ln60_47, %sext_ln60_103

]]></Node>
<StgValue><ssdm name="mul_ln60_295"/></StgValue>
</operation>

<operation id="1115" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:977  %add_ln60_252 = add i16 %mul_ln60_288, %mul_ln60_289

]]></Node>
<StgValue><ssdm name="add_ln60_252"/></StgValue>
</operation>

<operation id="1116" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:978  %add_ln60_253 = add i16 %mul_ln60_291, %mul_ln60_290

]]></Node>
<StgValue><ssdm name="add_ln60_253"/></StgValue>
</operation>

<operation id="1117" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:979  %add_ln60_254 = add i16 %add_ln60_252, %add_ln60_253

]]></Node>
<StgValue><ssdm name="add_ln60_254"/></StgValue>
</operation>

<operation id="1118" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:980  %add_ln60_255 = add i16 %mul_ln60_293, %mul_ln60_292

]]></Node>
<StgValue><ssdm name="add_ln60_255"/></StgValue>
</operation>

<operation id="1119" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:981  %add_ln60_256 = add i16 %mul_ln60_295, %mul_ln60_294

]]></Node>
<StgValue><ssdm name="add_ln60_256"/></StgValue>
</operation>

<operation id="1120" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:982  %add_ln60_257 = add i16 %add_ln60_255, %add_ln60_256

]]></Node>
<StgValue><ssdm name="add_ln60_257"/></StgValue>
</operation>

<operation id="1121" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:983  %add_ln60_258 = add i16 %add_ln60_254, %add_ln60_257

]]></Node>
<StgValue><ssdm name="add_ln60_258"/></StgValue>
</operation>

<operation id="1122" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:985  %mul_ln60_296 = mul i16 %sext_ln60_48, %sext_ln60_96

]]></Node>
<StgValue><ssdm name="mul_ln60_296"/></StgValue>
</operation>

<operation id="1123" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:986  %mul_ln60_297 = mul i16 %sext_ln60_49, %sext_ln60_97

]]></Node>
<StgValue><ssdm name="mul_ln60_297"/></StgValue>
</operation>

<operation id="1124" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:987  %mul_ln60_298 = mul i16 %sext_ln60_50, %sext_ln60_98

]]></Node>
<StgValue><ssdm name="mul_ln60_298"/></StgValue>
</operation>

<operation id="1125" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:988  %mul_ln60_299 = mul i16 %sext_ln60_51, %sext_ln60_99

]]></Node>
<StgValue><ssdm name="mul_ln60_299"/></StgValue>
</operation>

<operation id="1126" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:989  %mul_ln60_300 = mul i16 %sext_ln60_52, %sext_ln60_100

]]></Node>
<StgValue><ssdm name="mul_ln60_300"/></StgValue>
</operation>

<operation id="1127" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:990  %mul_ln60_301 = mul i16 %sext_ln60_53, %sext_ln60_101

]]></Node>
<StgValue><ssdm name="mul_ln60_301"/></StgValue>
</operation>

<operation id="1128" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:991  %mul_ln60_302 = mul i16 %sext_ln60_54, %sext_ln60_102

]]></Node>
<StgValue><ssdm name="mul_ln60_302"/></StgValue>
</operation>

<operation id="1129" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:992  %mul_ln60_303 = mul i16 %sext_ln60_55, %sext_ln60_103

]]></Node>
<StgValue><ssdm name="mul_ln60_303"/></StgValue>
</operation>

<operation id="1130" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:993  %add_ln60_259 = add i16 %mul_ln60_296, %mul_ln60_297

]]></Node>
<StgValue><ssdm name="add_ln60_259"/></StgValue>
</operation>

<operation id="1131" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:994  %add_ln60_260 = add i16 %mul_ln60_299, %mul_ln60_298

]]></Node>
<StgValue><ssdm name="add_ln60_260"/></StgValue>
</operation>

<operation id="1132" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:995  %add_ln60_261 = add i16 %add_ln60_259, %add_ln60_260

]]></Node>
<StgValue><ssdm name="add_ln60_261"/></StgValue>
</operation>

<operation id="1133" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:996  %add_ln60_262 = add i16 %mul_ln60_301, %mul_ln60_300

]]></Node>
<StgValue><ssdm name="add_ln60_262"/></StgValue>
</operation>

<operation id="1134" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:997  %add_ln60_263 = add i16 %mul_ln60_303, %mul_ln60_302

]]></Node>
<StgValue><ssdm name="add_ln60_263"/></StgValue>
</operation>

<operation id="1135" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:998  %add_ln60_264 = add i16 %add_ln60_262, %add_ln60_263

]]></Node>
<StgValue><ssdm name="add_ln60_264"/></StgValue>
</operation>

<operation id="1136" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:999  %add_ln60_265 = add i16 %add_ln60_261, %add_ln60_264

]]></Node>
<StgValue><ssdm name="add_ln60_265"/></StgValue>
</operation>

<operation id="1137" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="5">
<![CDATA[
:1289  %b_load_40 = load i16* %b_addr_12, align 2

]]></Node>
<StgValue><ssdm name="b_load_40"/></StgValue>
</operation>

<operation id="1138" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="16">
<![CDATA[
:1290  %trunc_ln60_68 = trunc i16 %b_load_40 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_68"/></StgValue>
</operation>

<operation id="1139" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="5">
<![CDATA[
:1293  %b_load_41 = load i16* %b_addr_13, align 2

]]></Node>
<StgValue><ssdm name="b_load_41"/></StgValue>
</operation>

<operation id="1140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="16">
<![CDATA[
:1294  %trunc_ln60_69 = trunc i16 %b_load_41 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_69"/></StgValue>
</operation>

<operation id="1141" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="5">
<![CDATA[
:1297  %b_load_42 = load i16* %b_addr_14, align 2

]]></Node>
<StgValue><ssdm name="b_load_42"/></StgValue>
</operation>

<operation id="1142" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="5">
<![CDATA[
:1301  %b_load_43 = load i16* %b_addr_15, align 2

]]></Node>
<StgValue><ssdm name="b_load_43"/></StgValue>
</operation>

<operation id="1143" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1305  %tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_40, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1308  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_41, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %res_addr_36 = getelementptr [64 x i16]* %res, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="res_addr_36"/></StgValue>
</operation>

<operation id="1146" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %res_addr_37 = getelementptr [64 x i16]* %res, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="res_addr_37"/></StgValue>
</operation>

<operation id="1147" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:984  store i16 %add_ln60_258, i16* %res_addr_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1148" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1000  store i16 %add_ln60_265, i16* %res_addr_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1149" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1001  %mul_ln60_304 = mul i16 %sext_ln60_56, %sext_ln60_96

]]></Node>
<StgValue><ssdm name="mul_ln60_304"/></StgValue>
</operation>

<operation id="1150" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1002  %mul_ln60_305 = mul i16 %sext_ln60_57, %sext_ln60_97

]]></Node>
<StgValue><ssdm name="mul_ln60_305"/></StgValue>
</operation>

<operation id="1151" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1003  %mul_ln60_306 = mul i16 %sext_ln60_58, %sext_ln60_98

]]></Node>
<StgValue><ssdm name="mul_ln60_306"/></StgValue>
</operation>

<operation id="1152" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1004  %mul_ln60_307 = mul i16 %sext_ln60_59, %sext_ln60_99

]]></Node>
<StgValue><ssdm name="mul_ln60_307"/></StgValue>
</operation>

<operation id="1153" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1005  %mul_ln60_308 = mul i16 %sext_ln60_60, %sext_ln60_100

]]></Node>
<StgValue><ssdm name="mul_ln60_308"/></StgValue>
</operation>

<operation id="1154" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1006  %mul_ln60_309 = mul i16 %sext_ln60_61, %sext_ln60_101

]]></Node>
<StgValue><ssdm name="mul_ln60_309"/></StgValue>
</operation>

<operation id="1155" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1007  %mul_ln60_310 = mul i16 %sext_ln60_62, %sext_ln60_102

]]></Node>
<StgValue><ssdm name="mul_ln60_310"/></StgValue>
</operation>

<operation id="1156" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1008  %mul_ln60_311 = mul i16 %sext_ln60_63, %sext_ln60_103

]]></Node>
<StgValue><ssdm name="mul_ln60_311"/></StgValue>
</operation>

<operation id="1157" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1009  %add_ln60_266 = add i16 %mul_ln60_304, %mul_ln60_305

]]></Node>
<StgValue><ssdm name="add_ln60_266"/></StgValue>
</operation>

<operation id="1158" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1010  %add_ln60_267 = add i16 %mul_ln60_307, %mul_ln60_306

]]></Node>
<StgValue><ssdm name="add_ln60_267"/></StgValue>
</operation>

<operation id="1159" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1011  %add_ln60_268 = add i16 %add_ln60_266, %add_ln60_267

]]></Node>
<StgValue><ssdm name="add_ln60_268"/></StgValue>
</operation>

<operation id="1160" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1012  %add_ln60_269 = add i16 %mul_ln60_309, %mul_ln60_308

]]></Node>
<StgValue><ssdm name="add_ln60_269"/></StgValue>
</operation>

<operation id="1161" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1013  %add_ln60_270 = add i16 %mul_ln60_311, %mul_ln60_310

]]></Node>
<StgValue><ssdm name="add_ln60_270"/></StgValue>
</operation>

<operation id="1162" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1014  %add_ln60_271 = add i16 %add_ln60_269, %add_ln60_270

]]></Node>
<StgValue><ssdm name="add_ln60_271"/></StgValue>
</operation>

<operation id="1163" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1015  %add_ln60_272 = add i16 %add_ln60_268, %add_ln60_271

]]></Node>
<StgValue><ssdm name="add_ln60_272"/></StgValue>
</operation>

<operation id="1164" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1017  %mul_ln60_312 = mul i16 %sext_ln60_64, %sext_ln60_96

]]></Node>
<StgValue><ssdm name="mul_ln60_312"/></StgValue>
</operation>

<operation id="1165" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1018  %mul_ln60_313 = mul i16 %sext_ln60_65, %sext_ln60_97

]]></Node>
<StgValue><ssdm name="mul_ln60_313"/></StgValue>
</operation>

<operation id="1166" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1019  %mul_ln60_314 = mul i16 %sext_ln60_66, %sext_ln60_98

]]></Node>
<StgValue><ssdm name="mul_ln60_314"/></StgValue>
</operation>

<operation id="1167" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1020  %mul_ln60_315 = mul i16 %sext_ln60_67, %sext_ln60_99

]]></Node>
<StgValue><ssdm name="mul_ln60_315"/></StgValue>
</operation>

<operation id="1168" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1021  %mul_ln60_316 = mul i16 %sext_ln60_68, %sext_ln60_100

]]></Node>
<StgValue><ssdm name="mul_ln60_316"/></StgValue>
</operation>

<operation id="1169" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1022  %mul_ln60_317 = mul i16 %sext_ln60_69, %sext_ln60_101

]]></Node>
<StgValue><ssdm name="mul_ln60_317"/></StgValue>
</operation>

<operation id="1170" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1023  %mul_ln60_318 = mul i16 %sext_ln60_70, %sext_ln60_102

]]></Node>
<StgValue><ssdm name="mul_ln60_318"/></StgValue>
</operation>

<operation id="1171" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1024  %mul_ln60_319 = mul i16 %sext_ln60_71, %sext_ln60_103

]]></Node>
<StgValue><ssdm name="mul_ln60_319"/></StgValue>
</operation>

<operation id="1172" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1025  %add_ln60_273 = add i16 %mul_ln60_312, %mul_ln60_313

]]></Node>
<StgValue><ssdm name="add_ln60_273"/></StgValue>
</operation>

<operation id="1173" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1026  %add_ln60_274 = add i16 %mul_ln60_315, %mul_ln60_314

]]></Node>
<StgValue><ssdm name="add_ln60_274"/></StgValue>
</operation>

<operation id="1174" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1027  %add_ln60_275 = add i16 %add_ln60_273, %add_ln60_274

]]></Node>
<StgValue><ssdm name="add_ln60_275"/></StgValue>
</operation>

<operation id="1175" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1028  %add_ln60_276 = add i16 %mul_ln60_317, %mul_ln60_316

]]></Node>
<StgValue><ssdm name="add_ln60_276"/></StgValue>
</operation>

<operation id="1176" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1029  %add_ln60_277 = add i16 %mul_ln60_319, %mul_ln60_318

]]></Node>
<StgValue><ssdm name="add_ln60_277"/></StgValue>
</operation>

<operation id="1177" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1030  %add_ln60_278 = add i16 %add_ln60_276, %add_ln60_277

]]></Node>
<StgValue><ssdm name="add_ln60_278"/></StgValue>
</operation>

<operation id="1178" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1031  %add_ln60_279 = add i16 %add_ln60_275, %add_ln60_278

]]></Node>
<StgValue><ssdm name="add_ln60_279"/></StgValue>
</operation>

<operation id="1179" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="5">
<![CDATA[
:1297  %b_load_42 = load i16* %b_addr_14, align 2

]]></Node>
<StgValue><ssdm name="b_load_42"/></StgValue>
</operation>

<operation id="1180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="16">
<![CDATA[
:1298  %trunc_ln60_70 = trunc i16 %b_load_42 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_70"/></StgValue>
</operation>

<operation id="1181" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="5">
<![CDATA[
:1301  %b_load_43 = load i16* %b_addr_15, align 2

]]></Node>
<StgValue><ssdm name="b_load_43"/></StgValue>
</operation>

<operation id="1182" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="16">
<![CDATA[
:1302  %trunc_ln60_71 = trunc i16 %b_load_43 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_71"/></StgValue>
</operation>

<operation id="1183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1311  %tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_42, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1314  %tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_43, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1185" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="5">
<![CDATA[
:1325  %b_load_44 = load i16* %b_addr_16, align 2

]]></Node>
<StgValue><ssdm name="b_load_44"/></StgValue>
</operation>

<operation id="1186" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="5">
<![CDATA[
:1329  %b_load_45 = load i16* %b_addr_17, align 2

]]></Node>
<StgValue><ssdm name="b_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %res_addr_38 = getelementptr [64 x i16]* %res, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="res_addr_38"/></StgValue>
</operation>

<operation id="1188" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %res_addr_39 = getelementptr [64 x i16]* %res, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="res_addr_39"/></StgValue>
</operation>

<operation id="1189" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1016  store i16 %add_ln60_272, i16* %res_addr_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1190" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1032  store i16 %add_ln60_279, i16* %res_addr_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="8">
<![CDATA[
:1035  %sext_ln60_104 = sext i8 %trunc_ln60_52 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_104"/></StgValue>
</operation>

<operation id="1192" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1036  %mul_ln60_320 = mul i16 %sext_ln60_1, %sext_ln60_104

]]></Node>
<StgValue><ssdm name="mul_ln60_320"/></StgValue>
</operation>

<operation id="1193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="8">
<![CDATA[
:1039  %sext_ln60_105 = sext i8 %trunc_ln60_53 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_105"/></StgValue>
</operation>

<operation id="1194" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1040  %mul_ln60_321 = mul i16 %sext_ln60_3, %sext_ln60_105

]]></Node>
<StgValue><ssdm name="mul_ln60_321"/></StgValue>
</operation>

<operation id="1195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="8">
<![CDATA[
:1043  %sext_ln60_106 = sext i8 %trunc_ln60_54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_106"/></StgValue>
</operation>

<operation id="1196" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1044  %mul_ln60_322 = mul i16 %sext_ln60_5, %sext_ln60_106

]]></Node>
<StgValue><ssdm name="mul_ln60_322"/></StgValue>
</operation>

<operation id="1197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="8">
<![CDATA[
:1047  %sext_ln60_107 = sext i8 %trunc_ln60_55 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_107"/></StgValue>
</operation>

<operation id="1198" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1048  %mul_ln60_323 = mul i16 %sext_ln60_7, %sext_ln60_107

]]></Node>
<StgValue><ssdm name="mul_ln60_323"/></StgValue>
</operation>

<operation id="1199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="8">
<![CDATA[
:1050  %sext_ln60_108 = sext i8 %tmp_52 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_108"/></StgValue>
</operation>

<operation id="1200" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1051  %mul_ln60_324 = mul i16 %sext_ln60_9, %sext_ln60_108

]]></Node>
<StgValue><ssdm name="mul_ln60_324"/></StgValue>
</operation>

<operation id="1201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="8">
<![CDATA[
:1053  %sext_ln60_109 = sext i8 %tmp_53 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_109"/></StgValue>
</operation>

<operation id="1202" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1054  %mul_ln60_325 = mul i16 %sext_ln60_11, %sext_ln60_109

]]></Node>
<StgValue><ssdm name="mul_ln60_325"/></StgValue>
</operation>

<operation id="1203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="8">
<![CDATA[
:1056  %sext_ln60_110 = sext i8 %tmp_54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_110"/></StgValue>
</operation>

<operation id="1204" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1057  %mul_ln60_326 = mul i16 %sext_ln60_13, %sext_ln60_110

]]></Node>
<StgValue><ssdm name="mul_ln60_326"/></StgValue>
</operation>

<operation id="1205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="8">
<![CDATA[
:1059  %sext_ln60_111 = sext i8 %tmp_55 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_111"/></StgValue>
</operation>

<operation id="1206" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1060  %mul_ln60_327 = mul i16 %sext_ln60_15, %sext_ln60_111

]]></Node>
<StgValue><ssdm name="mul_ln60_327"/></StgValue>
</operation>

<operation id="1207" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1061  %add_ln60_280 = add i16 %mul_ln60_320, %mul_ln60_321

]]></Node>
<StgValue><ssdm name="add_ln60_280"/></StgValue>
</operation>

<operation id="1208" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1062  %add_ln60_281 = add i16 %mul_ln60_323, %mul_ln60_322

]]></Node>
<StgValue><ssdm name="add_ln60_281"/></StgValue>
</operation>

<operation id="1209" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1063  %add_ln60_282 = add i16 %add_ln60_280, %add_ln60_281

]]></Node>
<StgValue><ssdm name="add_ln60_282"/></StgValue>
</operation>

<operation id="1210" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1064  %add_ln60_283 = add i16 %mul_ln60_325, %mul_ln60_324

]]></Node>
<StgValue><ssdm name="add_ln60_283"/></StgValue>
</operation>

<operation id="1211" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1065  %add_ln60_284 = add i16 %mul_ln60_327, %mul_ln60_326

]]></Node>
<StgValue><ssdm name="add_ln60_284"/></StgValue>
</operation>

<operation id="1212" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1066  %add_ln60_285 = add i16 %add_ln60_283, %add_ln60_284

]]></Node>
<StgValue><ssdm name="add_ln60_285"/></StgValue>
</operation>

<operation id="1213" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1067  %add_ln60_286 = add i16 %add_ln60_282, %add_ln60_285

]]></Node>
<StgValue><ssdm name="add_ln60_286"/></StgValue>
</operation>

<operation id="1214" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1069  %mul_ln60_328 = mul i16 %sext_ln60_16, %sext_ln60_104

]]></Node>
<StgValue><ssdm name="mul_ln60_328"/></StgValue>
</operation>

<operation id="1215" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1070  %mul_ln60_329 = mul i16 %sext_ln60_17, %sext_ln60_105

]]></Node>
<StgValue><ssdm name="mul_ln60_329"/></StgValue>
</operation>

<operation id="1216" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1071  %mul_ln60_330 = mul i16 %sext_ln60_18, %sext_ln60_106

]]></Node>
<StgValue><ssdm name="mul_ln60_330"/></StgValue>
</operation>

<operation id="1217" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1072  %mul_ln60_331 = mul i16 %sext_ln60_19, %sext_ln60_107

]]></Node>
<StgValue><ssdm name="mul_ln60_331"/></StgValue>
</operation>

<operation id="1218" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1073  %mul_ln60_332 = mul i16 %sext_ln60_20, %sext_ln60_108

]]></Node>
<StgValue><ssdm name="mul_ln60_332"/></StgValue>
</operation>

<operation id="1219" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1074  %mul_ln60_333 = mul i16 %sext_ln60_21, %sext_ln60_109

]]></Node>
<StgValue><ssdm name="mul_ln60_333"/></StgValue>
</operation>

<operation id="1220" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1075  %mul_ln60_334 = mul i16 %sext_ln60_22, %sext_ln60_110

]]></Node>
<StgValue><ssdm name="mul_ln60_334"/></StgValue>
</operation>

<operation id="1221" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1076  %mul_ln60_335 = mul i16 %sext_ln60_23, %sext_ln60_111

]]></Node>
<StgValue><ssdm name="mul_ln60_335"/></StgValue>
</operation>

<operation id="1222" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1077  %add_ln60_287 = add i16 %mul_ln60_328, %mul_ln60_329

]]></Node>
<StgValue><ssdm name="add_ln60_287"/></StgValue>
</operation>

<operation id="1223" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1078  %add_ln60_288 = add i16 %mul_ln60_331, %mul_ln60_330

]]></Node>
<StgValue><ssdm name="add_ln60_288"/></StgValue>
</operation>

<operation id="1224" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1079  %add_ln60_289 = add i16 %add_ln60_287, %add_ln60_288

]]></Node>
<StgValue><ssdm name="add_ln60_289"/></StgValue>
</operation>

<operation id="1225" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1080  %add_ln60_290 = add i16 %mul_ln60_333, %mul_ln60_332

]]></Node>
<StgValue><ssdm name="add_ln60_290"/></StgValue>
</operation>

<operation id="1226" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1081  %add_ln60_291 = add i16 %mul_ln60_335, %mul_ln60_334

]]></Node>
<StgValue><ssdm name="add_ln60_291"/></StgValue>
</operation>

<operation id="1227" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1082  %add_ln60_292 = add i16 %add_ln60_290, %add_ln60_291

]]></Node>
<StgValue><ssdm name="add_ln60_292"/></StgValue>
</operation>

<operation id="1228" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1083  %add_ln60_293 = add i16 %add_ln60_289, %add_ln60_292

]]></Node>
<StgValue><ssdm name="add_ln60_293"/></StgValue>
</operation>

<operation id="1229" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="5">
<![CDATA[
:1325  %b_load_44 = load i16* %b_addr_16, align 2

]]></Node>
<StgValue><ssdm name="b_load_44"/></StgValue>
</operation>

<operation id="1230" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="16">
<![CDATA[
:1326  %trunc_ln60_72 = trunc i16 %b_load_44 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_72"/></StgValue>
</operation>

<operation id="1231" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="5">
<![CDATA[
:1329  %b_load_45 = load i16* %b_addr_17, align 2

]]></Node>
<StgValue><ssdm name="b_load_45"/></StgValue>
</operation>

<operation id="1232" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="16">
<![CDATA[
:1330  %trunc_ln60_73 = trunc i16 %b_load_45 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_73"/></StgValue>
</operation>

<operation id="1233" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="5">
<![CDATA[
:1333  %b_load_46 = load i16* %b_addr_18, align 2

]]></Node>
<StgValue><ssdm name="b_load_46"/></StgValue>
</operation>

<operation id="1234" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="5">
<![CDATA[
:1337  %b_load_47 = load i16* %b_addr_19, align 2

]]></Node>
<StgValue><ssdm name="b_load_47"/></StgValue>
</operation>

<operation id="1235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1341  %tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_44, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1344  %tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_45, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %res_addr_40 = getelementptr [64 x i16]* %res, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="res_addr_40"/></StgValue>
</operation>

<operation id="1238" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %res_addr_41 = getelementptr [64 x i16]* %res, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="res_addr_41"/></StgValue>
</operation>

<operation id="1239" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1068  store i16 %add_ln60_286, i16* %res_addr_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1240" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1084  store i16 %add_ln60_293, i16* %res_addr_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1241" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1085  %mul_ln60_336 = mul i16 %sext_ln60_24, %sext_ln60_104

]]></Node>
<StgValue><ssdm name="mul_ln60_336"/></StgValue>
</operation>

<operation id="1242" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1086  %mul_ln60_337 = mul i16 %sext_ln60_25, %sext_ln60_105

]]></Node>
<StgValue><ssdm name="mul_ln60_337"/></StgValue>
</operation>

<operation id="1243" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1087  %mul_ln60_338 = mul i16 %sext_ln60_26, %sext_ln60_106

]]></Node>
<StgValue><ssdm name="mul_ln60_338"/></StgValue>
</operation>

<operation id="1244" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1088  %mul_ln60_339 = mul i16 %sext_ln60_27, %sext_ln60_107

]]></Node>
<StgValue><ssdm name="mul_ln60_339"/></StgValue>
</operation>

<operation id="1245" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1089  %mul_ln60_340 = mul i16 %sext_ln60_28, %sext_ln60_108

]]></Node>
<StgValue><ssdm name="mul_ln60_340"/></StgValue>
</operation>

<operation id="1246" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1090  %mul_ln60_341 = mul i16 %sext_ln60_29, %sext_ln60_109

]]></Node>
<StgValue><ssdm name="mul_ln60_341"/></StgValue>
</operation>

<operation id="1247" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1091  %mul_ln60_342 = mul i16 %sext_ln60_30, %sext_ln60_110

]]></Node>
<StgValue><ssdm name="mul_ln60_342"/></StgValue>
</operation>

<operation id="1248" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1092  %mul_ln60_343 = mul i16 %sext_ln60_31, %sext_ln60_111

]]></Node>
<StgValue><ssdm name="mul_ln60_343"/></StgValue>
</operation>

<operation id="1249" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1093  %add_ln60_294 = add i16 %mul_ln60_336, %mul_ln60_337

]]></Node>
<StgValue><ssdm name="add_ln60_294"/></StgValue>
</operation>

<operation id="1250" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1094  %add_ln60_295 = add i16 %mul_ln60_339, %mul_ln60_338

]]></Node>
<StgValue><ssdm name="add_ln60_295"/></StgValue>
</operation>

<operation id="1251" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1095  %add_ln60_296 = add i16 %add_ln60_294, %add_ln60_295

]]></Node>
<StgValue><ssdm name="add_ln60_296"/></StgValue>
</operation>

<operation id="1252" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1096  %add_ln60_297 = add i16 %mul_ln60_341, %mul_ln60_340

]]></Node>
<StgValue><ssdm name="add_ln60_297"/></StgValue>
</operation>

<operation id="1253" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1097  %add_ln60_298 = add i16 %mul_ln60_343, %mul_ln60_342

]]></Node>
<StgValue><ssdm name="add_ln60_298"/></StgValue>
</operation>

<operation id="1254" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1098  %add_ln60_299 = add i16 %add_ln60_297, %add_ln60_298

]]></Node>
<StgValue><ssdm name="add_ln60_299"/></StgValue>
</operation>

<operation id="1255" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1099  %add_ln60_300 = add i16 %add_ln60_296, %add_ln60_299

]]></Node>
<StgValue><ssdm name="add_ln60_300"/></StgValue>
</operation>

<operation id="1256" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1101  %mul_ln60_344 = mul i16 %sext_ln60_32, %sext_ln60_104

]]></Node>
<StgValue><ssdm name="mul_ln60_344"/></StgValue>
</operation>

<operation id="1257" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1102  %mul_ln60_345 = mul i16 %sext_ln60_33, %sext_ln60_105

]]></Node>
<StgValue><ssdm name="mul_ln60_345"/></StgValue>
</operation>

<operation id="1258" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1103  %mul_ln60_346 = mul i16 %sext_ln60_34, %sext_ln60_106

]]></Node>
<StgValue><ssdm name="mul_ln60_346"/></StgValue>
</operation>

<operation id="1259" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1104  %mul_ln60_347 = mul i16 %sext_ln60_35, %sext_ln60_107

]]></Node>
<StgValue><ssdm name="mul_ln60_347"/></StgValue>
</operation>

<operation id="1260" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1105  %mul_ln60_348 = mul i16 %sext_ln60_36, %sext_ln60_108

]]></Node>
<StgValue><ssdm name="mul_ln60_348"/></StgValue>
</operation>

<operation id="1261" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1106  %mul_ln60_349 = mul i16 %sext_ln60_37, %sext_ln60_109

]]></Node>
<StgValue><ssdm name="mul_ln60_349"/></StgValue>
</operation>

<operation id="1262" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1107  %mul_ln60_350 = mul i16 %sext_ln60_38, %sext_ln60_110

]]></Node>
<StgValue><ssdm name="mul_ln60_350"/></StgValue>
</operation>

<operation id="1263" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1108  %mul_ln60_351 = mul i16 %sext_ln60_39, %sext_ln60_111

]]></Node>
<StgValue><ssdm name="mul_ln60_351"/></StgValue>
</operation>

<operation id="1264" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1109  %add_ln60_301 = add i16 %mul_ln60_344, %mul_ln60_345

]]></Node>
<StgValue><ssdm name="add_ln60_301"/></StgValue>
</operation>

<operation id="1265" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1110  %add_ln60_302 = add i16 %mul_ln60_347, %mul_ln60_346

]]></Node>
<StgValue><ssdm name="add_ln60_302"/></StgValue>
</operation>

<operation id="1266" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1111  %add_ln60_303 = add i16 %add_ln60_301, %add_ln60_302

]]></Node>
<StgValue><ssdm name="add_ln60_303"/></StgValue>
</operation>

<operation id="1267" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1112  %add_ln60_304 = add i16 %mul_ln60_349, %mul_ln60_348

]]></Node>
<StgValue><ssdm name="add_ln60_304"/></StgValue>
</operation>

<operation id="1268" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1113  %add_ln60_305 = add i16 %mul_ln60_351, %mul_ln60_350

]]></Node>
<StgValue><ssdm name="add_ln60_305"/></StgValue>
</operation>

<operation id="1269" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1114  %add_ln60_306 = add i16 %add_ln60_304, %add_ln60_305

]]></Node>
<StgValue><ssdm name="add_ln60_306"/></StgValue>
</operation>

<operation id="1270" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1115  %add_ln60_307 = add i16 %add_ln60_303, %add_ln60_306

]]></Node>
<StgValue><ssdm name="add_ln60_307"/></StgValue>
</operation>

<operation id="1271" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="5">
<![CDATA[
:1333  %b_load_46 = load i16* %b_addr_18, align 2

]]></Node>
<StgValue><ssdm name="b_load_46"/></StgValue>
</operation>

<operation id="1272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="16">
<![CDATA[
:1334  %trunc_ln60_74 = trunc i16 %b_load_46 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_74"/></StgValue>
</operation>

<operation id="1273" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="5">
<![CDATA[
:1337  %b_load_47 = load i16* %b_addr_19, align 2

]]></Node>
<StgValue><ssdm name="b_load_47"/></StgValue>
</operation>

<operation id="1274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="16">
<![CDATA[
:1338  %trunc_ln60_75 = trunc i16 %b_load_47 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_75"/></StgValue>
</operation>

<operation id="1275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1347  %tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_46, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1350  %tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_47, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1277" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="5">
<![CDATA[
:1361  %b_load_48 = load i16* %b_addr_20, align 2

]]></Node>
<StgValue><ssdm name="b_load_48"/></StgValue>
</operation>

<operation id="1278" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="5">
<![CDATA[
:1365  %b_load_49 = load i16* %b_addr_21, align 2

]]></Node>
<StgValue><ssdm name="b_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %res_addr_42 = getelementptr [64 x i16]* %res, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="res_addr_42"/></StgValue>
</operation>

<operation id="1280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %res_addr_43 = getelementptr [64 x i16]* %res, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="res_addr_43"/></StgValue>
</operation>

<operation id="1281" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1100  store i16 %add_ln60_300, i16* %res_addr_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1282" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1116  store i16 %add_ln60_307, i16* %res_addr_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1283" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1117  %mul_ln60_352 = mul i16 %sext_ln60_40, %sext_ln60_104

]]></Node>
<StgValue><ssdm name="mul_ln60_352"/></StgValue>
</operation>

<operation id="1284" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1118  %mul_ln60_353 = mul i16 %sext_ln60_41, %sext_ln60_105

]]></Node>
<StgValue><ssdm name="mul_ln60_353"/></StgValue>
</operation>

<operation id="1285" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1119  %mul_ln60_354 = mul i16 %sext_ln60_42, %sext_ln60_106

]]></Node>
<StgValue><ssdm name="mul_ln60_354"/></StgValue>
</operation>

<operation id="1286" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1120  %mul_ln60_355 = mul i16 %sext_ln60_43, %sext_ln60_107

]]></Node>
<StgValue><ssdm name="mul_ln60_355"/></StgValue>
</operation>

<operation id="1287" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1121  %mul_ln60_356 = mul i16 %sext_ln60_44, %sext_ln60_108

]]></Node>
<StgValue><ssdm name="mul_ln60_356"/></StgValue>
</operation>

<operation id="1288" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1122  %mul_ln60_357 = mul i16 %sext_ln60_45, %sext_ln60_109

]]></Node>
<StgValue><ssdm name="mul_ln60_357"/></StgValue>
</operation>

<operation id="1289" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1123  %mul_ln60_358 = mul i16 %sext_ln60_46, %sext_ln60_110

]]></Node>
<StgValue><ssdm name="mul_ln60_358"/></StgValue>
</operation>

<operation id="1290" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1124  %mul_ln60_359 = mul i16 %sext_ln60_47, %sext_ln60_111

]]></Node>
<StgValue><ssdm name="mul_ln60_359"/></StgValue>
</operation>

<operation id="1291" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1125  %add_ln60_308 = add i16 %mul_ln60_352, %mul_ln60_353

]]></Node>
<StgValue><ssdm name="add_ln60_308"/></StgValue>
</operation>

<operation id="1292" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1126  %add_ln60_309 = add i16 %mul_ln60_355, %mul_ln60_354

]]></Node>
<StgValue><ssdm name="add_ln60_309"/></StgValue>
</operation>

<operation id="1293" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1127  %add_ln60_310 = add i16 %add_ln60_308, %add_ln60_309

]]></Node>
<StgValue><ssdm name="add_ln60_310"/></StgValue>
</operation>

<operation id="1294" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1128  %add_ln60_311 = add i16 %mul_ln60_357, %mul_ln60_356

]]></Node>
<StgValue><ssdm name="add_ln60_311"/></StgValue>
</operation>

<operation id="1295" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1129  %add_ln60_312 = add i16 %mul_ln60_359, %mul_ln60_358

]]></Node>
<StgValue><ssdm name="add_ln60_312"/></StgValue>
</operation>

<operation id="1296" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1130  %add_ln60_313 = add i16 %add_ln60_311, %add_ln60_312

]]></Node>
<StgValue><ssdm name="add_ln60_313"/></StgValue>
</operation>

<operation id="1297" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1131  %add_ln60_314 = add i16 %add_ln60_310, %add_ln60_313

]]></Node>
<StgValue><ssdm name="add_ln60_314"/></StgValue>
</operation>

<operation id="1298" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1133  %mul_ln60_360 = mul i16 %sext_ln60_48, %sext_ln60_104

]]></Node>
<StgValue><ssdm name="mul_ln60_360"/></StgValue>
</operation>

<operation id="1299" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1134  %mul_ln60_361 = mul i16 %sext_ln60_49, %sext_ln60_105

]]></Node>
<StgValue><ssdm name="mul_ln60_361"/></StgValue>
</operation>

<operation id="1300" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1135  %mul_ln60_362 = mul i16 %sext_ln60_50, %sext_ln60_106

]]></Node>
<StgValue><ssdm name="mul_ln60_362"/></StgValue>
</operation>

<operation id="1301" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1136  %mul_ln60_363 = mul i16 %sext_ln60_51, %sext_ln60_107

]]></Node>
<StgValue><ssdm name="mul_ln60_363"/></StgValue>
</operation>

<operation id="1302" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1137  %mul_ln60_364 = mul i16 %sext_ln60_52, %sext_ln60_108

]]></Node>
<StgValue><ssdm name="mul_ln60_364"/></StgValue>
</operation>

<operation id="1303" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1138  %mul_ln60_365 = mul i16 %sext_ln60_53, %sext_ln60_109

]]></Node>
<StgValue><ssdm name="mul_ln60_365"/></StgValue>
</operation>

<operation id="1304" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1139  %mul_ln60_366 = mul i16 %sext_ln60_54, %sext_ln60_110

]]></Node>
<StgValue><ssdm name="mul_ln60_366"/></StgValue>
</operation>

<operation id="1305" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1140  %mul_ln60_367 = mul i16 %sext_ln60_55, %sext_ln60_111

]]></Node>
<StgValue><ssdm name="mul_ln60_367"/></StgValue>
</operation>

<operation id="1306" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1141  %add_ln60_315 = add i16 %mul_ln60_360, %mul_ln60_361

]]></Node>
<StgValue><ssdm name="add_ln60_315"/></StgValue>
</operation>

<operation id="1307" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1142  %add_ln60_316 = add i16 %mul_ln60_363, %mul_ln60_362

]]></Node>
<StgValue><ssdm name="add_ln60_316"/></StgValue>
</operation>

<operation id="1308" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1143  %add_ln60_317 = add i16 %add_ln60_315, %add_ln60_316

]]></Node>
<StgValue><ssdm name="add_ln60_317"/></StgValue>
</operation>

<operation id="1309" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1144  %add_ln60_318 = add i16 %mul_ln60_365, %mul_ln60_364

]]></Node>
<StgValue><ssdm name="add_ln60_318"/></StgValue>
</operation>

<operation id="1310" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1145  %add_ln60_319 = add i16 %mul_ln60_367, %mul_ln60_366

]]></Node>
<StgValue><ssdm name="add_ln60_319"/></StgValue>
</operation>

<operation id="1311" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1146  %add_ln60_320 = add i16 %add_ln60_318, %add_ln60_319

]]></Node>
<StgValue><ssdm name="add_ln60_320"/></StgValue>
</operation>

<operation id="1312" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1147  %add_ln60_321 = add i16 %add_ln60_317, %add_ln60_320

]]></Node>
<StgValue><ssdm name="add_ln60_321"/></StgValue>
</operation>

<operation id="1313" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="5">
<![CDATA[
:1361  %b_load_48 = load i16* %b_addr_20, align 2

]]></Node>
<StgValue><ssdm name="b_load_48"/></StgValue>
</operation>

<operation id="1314" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="16">
<![CDATA[
:1362  %trunc_ln60_76 = trunc i16 %b_load_48 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_76"/></StgValue>
</operation>

<operation id="1315" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="5">
<![CDATA[
:1365  %b_load_49 = load i16* %b_addr_21, align 2

]]></Node>
<StgValue><ssdm name="b_load_49"/></StgValue>
</operation>

<operation id="1316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="16">
<![CDATA[
:1366  %trunc_ln60_77 = trunc i16 %b_load_49 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_77"/></StgValue>
</operation>

<operation id="1317" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="5">
<![CDATA[
:1369  %b_load_50 = load i16* %b_addr_22, align 2

]]></Node>
<StgValue><ssdm name="b_load_50"/></StgValue>
</operation>

<operation id="1318" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="5">
<![CDATA[
:1373  %b_load_51 = load i16* %b_addr_23, align 2

]]></Node>
<StgValue><ssdm name="b_load_51"/></StgValue>
</operation>

<operation id="1319" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1377  %tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_48, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1380  %tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_49, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %res_addr_44 = getelementptr [64 x i16]* %res, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="res_addr_44"/></StgValue>
</operation>

<operation id="1322" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %res_addr_45 = getelementptr [64 x i16]* %res, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="res_addr_45"/></StgValue>
</operation>

<operation id="1323" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1132  store i16 %add_ln60_314, i16* %res_addr_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1324" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1148  store i16 %add_ln60_321, i16* %res_addr_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1325" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1149  %mul_ln60_368 = mul i16 %sext_ln60_56, %sext_ln60_104

]]></Node>
<StgValue><ssdm name="mul_ln60_368"/></StgValue>
</operation>

<operation id="1326" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1150  %mul_ln60_369 = mul i16 %sext_ln60_57, %sext_ln60_105

]]></Node>
<StgValue><ssdm name="mul_ln60_369"/></StgValue>
</operation>

<operation id="1327" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1151  %mul_ln60_370 = mul i16 %sext_ln60_58, %sext_ln60_106

]]></Node>
<StgValue><ssdm name="mul_ln60_370"/></StgValue>
</operation>

<operation id="1328" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1152  %mul_ln60_371 = mul i16 %sext_ln60_59, %sext_ln60_107

]]></Node>
<StgValue><ssdm name="mul_ln60_371"/></StgValue>
</operation>

<operation id="1329" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1153  %mul_ln60_372 = mul i16 %sext_ln60_60, %sext_ln60_108

]]></Node>
<StgValue><ssdm name="mul_ln60_372"/></StgValue>
</operation>

<operation id="1330" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1154  %mul_ln60_373 = mul i16 %sext_ln60_61, %sext_ln60_109

]]></Node>
<StgValue><ssdm name="mul_ln60_373"/></StgValue>
</operation>

<operation id="1331" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1155  %mul_ln60_374 = mul i16 %sext_ln60_62, %sext_ln60_110

]]></Node>
<StgValue><ssdm name="mul_ln60_374"/></StgValue>
</operation>

<operation id="1332" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1156  %mul_ln60_375 = mul i16 %sext_ln60_63, %sext_ln60_111

]]></Node>
<StgValue><ssdm name="mul_ln60_375"/></StgValue>
</operation>

<operation id="1333" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1157  %add_ln60_322 = add i16 %mul_ln60_368, %mul_ln60_369

]]></Node>
<StgValue><ssdm name="add_ln60_322"/></StgValue>
</operation>

<operation id="1334" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1158  %add_ln60_323 = add i16 %mul_ln60_371, %mul_ln60_370

]]></Node>
<StgValue><ssdm name="add_ln60_323"/></StgValue>
</operation>

<operation id="1335" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1159  %add_ln60_324 = add i16 %add_ln60_322, %add_ln60_323

]]></Node>
<StgValue><ssdm name="add_ln60_324"/></StgValue>
</operation>

<operation id="1336" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1160  %add_ln60_325 = add i16 %mul_ln60_373, %mul_ln60_372

]]></Node>
<StgValue><ssdm name="add_ln60_325"/></StgValue>
</operation>

<operation id="1337" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1161  %add_ln60_326 = add i16 %mul_ln60_375, %mul_ln60_374

]]></Node>
<StgValue><ssdm name="add_ln60_326"/></StgValue>
</operation>

<operation id="1338" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1162  %add_ln60_327 = add i16 %add_ln60_325, %add_ln60_326

]]></Node>
<StgValue><ssdm name="add_ln60_327"/></StgValue>
</operation>

<operation id="1339" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1163  %add_ln60_328 = add i16 %add_ln60_324, %add_ln60_327

]]></Node>
<StgValue><ssdm name="add_ln60_328"/></StgValue>
</operation>

<operation id="1340" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1165  %mul_ln60_376 = mul i16 %sext_ln60_64, %sext_ln60_104

]]></Node>
<StgValue><ssdm name="mul_ln60_376"/></StgValue>
</operation>

<operation id="1341" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1166  %mul_ln60_377 = mul i16 %sext_ln60_65, %sext_ln60_105

]]></Node>
<StgValue><ssdm name="mul_ln60_377"/></StgValue>
</operation>

<operation id="1342" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1167  %mul_ln60_378 = mul i16 %sext_ln60_66, %sext_ln60_106

]]></Node>
<StgValue><ssdm name="mul_ln60_378"/></StgValue>
</operation>

<operation id="1343" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1168  %mul_ln60_379 = mul i16 %sext_ln60_67, %sext_ln60_107

]]></Node>
<StgValue><ssdm name="mul_ln60_379"/></StgValue>
</operation>

<operation id="1344" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1169  %mul_ln60_380 = mul i16 %sext_ln60_68, %sext_ln60_108

]]></Node>
<StgValue><ssdm name="mul_ln60_380"/></StgValue>
</operation>

<operation id="1345" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1170  %mul_ln60_381 = mul i16 %sext_ln60_69, %sext_ln60_109

]]></Node>
<StgValue><ssdm name="mul_ln60_381"/></StgValue>
</operation>

<operation id="1346" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1171  %mul_ln60_382 = mul i16 %sext_ln60_70, %sext_ln60_110

]]></Node>
<StgValue><ssdm name="mul_ln60_382"/></StgValue>
</operation>

<operation id="1347" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1172  %mul_ln60_383 = mul i16 %sext_ln60_71, %sext_ln60_111

]]></Node>
<StgValue><ssdm name="mul_ln60_383"/></StgValue>
</operation>

<operation id="1348" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1173  %add_ln60_329 = add i16 %mul_ln60_376, %mul_ln60_377

]]></Node>
<StgValue><ssdm name="add_ln60_329"/></StgValue>
</operation>

<operation id="1349" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1174  %add_ln60_330 = add i16 %mul_ln60_379, %mul_ln60_378

]]></Node>
<StgValue><ssdm name="add_ln60_330"/></StgValue>
</operation>

<operation id="1350" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1175  %add_ln60_331 = add i16 %add_ln60_329, %add_ln60_330

]]></Node>
<StgValue><ssdm name="add_ln60_331"/></StgValue>
</operation>

<operation id="1351" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1176  %add_ln60_332 = add i16 %mul_ln60_381, %mul_ln60_380

]]></Node>
<StgValue><ssdm name="add_ln60_332"/></StgValue>
</operation>

<operation id="1352" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1177  %add_ln60_333 = add i16 %mul_ln60_383, %mul_ln60_382

]]></Node>
<StgValue><ssdm name="add_ln60_333"/></StgValue>
</operation>

<operation id="1353" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1178  %add_ln60_334 = add i16 %add_ln60_332, %add_ln60_333

]]></Node>
<StgValue><ssdm name="add_ln60_334"/></StgValue>
</operation>

<operation id="1354" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1179  %add_ln60_335 = add i16 %add_ln60_331, %add_ln60_334

]]></Node>
<StgValue><ssdm name="add_ln60_335"/></StgValue>
</operation>

<operation id="1355" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="5">
<![CDATA[
:1369  %b_load_50 = load i16* %b_addr_22, align 2

]]></Node>
<StgValue><ssdm name="b_load_50"/></StgValue>
</operation>

<operation id="1356" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="16">
<![CDATA[
:1370  %trunc_ln60_78 = trunc i16 %b_load_50 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_78"/></StgValue>
</operation>

<operation id="1357" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="5">
<![CDATA[
:1373  %b_load_51 = load i16* %b_addr_23, align 2

]]></Node>
<StgValue><ssdm name="b_load_51"/></StgValue>
</operation>

<operation id="1358" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="16">
<![CDATA[
:1374  %trunc_ln60_79 = trunc i16 %b_load_51 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_79"/></StgValue>
</operation>

<operation id="1359" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1383  %tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_50, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1360" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1386  %tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_51, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1361" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="5">
<![CDATA[
:1397  %b_load_52 = load i16* %b_addr_24, align 2

]]></Node>
<StgValue><ssdm name="b_load_52"/></StgValue>
</operation>

<operation id="1362" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="5">
<![CDATA[
:1401  %b_load_53 = load i16* %b_addr_25, align 2

]]></Node>
<StgValue><ssdm name="b_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1363" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %res_addr_46 = getelementptr [64 x i16]* %res, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="res_addr_46"/></StgValue>
</operation>

<operation id="1364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %res_addr_47 = getelementptr [64 x i16]* %res, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="res_addr_47"/></StgValue>
</operation>

<operation id="1365" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1164  store i16 %add_ln60_328, i16* %res_addr_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1366" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1180  store i16 %add_ln60_335, i16* %res_addr_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1367" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="8">
<![CDATA[
:1183  %sext_ln60_112 = sext i8 %trunc_ln60_56 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_112"/></StgValue>
</operation>

<operation id="1368" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1184  %mul_ln60_384 = mul i16 %sext_ln60_1, %sext_ln60_112

]]></Node>
<StgValue><ssdm name="mul_ln60_384"/></StgValue>
</operation>

<operation id="1369" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="8">
<![CDATA[
:1187  %sext_ln60_113 = sext i8 %trunc_ln60_57 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_113"/></StgValue>
</operation>

<operation id="1370" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1188  %mul_ln60_385 = mul i16 %sext_ln60_3, %sext_ln60_113

]]></Node>
<StgValue><ssdm name="mul_ln60_385"/></StgValue>
</operation>

<operation id="1371" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="8">
<![CDATA[
:1191  %sext_ln60_114 = sext i8 %trunc_ln60_58 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_114"/></StgValue>
</operation>

<operation id="1372" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1192  %mul_ln60_386 = mul i16 %sext_ln60_5, %sext_ln60_114

]]></Node>
<StgValue><ssdm name="mul_ln60_386"/></StgValue>
</operation>

<operation id="1373" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="8">
<![CDATA[
:1195  %sext_ln60_115 = sext i8 %trunc_ln60_59 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_115"/></StgValue>
</operation>

<operation id="1374" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1196  %mul_ln60_387 = mul i16 %sext_ln60_7, %sext_ln60_115

]]></Node>
<StgValue><ssdm name="mul_ln60_387"/></StgValue>
</operation>

<operation id="1375" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="8">
<![CDATA[
:1198  %sext_ln60_116 = sext i8 %tmp_56 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_116"/></StgValue>
</operation>

<operation id="1376" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1199  %mul_ln60_388 = mul i16 %sext_ln60_9, %sext_ln60_116

]]></Node>
<StgValue><ssdm name="mul_ln60_388"/></StgValue>
</operation>

<operation id="1377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="8">
<![CDATA[
:1201  %sext_ln60_117 = sext i8 %tmp_57 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_117"/></StgValue>
</operation>

<operation id="1378" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1202  %mul_ln60_389 = mul i16 %sext_ln60_11, %sext_ln60_117

]]></Node>
<StgValue><ssdm name="mul_ln60_389"/></StgValue>
</operation>

<operation id="1379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="8">
<![CDATA[
:1204  %sext_ln60_118 = sext i8 %tmp_58 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_118"/></StgValue>
</operation>

<operation id="1380" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1205  %mul_ln60_390 = mul i16 %sext_ln60_13, %sext_ln60_118

]]></Node>
<StgValue><ssdm name="mul_ln60_390"/></StgValue>
</operation>

<operation id="1381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="8">
<![CDATA[
:1207  %sext_ln60_119 = sext i8 %tmp_59 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_119"/></StgValue>
</operation>

<operation id="1382" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1208  %mul_ln60_391 = mul i16 %sext_ln60_15, %sext_ln60_119

]]></Node>
<StgValue><ssdm name="mul_ln60_391"/></StgValue>
</operation>

<operation id="1383" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1209  %add_ln60_336 = add i16 %mul_ln60_384, %mul_ln60_385

]]></Node>
<StgValue><ssdm name="add_ln60_336"/></StgValue>
</operation>

<operation id="1384" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1210  %add_ln60_337 = add i16 %mul_ln60_387, %mul_ln60_386

]]></Node>
<StgValue><ssdm name="add_ln60_337"/></StgValue>
</operation>

<operation id="1385" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1211  %add_ln60_338 = add i16 %add_ln60_336, %add_ln60_337

]]></Node>
<StgValue><ssdm name="add_ln60_338"/></StgValue>
</operation>

<operation id="1386" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1212  %add_ln60_339 = add i16 %mul_ln60_389, %mul_ln60_388

]]></Node>
<StgValue><ssdm name="add_ln60_339"/></StgValue>
</operation>

<operation id="1387" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1213  %add_ln60_340 = add i16 %mul_ln60_391, %mul_ln60_390

]]></Node>
<StgValue><ssdm name="add_ln60_340"/></StgValue>
</operation>

<operation id="1388" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1214  %add_ln60_341 = add i16 %add_ln60_339, %add_ln60_340

]]></Node>
<StgValue><ssdm name="add_ln60_341"/></StgValue>
</operation>

<operation id="1389" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1215  %add_ln60_342 = add i16 %add_ln60_338, %add_ln60_341

]]></Node>
<StgValue><ssdm name="add_ln60_342"/></StgValue>
</operation>

<operation id="1390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="8">
<![CDATA[
:1219  %sext_ln60_120 = sext i8 %trunc_ln60_60 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_120"/></StgValue>
</operation>

<operation id="1391" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1220  %mul_ln60_392 = mul i16 %sext_ln60_120, %sext_ln60_112

]]></Node>
<StgValue><ssdm name="mul_ln60_392"/></StgValue>
</operation>

<operation id="1392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="8">
<![CDATA[
:1223  %sext_ln60_121 = sext i8 %trunc_ln60_61 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_121"/></StgValue>
</operation>

<operation id="1393" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1224  %mul_ln60_393 = mul i16 %sext_ln60_121, %sext_ln60_113

]]></Node>
<StgValue><ssdm name="mul_ln60_393"/></StgValue>
</operation>

<operation id="1394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="8">
<![CDATA[
:1227  %sext_ln60_122 = sext i8 %trunc_ln60_62 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_122"/></StgValue>
</operation>

<operation id="1395" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1228  %mul_ln60_394 = mul i16 %sext_ln60_122, %sext_ln60_114

]]></Node>
<StgValue><ssdm name="mul_ln60_394"/></StgValue>
</operation>

<operation id="1396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="8">
<![CDATA[
:1231  %sext_ln60_123 = sext i8 %trunc_ln60_63 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_123"/></StgValue>
</operation>

<operation id="1397" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1232  %mul_ln60_395 = mul i16 %sext_ln60_123, %sext_ln60_115

]]></Node>
<StgValue><ssdm name="mul_ln60_395"/></StgValue>
</operation>

<operation id="1398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="8">
<![CDATA[
:1234  %sext_ln60_124 = sext i8 %tmp_60 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_124"/></StgValue>
</operation>

<operation id="1399" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1235  %mul_ln60_396 = mul i16 %sext_ln60_124, %sext_ln60_116

]]></Node>
<StgValue><ssdm name="mul_ln60_396"/></StgValue>
</operation>

<operation id="1400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="8">
<![CDATA[
:1237  %sext_ln60_125 = sext i8 %tmp_61 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_125"/></StgValue>
</operation>

<operation id="1401" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1238  %mul_ln60_397 = mul i16 %sext_ln60_125, %sext_ln60_117

]]></Node>
<StgValue><ssdm name="mul_ln60_397"/></StgValue>
</operation>

<operation id="1402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="8">
<![CDATA[
:1240  %sext_ln60_126 = sext i8 %tmp_62 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_126"/></StgValue>
</operation>

<operation id="1403" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1241  %mul_ln60_398 = mul i16 %sext_ln60_126, %sext_ln60_118

]]></Node>
<StgValue><ssdm name="mul_ln60_398"/></StgValue>
</operation>

<operation id="1404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="8">
<![CDATA[
:1243  %sext_ln60_127 = sext i8 %tmp_63 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_127"/></StgValue>
</operation>

<operation id="1405" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1244  %mul_ln60_399 = mul i16 %sext_ln60_127, %sext_ln60_119

]]></Node>
<StgValue><ssdm name="mul_ln60_399"/></StgValue>
</operation>

<operation id="1406" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1245  %add_ln60_343 = add i16 %mul_ln60_392, %mul_ln60_393

]]></Node>
<StgValue><ssdm name="add_ln60_343"/></StgValue>
</operation>

<operation id="1407" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1246  %add_ln60_344 = add i16 %mul_ln60_395, %mul_ln60_394

]]></Node>
<StgValue><ssdm name="add_ln60_344"/></StgValue>
</operation>

<operation id="1408" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1247  %add_ln60_345 = add i16 %add_ln60_343, %add_ln60_344

]]></Node>
<StgValue><ssdm name="add_ln60_345"/></StgValue>
</operation>

<operation id="1409" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1248  %add_ln60_346 = add i16 %mul_ln60_397, %mul_ln60_396

]]></Node>
<StgValue><ssdm name="add_ln60_346"/></StgValue>
</operation>

<operation id="1410" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1249  %add_ln60_347 = add i16 %mul_ln60_399, %mul_ln60_398

]]></Node>
<StgValue><ssdm name="add_ln60_347"/></StgValue>
</operation>

<operation id="1411" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1250  %add_ln60_348 = add i16 %add_ln60_346, %add_ln60_347

]]></Node>
<StgValue><ssdm name="add_ln60_348"/></StgValue>
</operation>

<operation id="1412" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1251  %add_ln60_349 = add i16 %add_ln60_345, %add_ln60_348

]]></Node>
<StgValue><ssdm name="add_ln60_349"/></StgValue>
</operation>

<operation id="1413" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="5">
<![CDATA[
:1397  %b_load_52 = load i16* %b_addr_24, align 2

]]></Node>
<StgValue><ssdm name="b_load_52"/></StgValue>
</operation>

<operation id="1414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="16">
<![CDATA[
:1398  %trunc_ln60_80 = trunc i16 %b_load_52 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_80"/></StgValue>
</operation>

<operation id="1415" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="5">
<![CDATA[
:1401  %b_load_53 = load i16* %b_addr_25, align 2

]]></Node>
<StgValue><ssdm name="b_load_53"/></StgValue>
</operation>

<operation id="1416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="16">
<![CDATA[
:1402  %trunc_ln60_81 = trunc i16 %b_load_53 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_81"/></StgValue>
</operation>

<operation id="1417" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="5">
<![CDATA[
:1405  %b_load_54 = load i16* %b_addr_26, align 2

]]></Node>
<StgValue><ssdm name="b_load_54"/></StgValue>
</operation>

<operation id="1418" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="5">
<![CDATA[
:1409  %b_load_55 = load i16* %b_addr_27, align 2

]]></Node>
<StgValue><ssdm name="b_load_55"/></StgValue>
</operation>

<operation id="1419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1413  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_52, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1416  %tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_53, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %res_addr_48 = getelementptr [64 x i16]* %res, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="res_addr_48"/></StgValue>
</operation>

<operation id="1422" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %res_addr_49 = getelementptr [64 x i16]* %res, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="res_addr_49"/></StgValue>
</operation>

<operation id="1423" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1216  store i16 %add_ln60_342, i16* %res_addr_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1424" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1252  store i16 %add_ln60_349, i16* %res_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="8">
<![CDATA[
:1255  %sext_ln60_128 = sext i8 %trunc_ln60_64 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_128"/></StgValue>
</operation>

<operation id="1426" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1256  %mul_ln60_400 = mul i16 %sext_ln60_128, %sext_ln60_112

]]></Node>
<StgValue><ssdm name="mul_ln60_400"/></StgValue>
</operation>

<operation id="1427" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="8">
<![CDATA[
:1259  %sext_ln60_129 = sext i8 %trunc_ln60_65 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_129"/></StgValue>
</operation>

<operation id="1428" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1260  %mul_ln60_401 = mul i16 %sext_ln60_129, %sext_ln60_113

]]></Node>
<StgValue><ssdm name="mul_ln60_401"/></StgValue>
</operation>

<operation id="1429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="8">
<![CDATA[
:1263  %sext_ln60_130 = sext i8 %trunc_ln60_66 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_130"/></StgValue>
</operation>

<operation id="1430" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1264  %mul_ln60_402 = mul i16 %sext_ln60_130, %sext_ln60_114

]]></Node>
<StgValue><ssdm name="mul_ln60_402"/></StgValue>
</operation>

<operation id="1431" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="8">
<![CDATA[
:1267  %sext_ln60_131 = sext i8 %trunc_ln60_67 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_131"/></StgValue>
</operation>

<operation id="1432" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1268  %mul_ln60_403 = mul i16 %sext_ln60_131, %sext_ln60_115

]]></Node>
<StgValue><ssdm name="mul_ln60_403"/></StgValue>
</operation>

<operation id="1433" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="8">
<![CDATA[
:1270  %sext_ln60_132 = sext i8 %tmp_64 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_132"/></StgValue>
</operation>

<operation id="1434" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1271  %mul_ln60_404 = mul i16 %sext_ln60_132, %sext_ln60_116

]]></Node>
<StgValue><ssdm name="mul_ln60_404"/></StgValue>
</operation>

<operation id="1435" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="8">
<![CDATA[
:1273  %sext_ln60_133 = sext i8 %tmp_65 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_133"/></StgValue>
</operation>

<operation id="1436" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1274  %mul_ln60_405 = mul i16 %sext_ln60_133, %sext_ln60_117

]]></Node>
<StgValue><ssdm name="mul_ln60_405"/></StgValue>
</operation>

<operation id="1437" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="8">
<![CDATA[
:1276  %sext_ln60_134 = sext i8 %tmp_66 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_134"/></StgValue>
</operation>

<operation id="1438" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1277  %mul_ln60_406 = mul i16 %sext_ln60_134, %sext_ln60_118

]]></Node>
<StgValue><ssdm name="mul_ln60_406"/></StgValue>
</operation>

<operation id="1439" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="8">
<![CDATA[
:1279  %sext_ln60_135 = sext i8 %tmp_67 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_135"/></StgValue>
</operation>

<operation id="1440" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1280  %mul_ln60_407 = mul i16 %sext_ln60_135, %sext_ln60_119

]]></Node>
<StgValue><ssdm name="mul_ln60_407"/></StgValue>
</operation>

<operation id="1441" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1281  %add_ln60_350 = add i16 %mul_ln60_400, %mul_ln60_401

]]></Node>
<StgValue><ssdm name="add_ln60_350"/></StgValue>
</operation>

<operation id="1442" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1282  %add_ln60_351 = add i16 %mul_ln60_403, %mul_ln60_402

]]></Node>
<StgValue><ssdm name="add_ln60_351"/></StgValue>
</operation>

<operation id="1443" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1283  %add_ln60_352 = add i16 %add_ln60_350, %add_ln60_351

]]></Node>
<StgValue><ssdm name="add_ln60_352"/></StgValue>
</operation>

<operation id="1444" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1284  %add_ln60_353 = add i16 %mul_ln60_405, %mul_ln60_404

]]></Node>
<StgValue><ssdm name="add_ln60_353"/></StgValue>
</operation>

<operation id="1445" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1285  %add_ln60_354 = add i16 %mul_ln60_407, %mul_ln60_406

]]></Node>
<StgValue><ssdm name="add_ln60_354"/></StgValue>
</operation>

<operation id="1446" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1286  %add_ln60_355 = add i16 %add_ln60_353, %add_ln60_354

]]></Node>
<StgValue><ssdm name="add_ln60_355"/></StgValue>
</operation>

<operation id="1447" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1287  %add_ln60_356 = add i16 %add_ln60_352, %add_ln60_355

]]></Node>
<StgValue><ssdm name="add_ln60_356"/></StgValue>
</operation>

<operation id="1448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="8">
<![CDATA[
:1291  %sext_ln60_136 = sext i8 %trunc_ln60_68 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_136"/></StgValue>
</operation>

<operation id="1449" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1292  %mul_ln60_408 = mul i16 %sext_ln60_136, %sext_ln60_112

]]></Node>
<StgValue><ssdm name="mul_ln60_408"/></StgValue>
</operation>

<operation id="1450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="8">
<![CDATA[
:1295  %sext_ln60_137 = sext i8 %trunc_ln60_69 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_137"/></StgValue>
</operation>

<operation id="1451" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1296  %mul_ln60_409 = mul i16 %sext_ln60_137, %sext_ln60_113

]]></Node>
<StgValue><ssdm name="mul_ln60_409"/></StgValue>
</operation>

<operation id="1452" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="8">
<![CDATA[
:1299  %sext_ln60_138 = sext i8 %trunc_ln60_70 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_138"/></StgValue>
</operation>

<operation id="1453" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1300  %mul_ln60_410 = mul i16 %sext_ln60_138, %sext_ln60_114

]]></Node>
<StgValue><ssdm name="mul_ln60_410"/></StgValue>
</operation>

<operation id="1454" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="8">
<![CDATA[
:1303  %sext_ln60_139 = sext i8 %trunc_ln60_71 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_139"/></StgValue>
</operation>

<operation id="1455" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1304  %mul_ln60_411 = mul i16 %sext_ln60_139, %sext_ln60_115

]]></Node>
<StgValue><ssdm name="mul_ln60_411"/></StgValue>
</operation>

<operation id="1456" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="8">
<![CDATA[
:1306  %sext_ln60_140 = sext i8 %tmp_68 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_140"/></StgValue>
</operation>

<operation id="1457" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1307  %mul_ln60_412 = mul i16 %sext_ln60_140, %sext_ln60_116

]]></Node>
<StgValue><ssdm name="mul_ln60_412"/></StgValue>
</operation>

<operation id="1458" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="8">
<![CDATA[
:1309  %sext_ln60_141 = sext i8 %tmp_69 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_141"/></StgValue>
</operation>

<operation id="1459" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1310  %mul_ln60_413 = mul i16 %sext_ln60_141, %sext_ln60_117

]]></Node>
<StgValue><ssdm name="mul_ln60_413"/></StgValue>
</operation>

<operation id="1460" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="8">
<![CDATA[
:1312  %sext_ln60_142 = sext i8 %tmp_70 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_142"/></StgValue>
</operation>

<operation id="1461" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1313  %mul_ln60_414 = mul i16 %sext_ln60_142, %sext_ln60_118

]]></Node>
<StgValue><ssdm name="mul_ln60_414"/></StgValue>
</operation>

<operation id="1462" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="8">
<![CDATA[
:1315  %sext_ln60_143 = sext i8 %tmp_71 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_143"/></StgValue>
</operation>

<operation id="1463" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1316  %mul_ln60_415 = mul i16 %sext_ln60_143, %sext_ln60_119

]]></Node>
<StgValue><ssdm name="mul_ln60_415"/></StgValue>
</operation>

<operation id="1464" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1317  %add_ln60_357 = add i16 %mul_ln60_408, %mul_ln60_409

]]></Node>
<StgValue><ssdm name="add_ln60_357"/></StgValue>
</operation>

<operation id="1465" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1318  %add_ln60_358 = add i16 %mul_ln60_411, %mul_ln60_410

]]></Node>
<StgValue><ssdm name="add_ln60_358"/></StgValue>
</operation>

<operation id="1466" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1319  %add_ln60_359 = add i16 %add_ln60_357, %add_ln60_358

]]></Node>
<StgValue><ssdm name="add_ln60_359"/></StgValue>
</operation>

<operation id="1467" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1320  %add_ln60_360 = add i16 %mul_ln60_413, %mul_ln60_412

]]></Node>
<StgValue><ssdm name="add_ln60_360"/></StgValue>
</operation>

<operation id="1468" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1321  %add_ln60_361 = add i16 %mul_ln60_415, %mul_ln60_414

]]></Node>
<StgValue><ssdm name="add_ln60_361"/></StgValue>
</operation>

<operation id="1469" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1322  %add_ln60_362 = add i16 %add_ln60_360, %add_ln60_361

]]></Node>
<StgValue><ssdm name="add_ln60_362"/></StgValue>
</operation>

<operation id="1470" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1323  %add_ln60_363 = add i16 %add_ln60_359, %add_ln60_362

]]></Node>
<StgValue><ssdm name="add_ln60_363"/></StgValue>
</operation>

<operation id="1471" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="5">
<![CDATA[
:1405  %b_load_54 = load i16* %b_addr_26, align 2

]]></Node>
<StgValue><ssdm name="b_load_54"/></StgValue>
</operation>

<operation id="1472" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="16">
<![CDATA[
:1406  %trunc_ln60_82 = trunc i16 %b_load_54 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_82"/></StgValue>
</operation>

<operation id="1473" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="5">
<![CDATA[
:1409  %b_load_55 = load i16* %b_addr_27, align 2

]]></Node>
<StgValue><ssdm name="b_load_55"/></StgValue>
</operation>

<operation id="1474" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="16">
<![CDATA[
:1410  %trunc_ln60_83 = trunc i16 %b_load_55 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_83"/></StgValue>
</operation>

<operation id="1475" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1419  %tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_54, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1476" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1422  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_55, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1477" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="5">
<![CDATA[
:1433  %b_load_56 = load i16* %b_addr_28, align 2

]]></Node>
<StgValue><ssdm name="b_load_56"/></StgValue>
</operation>

<operation id="1478" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="5">
<![CDATA[
:1437  %b_load_57 = load i16* %b_addr_29, align 2

]]></Node>
<StgValue><ssdm name="b_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %res_addr_50 = getelementptr [64 x i16]* %res, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="res_addr_50"/></StgValue>
</operation>

<operation id="1480" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %res_addr_51 = getelementptr [64 x i16]* %res, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="res_addr_51"/></StgValue>
</operation>

<operation id="1481" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1288  store i16 %add_ln60_356, i16* %res_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1482" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1324  store i16 %add_ln60_363, i16* %res_addr_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1483" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="8">
<![CDATA[
:1327  %sext_ln60_144 = sext i8 %trunc_ln60_72 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_144"/></StgValue>
</operation>

<operation id="1484" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1328  %mul_ln60_416 = mul i16 %sext_ln60_144, %sext_ln60_112

]]></Node>
<StgValue><ssdm name="mul_ln60_416"/></StgValue>
</operation>

<operation id="1485" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="8">
<![CDATA[
:1331  %sext_ln60_145 = sext i8 %trunc_ln60_73 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_145"/></StgValue>
</operation>

<operation id="1486" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1332  %mul_ln60_417 = mul i16 %sext_ln60_145, %sext_ln60_113

]]></Node>
<StgValue><ssdm name="mul_ln60_417"/></StgValue>
</operation>

<operation id="1487" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="8">
<![CDATA[
:1335  %sext_ln60_146 = sext i8 %trunc_ln60_74 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_146"/></StgValue>
</operation>

<operation id="1488" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1336  %mul_ln60_418 = mul i16 %sext_ln60_146, %sext_ln60_114

]]></Node>
<StgValue><ssdm name="mul_ln60_418"/></StgValue>
</operation>

<operation id="1489" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="8">
<![CDATA[
:1339  %sext_ln60_147 = sext i8 %trunc_ln60_75 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_147"/></StgValue>
</operation>

<operation id="1490" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1340  %mul_ln60_419 = mul i16 %sext_ln60_147, %sext_ln60_115

]]></Node>
<StgValue><ssdm name="mul_ln60_419"/></StgValue>
</operation>

<operation id="1491" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="8">
<![CDATA[
:1342  %sext_ln60_148 = sext i8 %tmp_72 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_148"/></StgValue>
</operation>

<operation id="1492" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1343  %mul_ln60_420 = mul i16 %sext_ln60_148, %sext_ln60_116

]]></Node>
<StgValue><ssdm name="mul_ln60_420"/></StgValue>
</operation>

<operation id="1493" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="8">
<![CDATA[
:1345  %sext_ln60_149 = sext i8 %tmp_73 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_149"/></StgValue>
</operation>

<operation id="1494" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1346  %mul_ln60_421 = mul i16 %sext_ln60_149, %sext_ln60_117

]]></Node>
<StgValue><ssdm name="mul_ln60_421"/></StgValue>
</operation>

<operation id="1495" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="8">
<![CDATA[
:1348  %sext_ln60_150 = sext i8 %tmp_74 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_150"/></StgValue>
</operation>

<operation id="1496" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1349  %mul_ln60_422 = mul i16 %sext_ln60_150, %sext_ln60_118

]]></Node>
<StgValue><ssdm name="mul_ln60_422"/></StgValue>
</operation>

<operation id="1497" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="8">
<![CDATA[
:1351  %sext_ln60_151 = sext i8 %tmp_75 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_151"/></StgValue>
</operation>

<operation id="1498" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1352  %mul_ln60_423 = mul i16 %sext_ln60_151, %sext_ln60_119

]]></Node>
<StgValue><ssdm name="mul_ln60_423"/></StgValue>
</operation>

<operation id="1499" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1353  %add_ln60_364 = add i16 %mul_ln60_416, %mul_ln60_417

]]></Node>
<StgValue><ssdm name="add_ln60_364"/></StgValue>
</operation>

<operation id="1500" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1354  %add_ln60_365 = add i16 %mul_ln60_419, %mul_ln60_418

]]></Node>
<StgValue><ssdm name="add_ln60_365"/></StgValue>
</operation>

<operation id="1501" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1355  %add_ln60_366 = add i16 %add_ln60_364, %add_ln60_365

]]></Node>
<StgValue><ssdm name="add_ln60_366"/></StgValue>
</operation>

<operation id="1502" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1356  %add_ln60_367 = add i16 %mul_ln60_421, %mul_ln60_420

]]></Node>
<StgValue><ssdm name="add_ln60_367"/></StgValue>
</operation>

<operation id="1503" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1357  %add_ln60_368 = add i16 %mul_ln60_423, %mul_ln60_422

]]></Node>
<StgValue><ssdm name="add_ln60_368"/></StgValue>
</operation>

<operation id="1504" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1358  %add_ln60_369 = add i16 %add_ln60_367, %add_ln60_368

]]></Node>
<StgValue><ssdm name="add_ln60_369"/></StgValue>
</operation>

<operation id="1505" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1359  %add_ln60_370 = add i16 %add_ln60_366, %add_ln60_369

]]></Node>
<StgValue><ssdm name="add_ln60_370"/></StgValue>
</operation>

<operation id="1506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="8">
<![CDATA[
:1363  %sext_ln60_152 = sext i8 %trunc_ln60_76 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_152"/></StgValue>
</operation>

<operation id="1507" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1364  %mul_ln60_424 = mul i16 %sext_ln60_152, %sext_ln60_112

]]></Node>
<StgValue><ssdm name="mul_ln60_424"/></StgValue>
</operation>

<operation id="1508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="8">
<![CDATA[
:1367  %sext_ln60_153 = sext i8 %trunc_ln60_77 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_153"/></StgValue>
</operation>

<operation id="1509" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1368  %mul_ln60_425 = mul i16 %sext_ln60_153, %sext_ln60_113

]]></Node>
<StgValue><ssdm name="mul_ln60_425"/></StgValue>
</operation>

<operation id="1510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="8">
<![CDATA[
:1371  %sext_ln60_154 = sext i8 %trunc_ln60_78 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_154"/></StgValue>
</operation>

<operation id="1511" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1372  %mul_ln60_426 = mul i16 %sext_ln60_154, %sext_ln60_114

]]></Node>
<StgValue><ssdm name="mul_ln60_426"/></StgValue>
</operation>

<operation id="1512" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="8">
<![CDATA[
:1375  %sext_ln60_155 = sext i8 %trunc_ln60_79 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_155"/></StgValue>
</operation>

<operation id="1513" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1376  %mul_ln60_427 = mul i16 %sext_ln60_155, %sext_ln60_115

]]></Node>
<StgValue><ssdm name="mul_ln60_427"/></StgValue>
</operation>

<operation id="1514" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="8">
<![CDATA[
:1378  %sext_ln60_156 = sext i8 %tmp_76 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_156"/></StgValue>
</operation>

<operation id="1515" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1379  %mul_ln60_428 = mul i16 %sext_ln60_156, %sext_ln60_116

]]></Node>
<StgValue><ssdm name="mul_ln60_428"/></StgValue>
</operation>

<operation id="1516" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="8">
<![CDATA[
:1381  %sext_ln60_157 = sext i8 %tmp_77 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_157"/></StgValue>
</operation>

<operation id="1517" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1382  %mul_ln60_429 = mul i16 %sext_ln60_157, %sext_ln60_117

]]></Node>
<StgValue><ssdm name="mul_ln60_429"/></StgValue>
</operation>

<operation id="1518" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="8">
<![CDATA[
:1384  %sext_ln60_158 = sext i8 %tmp_78 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_158"/></StgValue>
</operation>

<operation id="1519" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1385  %mul_ln60_430 = mul i16 %sext_ln60_158, %sext_ln60_118

]]></Node>
<StgValue><ssdm name="mul_ln60_430"/></StgValue>
</operation>

<operation id="1520" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="8">
<![CDATA[
:1387  %sext_ln60_159 = sext i8 %tmp_79 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_159"/></StgValue>
</operation>

<operation id="1521" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1388  %mul_ln60_431 = mul i16 %sext_ln60_159, %sext_ln60_119

]]></Node>
<StgValue><ssdm name="mul_ln60_431"/></StgValue>
</operation>

<operation id="1522" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1389  %add_ln60_371 = add i16 %mul_ln60_424, %mul_ln60_425

]]></Node>
<StgValue><ssdm name="add_ln60_371"/></StgValue>
</operation>

<operation id="1523" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1390  %add_ln60_372 = add i16 %mul_ln60_427, %mul_ln60_426

]]></Node>
<StgValue><ssdm name="add_ln60_372"/></StgValue>
</operation>

<operation id="1524" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1391  %add_ln60_373 = add i16 %add_ln60_371, %add_ln60_372

]]></Node>
<StgValue><ssdm name="add_ln60_373"/></StgValue>
</operation>

<operation id="1525" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1392  %add_ln60_374 = add i16 %mul_ln60_429, %mul_ln60_428

]]></Node>
<StgValue><ssdm name="add_ln60_374"/></StgValue>
</operation>

<operation id="1526" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1393  %add_ln60_375 = add i16 %mul_ln60_431, %mul_ln60_430

]]></Node>
<StgValue><ssdm name="add_ln60_375"/></StgValue>
</operation>

<operation id="1527" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1394  %add_ln60_376 = add i16 %add_ln60_374, %add_ln60_375

]]></Node>
<StgValue><ssdm name="add_ln60_376"/></StgValue>
</operation>

<operation id="1528" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1395  %add_ln60_377 = add i16 %add_ln60_373, %add_ln60_376

]]></Node>
<StgValue><ssdm name="add_ln60_377"/></StgValue>
</operation>

<operation id="1529" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="5">
<![CDATA[
:1433  %b_load_56 = load i16* %b_addr_28, align 2

]]></Node>
<StgValue><ssdm name="b_load_56"/></StgValue>
</operation>

<operation id="1530" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="16">
<![CDATA[
:1434  %trunc_ln60_84 = trunc i16 %b_load_56 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_84"/></StgValue>
</operation>

<operation id="1531" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="5">
<![CDATA[
:1437  %b_load_57 = load i16* %b_addr_29, align 2

]]></Node>
<StgValue><ssdm name="b_load_57"/></StgValue>
</operation>

<operation id="1532" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="16">
<![CDATA[
:1438  %trunc_ln60_85 = trunc i16 %b_load_57 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_85"/></StgValue>
</operation>

<operation id="1533" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="5">
<![CDATA[
:1441  %b_load_58 = load i16* %b_addr_30, align 2

]]></Node>
<StgValue><ssdm name="b_load_58"/></StgValue>
</operation>

<operation id="1534" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="5">
<![CDATA[
:1445  %b_load_59 = load i16* %b_addr_31, align 2

]]></Node>
<StgValue><ssdm name="b_load_59"/></StgValue>
</operation>

<operation id="1535" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1449  %tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_56, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1536" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1452  %tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_57, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %res_addr_52 = getelementptr [64 x i16]* %res, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="res_addr_52"/></StgValue>
</operation>

<operation id="1538" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %res_addr_53 = getelementptr [64 x i16]* %res, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="res_addr_53"/></StgValue>
</operation>

<operation id="1539" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1360  store i16 %add_ln60_370, i16* %res_addr_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1540" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1396  store i16 %add_ln60_377, i16* %res_addr_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="8">
<![CDATA[
:1399  %sext_ln60_160 = sext i8 %trunc_ln60_80 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_160"/></StgValue>
</operation>

<operation id="1542" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1400  %mul_ln60_432 = mul i16 %sext_ln60_160, %sext_ln60_112

]]></Node>
<StgValue><ssdm name="mul_ln60_432"/></StgValue>
</operation>

<operation id="1543" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="8">
<![CDATA[
:1403  %sext_ln60_161 = sext i8 %trunc_ln60_81 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_161"/></StgValue>
</operation>

<operation id="1544" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1404  %mul_ln60_433 = mul i16 %sext_ln60_161, %sext_ln60_113

]]></Node>
<StgValue><ssdm name="mul_ln60_433"/></StgValue>
</operation>

<operation id="1545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="8">
<![CDATA[
:1407  %sext_ln60_162 = sext i8 %trunc_ln60_82 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_162"/></StgValue>
</operation>

<operation id="1546" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1408  %mul_ln60_434 = mul i16 %sext_ln60_162, %sext_ln60_114

]]></Node>
<StgValue><ssdm name="mul_ln60_434"/></StgValue>
</operation>

<operation id="1547" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="8">
<![CDATA[
:1411  %sext_ln60_163 = sext i8 %trunc_ln60_83 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_163"/></StgValue>
</operation>

<operation id="1548" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1412  %mul_ln60_435 = mul i16 %sext_ln60_163, %sext_ln60_115

]]></Node>
<StgValue><ssdm name="mul_ln60_435"/></StgValue>
</operation>

<operation id="1549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="8">
<![CDATA[
:1414  %sext_ln60_164 = sext i8 %tmp_80 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_164"/></StgValue>
</operation>

<operation id="1550" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1415  %mul_ln60_436 = mul i16 %sext_ln60_164, %sext_ln60_116

]]></Node>
<StgValue><ssdm name="mul_ln60_436"/></StgValue>
</operation>

<operation id="1551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="8">
<![CDATA[
:1417  %sext_ln60_165 = sext i8 %tmp_81 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_165"/></StgValue>
</operation>

<operation id="1552" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1418  %mul_ln60_437 = mul i16 %sext_ln60_165, %sext_ln60_117

]]></Node>
<StgValue><ssdm name="mul_ln60_437"/></StgValue>
</operation>

<operation id="1553" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="8">
<![CDATA[
:1420  %sext_ln60_166 = sext i8 %tmp_82 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_166"/></StgValue>
</operation>

<operation id="1554" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1421  %mul_ln60_438 = mul i16 %sext_ln60_166, %sext_ln60_118

]]></Node>
<StgValue><ssdm name="mul_ln60_438"/></StgValue>
</operation>

<operation id="1555" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="8">
<![CDATA[
:1423  %sext_ln60_167 = sext i8 %tmp_83 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_167"/></StgValue>
</operation>

<operation id="1556" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1424  %mul_ln60_439 = mul i16 %sext_ln60_167, %sext_ln60_119

]]></Node>
<StgValue><ssdm name="mul_ln60_439"/></StgValue>
</operation>

<operation id="1557" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1425  %add_ln60_378 = add i16 %mul_ln60_432, %mul_ln60_433

]]></Node>
<StgValue><ssdm name="add_ln60_378"/></StgValue>
</operation>

<operation id="1558" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1426  %add_ln60_379 = add i16 %mul_ln60_435, %mul_ln60_434

]]></Node>
<StgValue><ssdm name="add_ln60_379"/></StgValue>
</operation>

<operation id="1559" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1427  %add_ln60_380 = add i16 %add_ln60_378, %add_ln60_379

]]></Node>
<StgValue><ssdm name="add_ln60_380"/></StgValue>
</operation>

<operation id="1560" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1428  %add_ln60_381 = add i16 %mul_ln60_437, %mul_ln60_436

]]></Node>
<StgValue><ssdm name="add_ln60_381"/></StgValue>
</operation>

<operation id="1561" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1429  %add_ln60_382 = add i16 %mul_ln60_439, %mul_ln60_438

]]></Node>
<StgValue><ssdm name="add_ln60_382"/></StgValue>
</operation>

<operation id="1562" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1430  %add_ln60_383 = add i16 %add_ln60_381, %add_ln60_382

]]></Node>
<StgValue><ssdm name="add_ln60_383"/></StgValue>
</operation>

<operation id="1563" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1431  %add_ln60_384 = add i16 %add_ln60_380, %add_ln60_383

]]></Node>
<StgValue><ssdm name="add_ln60_384"/></StgValue>
</operation>

<operation id="1564" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="8">
<![CDATA[
:1435  %sext_ln60_168 = sext i8 %trunc_ln60_84 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_168"/></StgValue>
</operation>

<operation id="1565" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1436  %mul_ln60_440 = mul i16 %sext_ln60_168, %sext_ln60_112

]]></Node>
<StgValue><ssdm name="mul_ln60_440"/></StgValue>
</operation>

<operation id="1566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="8">
<![CDATA[
:1439  %sext_ln60_169 = sext i8 %trunc_ln60_85 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_169"/></StgValue>
</operation>

<operation id="1567" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1440  %mul_ln60_441 = mul i16 %sext_ln60_169, %sext_ln60_113

]]></Node>
<StgValue><ssdm name="mul_ln60_441"/></StgValue>
</operation>

<operation id="1568" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="5">
<![CDATA[
:1441  %b_load_58 = load i16* %b_addr_30, align 2

]]></Node>
<StgValue><ssdm name="b_load_58"/></StgValue>
</operation>

<operation id="1569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="16">
<![CDATA[
:1442  %trunc_ln60_86 = trunc i16 %b_load_58 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_86"/></StgValue>
</operation>

<operation id="1570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="8">
<![CDATA[
:1443  %sext_ln60_170 = sext i8 %trunc_ln60_86 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_170"/></StgValue>
</operation>

<operation id="1571" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1444  %mul_ln60_442 = mul i16 %sext_ln60_170, %sext_ln60_114

]]></Node>
<StgValue><ssdm name="mul_ln60_442"/></StgValue>
</operation>

<operation id="1572" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="5">
<![CDATA[
:1445  %b_load_59 = load i16* %b_addr_31, align 2

]]></Node>
<StgValue><ssdm name="b_load_59"/></StgValue>
</operation>

<operation id="1573" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="16">
<![CDATA[
:1446  %trunc_ln60_87 = trunc i16 %b_load_59 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln60_87"/></StgValue>
</operation>

<operation id="1574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="8">
<![CDATA[
:1447  %sext_ln60_171 = sext i8 %trunc_ln60_87 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_171"/></StgValue>
</operation>

<operation id="1575" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1448  %mul_ln60_443 = mul i16 %sext_ln60_171, %sext_ln60_115

]]></Node>
<StgValue><ssdm name="mul_ln60_443"/></StgValue>
</operation>

<operation id="1576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="8">
<![CDATA[
:1450  %sext_ln60_172 = sext i8 %tmp_84 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_172"/></StgValue>
</operation>

<operation id="1577" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1451  %mul_ln60_444 = mul i16 %sext_ln60_172, %sext_ln60_116

]]></Node>
<StgValue><ssdm name="mul_ln60_444"/></StgValue>
</operation>

<operation id="1578" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="8">
<![CDATA[
:1453  %sext_ln60_173 = sext i8 %tmp_85 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_173"/></StgValue>
</operation>

<operation id="1579" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1454  %mul_ln60_445 = mul i16 %sext_ln60_173, %sext_ln60_117

]]></Node>
<StgValue><ssdm name="mul_ln60_445"/></StgValue>
</operation>

<operation id="1580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1455  %tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_58, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="16" op_0_bw="8">
<![CDATA[
:1456  %sext_ln60_174 = sext i8 %tmp_86 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_174"/></StgValue>
</operation>

<operation id="1582" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1457  %mul_ln60_446 = mul i16 %sext_ln60_174, %sext_ln60_118

]]></Node>
<StgValue><ssdm name="mul_ln60_446"/></StgValue>
</operation>

<operation id="1583" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1458  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_59, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1584" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="8">
<![CDATA[
:1459  %sext_ln60_175 = sext i8 %tmp_87 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_175"/></StgValue>
</operation>

<operation id="1585" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1460  %mul_ln60_447 = mul i16 %sext_ln60_175, %sext_ln60_119

]]></Node>
<StgValue><ssdm name="mul_ln60_447"/></StgValue>
</operation>

<operation id="1586" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1461  %add_ln60_385 = add i16 %mul_ln60_440, %mul_ln60_441

]]></Node>
<StgValue><ssdm name="add_ln60_385"/></StgValue>
</operation>

<operation id="1587" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1462  %add_ln60_386 = add i16 %mul_ln60_443, %mul_ln60_442

]]></Node>
<StgValue><ssdm name="add_ln60_386"/></StgValue>
</operation>

<operation id="1588" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1463  %add_ln60_387 = add i16 %add_ln60_385, %add_ln60_386

]]></Node>
<StgValue><ssdm name="add_ln60_387"/></StgValue>
</operation>

<operation id="1589" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1464  %add_ln60_388 = add i16 %mul_ln60_445, %mul_ln60_444

]]></Node>
<StgValue><ssdm name="add_ln60_388"/></StgValue>
</operation>

<operation id="1590" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1465  %add_ln60_389 = add i16 %mul_ln60_447, %mul_ln60_446

]]></Node>
<StgValue><ssdm name="add_ln60_389"/></StgValue>
</operation>

<operation id="1591" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1466  %add_ln60_390 = add i16 %add_ln60_388, %add_ln60_389

]]></Node>
<StgValue><ssdm name="add_ln60_390"/></StgValue>
</operation>

<operation id="1592" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1467  %add_ln60_391 = add i16 %add_ln60_387, %add_ln60_390

]]></Node>
<StgValue><ssdm name="add_ln60_391"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1593" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %res_addr_54 = getelementptr [64 x i16]* %res, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="res_addr_54"/></StgValue>
</operation>

<operation id="1594" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %res_addr_55 = getelementptr [64 x i16]* %res, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="res_addr_55"/></StgValue>
</operation>

<operation id="1595" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1432  store i16 %add_ln60_384, i16* %res_addr_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1596" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1468  store i16 %add_ln60_391, i16* %res_addr_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1597" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="8">
<![CDATA[
:1471  %sext_ln60_176 = sext i8 %trunc_ln60_88 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_176"/></StgValue>
</operation>

<operation id="1598" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1472  %mul_ln60_448 = mul i16 %sext_ln60_1, %sext_ln60_176

]]></Node>
<StgValue><ssdm name="mul_ln60_448"/></StgValue>
</operation>

<operation id="1599" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="8">
<![CDATA[
:1475  %sext_ln60_177 = sext i8 %trunc_ln60_89 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_177"/></StgValue>
</operation>

<operation id="1600" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1476  %mul_ln60_449 = mul i16 %sext_ln60_3, %sext_ln60_177

]]></Node>
<StgValue><ssdm name="mul_ln60_449"/></StgValue>
</operation>

<operation id="1601" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="8">
<![CDATA[
:1479  %sext_ln60_178 = sext i8 %trunc_ln60_90 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_178"/></StgValue>
</operation>

<operation id="1602" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1480  %mul_ln60_450 = mul i16 %sext_ln60_5, %sext_ln60_178

]]></Node>
<StgValue><ssdm name="mul_ln60_450"/></StgValue>
</operation>

<operation id="1603" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="8">
<![CDATA[
:1483  %sext_ln60_179 = sext i8 %trunc_ln60_91 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_179"/></StgValue>
</operation>

<operation id="1604" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1484  %mul_ln60_451 = mul i16 %sext_ln60_7, %sext_ln60_179

]]></Node>
<StgValue><ssdm name="mul_ln60_451"/></StgValue>
</operation>

<operation id="1605" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="8">
<![CDATA[
:1486  %sext_ln60_180 = sext i8 %tmp_88 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_180"/></StgValue>
</operation>

<operation id="1606" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1487  %mul_ln60_452 = mul i16 %sext_ln60_9, %sext_ln60_180

]]></Node>
<StgValue><ssdm name="mul_ln60_452"/></StgValue>
</operation>

<operation id="1607" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="8">
<![CDATA[
:1489  %sext_ln60_181 = sext i8 %tmp_89 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_181"/></StgValue>
</operation>

<operation id="1608" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1490  %mul_ln60_453 = mul i16 %sext_ln60_11, %sext_ln60_181

]]></Node>
<StgValue><ssdm name="mul_ln60_453"/></StgValue>
</operation>

<operation id="1609" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="8">
<![CDATA[
:1492  %sext_ln60_182 = sext i8 %tmp_90 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_182"/></StgValue>
</operation>

<operation id="1610" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1493  %mul_ln60_454 = mul i16 %sext_ln60_13, %sext_ln60_182

]]></Node>
<StgValue><ssdm name="mul_ln60_454"/></StgValue>
</operation>

<operation id="1611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="8">
<![CDATA[
:1495  %sext_ln60_183 = sext i8 %tmp_91 to i16

]]></Node>
<StgValue><ssdm name="sext_ln60_183"/></StgValue>
</operation>

<operation id="1612" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1496  %mul_ln60_455 = mul i16 %sext_ln60_15, %sext_ln60_183

]]></Node>
<StgValue><ssdm name="mul_ln60_455"/></StgValue>
</operation>

<operation id="1613" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1497  %add_ln60_392 = add i16 %mul_ln60_448, %mul_ln60_449

]]></Node>
<StgValue><ssdm name="add_ln60_392"/></StgValue>
</operation>

<operation id="1614" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1498  %add_ln60_393 = add i16 %mul_ln60_451, %mul_ln60_450

]]></Node>
<StgValue><ssdm name="add_ln60_393"/></StgValue>
</operation>

<operation id="1615" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1499  %add_ln60_394 = add i16 %add_ln60_392, %add_ln60_393

]]></Node>
<StgValue><ssdm name="add_ln60_394"/></StgValue>
</operation>

<operation id="1616" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1500  %add_ln60_395 = add i16 %mul_ln60_453, %mul_ln60_452

]]></Node>
<StgValue><ssdm name="add_ln60_395"/></StgValue>
</operation>

<operation id="1617" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1501  %add_ln60_396 = add i16 %mul_ln60_455, %mul_ln60_454

]]></Node>
<StgValue><ssdm name="add_ln60_396"/></StgValue>
</operation>

<operation id="1618" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1502  %add_ln60_397 = add i16 %add_ln60_395, %add_ln60_396

]]></Node>
<StgValue><ssdm name="add_ln60_397"/></StgValue>
</operation>

<operation id="1619" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1503  %add_ln60_398 = add i16 %add_ln60_394, %add_ln60_397

]]></Node>
<StgValue><ssdm name="add_ln60_398"/></StgValue>
</operation>

<operation id="1620" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1505  %mul_ln60_456 = mul i16 %sext_ln60_120, %sext_ln60_176

]]></Node>
<StgValue><ssdm name="mul_ln60_456"/></StgValue>
</operation>

<operation id="1621" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1506  %mul_ln60_457 = mul i16 %sext_ln60_121, %sext_ln60_177

]]></Node>
<StgValue><ssdm name="mul_ln60_457"/></StgValue>
</operation>

<operation id="1622" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1507  %mul_ln60_458 = mul i16 %sext_ln60_122, %sext_ln60_178

]]></Node>
<StgValue><ssdm name="mul_ln60_458"/></StgValue>
</operation>

<operation id="1623" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1508  %mul_ln60_459 = mul i16 %sext_ln60_123, %sext_ln60_179

]]></Node>
<StgValue><ssdm name="mul_ln60_459"/></StgValue>
</operation>

<operation id="1624" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1509  %mul_ln60_460 = mul i16 %sext_ln60_124, %sext_ln60_180

]]></Node>
<StgValue><ssdm name="mul_ln60_460"/></StgValue>
</operation>

<operation id="1625" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1510  %mul_ln60_461 = mul i16 %sext_ln60_125, %sext_ln60_181

]]></Node>
<StgValue><ssdm name="mul_ln60_461"/></StgValue>
</operation>

<operation id="1626" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1511  %mul_ln60_462 = mul i16 %sext_ln60_126, %sext_ln60_182

]]></Node>
<StgValue><ssdm name="mul_ln60_462"/></StgValue>
</operation>

<operation id="1627" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1512  %mul_ln60_463 = mul i16 %sext_ln60_127, %sext_ln60_183

]]></Node>
<StgValue><ssdm name="mul_ln60_463"/></StgValue>
</operation>

<operation id="1628" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1513  %add_ln60_399 = add i16 %mul_ln60_456, %mul_ln60_457

]]></Node>
<StgValue><ssdm name="add_ln60_399"/></StgValue>
</operation>

<operation id="1629" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1514  %add_ln60_400 = add i16 %mul_ln60_459, %mul_ln60_458

]]></Node>
<StgValue><ssdm name="add_ln60_400"/></StgValue>
</operation>

<operation id="1630" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1515  %add_ln60_401 = add i16 %add_ln60_399, %add_ln60_400

]]></Node>
<StgValue><ssdm name="add_ln60_401"/></StgValue>
</operation>

<operation id="1631" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1516  %add_ln60_402 = add i16 %mul_ln60_461, %mul_ln60_460

]]></Node>
<StgValue><ssdm name="add_ln60_402"/></StgValue>
</operation>

<operation id="1632" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1517  %add_ln60_403 = add i16 %mul_ln60_463, %mul_ln60_462

]]></Node>
<StgValue><ssdm name="add_ln60_403"/></StgValue>
</operation>

<operation id="1633" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1518  %add_ln60_404 = add i16 %add_ln60_402, %add_ln60_403

]]></Node>
<StgValue><ssdm name="add_ln60_404"/></StgValue>
</operation>

<operation id="1634" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1519  %add_ln60_405 = add i16 %add_ln60_401, %add_ln60_404

]]></Node>
<StgValue><ssdm name="add_ln60_405"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1635" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %res_addr_56 = getelementptr [64 x i16]* %res, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="res_addr_56"/></StgValue>
</operation>

<operation id="1636" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %res_addr_57 = getelementptr [64 x i16]* %res, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="res_addr_57"/></StgValue>
</operation>

<operation id="1637" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1504  store i16 %add_ln60_398, i16* %res_addr_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1638" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1520  store i16 %add_ln60_405, i16* %res_addr_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1639" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1521  %mul_ln60_464 = mul i16 %sext_ln60_128, %sext_ln60_176

]]></Node>
<StgValue><ssdm name="mul_ln60_464"/></StgValue>
</operation>

<operation id="1640" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1522  %mul_ln60_465 = mul i16 %sext_ln60_129, %sext_ln60_177

]]></Node>
<StgValue><ssdm name="mul_ln60_465"/></StgValue>
</operation>

<operation id="1641" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1523  %mul_ln60_466 = mul i16 %sext_ln60_130, %sext_ln60_178

]]></Node>
<StgValue><ssdm name="mul_ln60_466"/></StgValue>
</operation>

<operation id="1642" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1524  %mul_ln60_467 = mul i16 %sext_ln60_131, %sext_ln60_179

]]></Node>
<StgValue><ssdm name="mul_ln60_467"/></StgValue>
</operation>

<operation id="1643" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1525  %mul_ln60_468 = mul i16 %sext_ln60_132, %sext_ln60_180

]]></Node>
<StgValue><ssdm name="mul_ln60_468"/></StgValue>
</operation>

<operation id="1644" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1526  %mul_ln60_469 = mul i16 %sext_ln60_133, %sext_ln60_181

]]></Node>
<StgValue><ssdm name="mul_ln60_469"/></StgValue>
</operation>

<operation id="1645" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1527  %mul_ln60_470 = mul i16 %sext_ln60_134, %sext_ln60_182

]]></Node>
<StgValue><ssdm name="mul_ln60_470"/></StgValue>
</operation>

<operation id="1646" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1528  %mul_ln60_471 = mul i16 %sext_ln60_135, %sext_ln60_183

]]></Node>
<StgValue><ssdm name="mul_ln60_471"/></StgValue>
</operation>

<operation id="1647" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1529  %add_ln60_406 = add i16 %mul_ln60_464, %mul_ln60_465

]]></Node>
<StgValue><ssdm name="add_ln60_406"/></StgValue>
</operation>

<operation id="1648" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1530  %add_ln60_407 = add i16 %mul_ln60_467, %mul_ln60_466

]]></Node>
<StgValue><ssdm name="add_ln60_407"/></StgValue>
</operation>

<operation id="1649" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1531  %add_ln60_408 = add i16 %add_ln60_406, %add_ln60_407

]]></Node>
<StgValue><ssdm name="add_ln60_408"/></StgValue>
</operation>

<operation id="1650" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1532  %add_ln60_409 = add i16 %mul_ln60_469, %mul_ln60_468

]]></Node>
<StgValue><ssdm name="add_ln60_409"/></StgValue>
</operation>

<operation id="1651" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1533  %add_ln60_410 = add i16 %mul_ln60_471, %mul_ln60_470

]]></Node>
<StgValue><ssdm name="add_ln60_410"/></StgValue>
</operation>

<operation id="1652" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1534  %add_ln60_411 = add i16 %add_ln60_409, %add_ln60_410

]]></Node>
<StgValue><ssdm name="add_ln60_411"/></StgValue>
</operation>

<operation id="1653" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1535  %add_ln60_412 = add i16 %add_ln60_408, %add_ln60_411

]]></Node>
<StgValue><ssdm name="add_ln60_412"/></StgValue>
</operation>

<operation id="1654" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1537  %mul_ln60_472 = mul i16 %sext_ln60_136, %sext_ln60_176

]]></Node>
<StgValue><ssdm name="mul_ln60_472"/></StgValue>
</operation>

<operation id="1655" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1538  %mul_ln60_473 = mul i16 %sext_ln60_137, %sext_ln60_177

]]></Node>
<StgValue><ssdm name="mul_ln60_473"/></StgValue>
</operation>

<operation id="1656" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1539  %mul_ln60_474 = mul i16 %sext_ln60_138, %sext_ln60_178

]]></Node>
<StgValue><ssdm name="mul_ln60_474"/></StgValue>
</operation>

<operation id="1657" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1540  %mul_ln60_475 = mul i16 %sext_ln60_139, %sext_ln60_179

]]></Node>
<StgValue><ssdm name="mul_ln60_475"/></StgValue>
</operation>

<operation id="1658" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1541  %mul_ln60_476 = mul i16 %sext_ln60_140, %sext_ln60_180

]]></Node>
<StgValue><ssdm name="mul_ln60_476"/></StgValue>
</operation>

<operation id="1659" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1542  %mul_ln60_477 = mul i16 %sext_ln60_141, %sext_ln60_181

]]></Node>
<StgValue><ssdm name="mul_ln60_477"/></StgValue>
</operation>

<operation id="1660" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1543  %mul_ln60_478 = mul i16 %sext_ln60_142, %sext_ln60_182

]]></Node>
<StgValue><ssdm name="mul_ln60_478"/></StgValue>
</operation>

<operation id="1661" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1544  %mul_ln60_479 = mul i16 %sext_ln60_143, %sext_ln60_183

]]></Node>
<StgValue><ssdm name="mul_ln60_479"/></StgValue>
</operation>

<operation id="1662" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1545  %add_ln60_413 = add i16 %mul_ln60_472, %mul_ln60_473

]]></Node>
<StgValue><ssdm name="add_ln60_413"/></StgValue>
</operation>

<operation id="1663" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1546  %add_ln60_414 = add i16 %mul_ln60_475, %mul_ln60_474

]]></Node>
<StgValue><ssdm name="add_ln60_414"/></StgValue>
</operation>

<operation id="1664" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1547  %add_ln60_415 = add i16 %add_ln60_413, %add_ln60_414

]]></Node>
<StgValue><ssdm name="add_ln60_415"/></StgValue>
</operation>

<operation id="1665" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1548  %add_ln60_416 = add i16 %mul_ln60_477, %mul_ln60_476

]]></Node>
<StgValue><ssdm name="add_ln60_416"/></StgValue>
</operation>

<operation id="1666" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1549  %add_ln60_417 = add i16 %mul_ln60_479, %mul_ln60_478

]]></Node>
<StgValue><ssdm name="add_ln60_417"/></StgValue>
</operation>

<operation id="1667" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1550  %add_ln60_418 = add i16 %add_ln60_416, %add_ln60_417

]]></Node>
<StgValue><ssdm name="add_ln60_418"/></StgValue>
</operation>

<operation id="1668" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1551  %add_ln60_419 = add i16 %add_ln60_415, %add_ln60_418

]]></Node>
<StgValue><ssdm name="add_ln60_419"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1669" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %res_addr_58 = getelementptr [64 x i16]* %res, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="res_addr_58"/></StgValue>
</operation>

<operation id="1670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %res_addr_59 = getelementptr [64 x i16]* %res, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="res_addr_59"/></StgValue>
</operation>

<operation id="1671" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1536  store i16 %add_ln60_412, i16* %res_addr_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1672" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1552  store i16 %add_ln60_419, i16* %res_addr_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1673" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1553  %mul_ln60_480 = mul i16 %sext_ln60_144, %sext_ln60_176

]]></Node>
<StgValue><ssdm name="mul_ln60_480"/></StgValue>
</operation>

<operation id="1674" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1554  %mul_ln60_481 = mul i16 %sext_ln60_145, %sext_ln60_177

]]></Node>
<StgValue><ssdm name="mul_ln60_481"/></StgValue>
</operation>

<operation id="1675" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1555  %mul_ln60_482 = mul i16 %sext_ln60_146, %sext_ln60_178

]]></Node>
<StgValue><ssdm name="mul_ln60_482"/></StgValue>
</operation>

<operation id="1676" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1556  %mul_ln60_483 = mul i16 %sext_ln60_147, %sext_ln60_179

]]></Node>
<StgValue><ssdm name="mul_ln60_483"/></StgValue>
</operation>

<operation id="1677" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1557  %mul_ln60_484 = mul i16 %sext_ln60_148, %sext_ln60_180

]]></Node>
<StgValue><ssdm name="mul_ln60_484"/></StgValue>
</operation>

<operation id="1678" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1558  %mul_ln60_485 = mul i16 %sext_ln60_149, %sext_ln60_181

]]></Node>
<StgValue><ssdm name="mul_ln60_485"/></StgValue>
</operation>

<operation id="1679" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1559  %mul_ln60_486 = mul i16 %sext_ln60_150, %sext_ln60_182

]]></Node>
<StgValue><ssdm name="mul_ln60_486"/></StgValue>
</operation>

<operation id="1680" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1560  %mul_ln60_487 = mul i16 %sext_ln60_151, %sext_ln60_183

]]></Node>
<StgValue><ssdm name="mul_ln60_487"/></StgValue>
</operation>

<operation id="1681" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1561  %add_ln60_420 = add i16 %mul_ln60_480, %mul_ln60_481

]]></Node>
<StgValue><ssdm name="add_ln60_420"/></StgValue>
</operation>

<operation id="1682" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1562  %add_ln60_421 = add i16 %mul_ln60_483, %mul_ln60_482

]]></Node>
<StgValue><ssdm name="add_ln60_421"/></StgValue>
</operation>

<operation id="1683" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1563  %add_ln60_422 = add i16 %add_ln60_420, %add_ln60_421

]]></Node>
<StgValue><ssdm name="add_ln60_422"/></StgValue>
</operation>

<operation id="1684" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1564  %add_ln60_423 = add i16 %mul_ln60_485, %mul_ln60_484

]]></Node>
<StgValue><ssdm name="add_ln60_423"/></StgValue>
</operation>

<operation id="1685" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1565  %add_ln60_424 = add i16 %mul_ln60_487, %mul_ln60_486

]]></Node>
<StgValue><ssdm name="add_ln60_424"/></StgValue>
</operation>

<operation id="1686" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1566  %add_ln60_425 = add i16 %add_ln60_423, %add_ln60_424

]]></Node>
<StgValue><ssdm name="add_ln60_425"/></StgValue>
</operation>

<operation id="1687" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1567  %add_ln60_426 = add i16 %add_ln60_422, %add_ln60_425

]]></Node>
<StgValue><ssdm name="add_ln60_426"/></StgValue>
</operation>

<operation id="1688" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1569  %mul_ln60_488 = mul i16 %sext_ln60_152, %sext_ln60_176

]]></Node>
<StgValue><ssdm name="mul_ln60_488"/></StgValue>
</operation>

<operation id="1689" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1570  %mul_ln60_489 = mul i16 %sext_ln60_153, %sext_ln60_177

]]></Node>
<StgValue><ssdm name="mul_ln60_489"/></StgValue>
</operation>

<operation id="1690" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1571  %mul_ln60_490 = mul i16 %sext_ln60_154, %sext_ln60_178

]]></Node>
<StgValue><ssdm name="mul_ln60_490"/></StgValue>
</operation>

<operation id="1691" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1572  %mul_ln60_491 = mul i16 %sext_ln60_155, %sext_ln60_179

]]></Node>
<StgValue><ssdm name="mul_ln60_491"/></StgValue>
</operation>

<operation id="1692" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1573  %mul_ln60_492 = mul i16 %sext_ln60_156, %sext_ln60_180

]]></Node>
<StgValue><ssdm name="mul_ln60_492"/></StgValue>
</operation>

<operation id="1693" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1574  %mul_ln60_493 = mul i16 %sext_ln60_157, %sext_ln60_181

]]></Node>
<StgValue><ssdm name="mul_ln60_493"/></StgValue>
</operation>

<operation id="1694" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1575  %mul_ln60_494 = mul i16 %sext_ln60_158, %sext_ln60_182

]]></Node>
<StgValue><ssdm name="mul_ln60_494"/></StgValue>
</operation>

<operation id="1695" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1576  %mul_ln60_495 = mul i16 %sext_ln60_159, %sext_ln60_183

]]></Node>
<StgValue><ssdm name="mul_ln60_495"/></StgValue>
</operation>

<operation id="1696" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1577  %add_ln60_427 = add i16 %mul_ln60_488, %mul_ln60_489

]]></Node>
<StgValue><ssdm name="add_ln60_427"/></StgValue>
</operation>

<operation id="1697" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1578  %add_ln60_428 = add i16 %mul_ln60_491, %mul_ln60_490

]]></Node>
<StgValue><ssdm name="add_ln60_428"/></StgValue>
</operation>

<operation id="1698" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1579  %add_ln60_429 = add i16 %add_ln60_427, %add_ln60_428

]]></Node>
<StgValue><ssdm name="add_ln60_429"/></StgValue>
</operation>

<operation id="1699" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1580  %add_ln60_430 = add i16 %mul_ln60_493, %mul_ln60_492

]]></Node>
<StgValue><ssdm name="add_ln60_430"/></StgValue>
</operation>

<operation id="1700" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1581  %add_ln60_431 = add i16 %mul_ln60_495, %mul_ln60_494

]]></Node>
<StgValue><ssdm name="add_ln60_431"/></StgValue>
</operation>

<operation id="1701" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1582  %add_ln60_432 = add i16 %add_ln60_430, %add_ln60_431

]]></Node>
<StgValue><ssdm name="add_ln60_432"/></StgValue>
</operation>

<operation id="1702" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1583  %add_ln60_433 = add i16 %add_ln60_429, %add_ln60_432

]]></Node>
<StgValue><ssdm name="add_ln60_433"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1703" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %res_addr_60 = getelementptr [64 x i16]* %res, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="res_addr_60"/></StgValue>
</operation>

<operation id="1704" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %res_addr_61 = getelementptr [64 x i16]* %res, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="res_addr_61"/></StgValue>
</operation>

<operation id="1705" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1568  store i16 %add_ln60_426, i16* %res_addr_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1706" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1584  store i16 %add_ln60_433, i16* %res_addr_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1707" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1585  %mul_ln60_496 = mul i16 %sext_ln60_160, %sext_ln60_176

]]></Node>
<StgValue><ssdm name="mul_ln60_496"/></StgValue>
</operation>

<operation id="1708" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1586  %mul_ln60_497 = mul i16 %sext_ln60_161, %sext_ln60_177

]]></Node>
<StgValue><ssdm name="mul_ln60_497"/></StgValue>
</operation>

<operation id="1709" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1587  %mul_ln60_498 = mul i16 %sext_ln60_162, %sext_ln60_178

]]></Node>
<StgValue><ssdm name="mul_ln60_498"/></StgValue>
</operation>

<operation id="1710" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1588  %mul_ln60_499 = mul i16 %sext_ln60_163, %sext_ln60_179

]]></Node>
<StgValue><ssdm name="mul_ln60_499"/></StgValue>
</operation>

<operation id="1711" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1589  %mul_ln60_500 = mul i16 %sext_ln60_164, %sext_ln60_180

]]></Node>
<StgValue><ssdm name="mul_ln60_500"/></StgValue>
</operation>

<operation id="1712" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1590  %mul_ln60_501 = mul i16 %sext_ln60_165, %sext_ln60_181

]]></Node>
<StgValue><ssdm name="mul_ln60_501"/></StgValue>
</operation>

<operation id="1713" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1591  %mul_ln60_502 = mul i16 %sext_ln60_166, %sext_ln60_182

]]></Node>
<StgValue><ssdm name="mul_ln60_502"/></StgValue>
</operation>

<operation id="1714" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1592  %mul_ln60_503 = mul i16 %sext_ln60_167, %sext_ln60_183

]]></Node>
<StgValue><ssdm name="mul_ln60_503"/></StgValue>
</operation>

<operation id="1715" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1593  %add_ln60_434 = add i16 %mul_ln60_496, %mul_ln60_497

]]></Node>
<StgValue><ssdm name="add_ln60_434"/></StgValue>
</operation>

<operation id="1716" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1594  %add_ln60_435 = add i16 %mul_ln60_499, %mul_ln60_498

]]></Node>
<StgValue><ssdm name="add_ln60_435"/></StgValue>
</operation>

<operation id="1717" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1595  %add_ln60_436 = add i16 %add_ln60_434, %add_ln60_435

]]></Node>
<StgValue><ssdm name="add_ln60_436"/></StgValue>
</operation>

<operation id="1718" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1596  %add_ln60_437 = add i16 %mul_ln60_501, %mul_ln60_500

]]></Node>
<StgValue><ssdm name="add_ln60_437"/></StgValue>
</operation>

<operation id="1719" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1597  %add_ln60_438 = add i16 %mul_ln60_503, %mul_ln60_502

]]></Node>
<StgValue><ssdm name="add_ln60_438"/></StgValue>
</operation>

<operation id="1720" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1598  %add_ln60_439 = add i16 %add_ln60_437, %add_ln60_438

]]></Node>
<StgValue><ssdm name="add_ln60_439"/></StgValue>
</operation>

<operation id="1721" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1599  %add_ln60_440 = add i16 %add_ln60_436, %add_ln60_439

]]></Node>
<StgValue><ssdm name="add_ln60_440"/></StgValue>
</operation>

<operation id="1722" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1601  %mul_ln60_504 = mul i16 %sext_ln60_168, %sext_ln60_176

]]></Node>
<StgValue><ssdm name="mul_ln60_504"/></StgValue>
</operation>

<operation id="1723" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1602  %mul_ln60_505 = mul i16 %sext_ln60_169, %sext_ln60_177

]]></Node>
<StgValue><ssdm name="mul_ln60_505"/></StgValue>
</operation>

<operation id="1724" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1603  %mul_ln60_506 = mul i16 %sext_ln60_170, %sext_ln60_178

]]></Node>
<StgValue><ssdm name="mul_ln60_506"/></StgValue>
</operation>

<operation id="1725" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1604  %mul_ln60_507 = mul i16 %sext_ln60_171, %sext_ln60_179

]]></Node>
<StgValue><ssdm name="mul_ln60_507"/></StgValue>
</operation>

<operation id="1726" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1605  %mul_ln60_508 = mul i16 %sext_ln60_172, %sext_ln60_180

]]></Node>
<StgValue><ssdm name="mul_ln60_508"/></StgValue>
</operation>

<operation id="1727" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1606  %mul_ln60_509 = mul i16 %sext_ln60_173, %sext_ln60_181

]]></Node>
<StgValue><ssdm name="mul_ln60_509"/></StgValue>
</operation>

<operation id="1728" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1607  %mul_ln60_510 = mul i16 %sext_ln60_174, %sext_ln60_182

]]></Node>
<StgValue><ssdm name="mul_ln60_510"/></StgValue>
</operation>

<operation id="1729" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1608  %mul_ln60_511 = mul i16 %sext_ln60_175, %sext_ln60_183

]]></Node>
<StgValue><ssdm name="mul_ln60_511"/></StgValue>
</operation>

<operation id="1730" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1609  %add_ln60_441 = add i16 %mul_ln60_504, %mul_ln60_505

]]></Node>
<StgValue><ssdm name="add_ln60_441"/></StgValue>
</operation>

<operation id="1731" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1610  %add_ln60_442 = add i16 %mul_ln60_507, %mul_ln60_506

]]></Node>
<StgValue><ssdm name="add_ln60_442"/></StgValue>
</operation>

<operation id="1732" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1611  %add_ln60_443 = add i16 %add_ln60_441, %add_ln60_442

]]></Node>
<StgValue><ssdm name="add_ln60_443"/></StgValue>
</operation>

<operation id="1733" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1612  %add_ln60_444 = add i16 %mul_ln60_509, %mul_ln60_508

]]></Node>
<StgValue><ssdm name="add_ln60_444"/></StgValue>
</operation>

<operation id="1734" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1613  %add_ln60_445 = add i16 %mul_ln60_511, %mul_ln60_510

]]></Node>
<StgValue><ssdm name="add_ln60_445"/></StgValue>
</operation>

<operation id="1735" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1614  %add_ln60_446 = add i16 %add_ln60_444, %add_ln60_445

]]></Node>
<StgValue><ssdm name="add_ln60_446"/></StgValue>
</operation>

<operation id="1736" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1615  %add_ln60_447 = add i16 %add_ln60_443, %add_ln60_446

]]></Node>
<StgValue><ssdm name="add_ln60_447"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1737" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %res_addr_62 = getelementptr [64 x i16]* %res, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="res_addr_62"/></StgValue>
</operation>

<operation id="1738" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %res_addr_63 = getelementptr [64 x i16]* %res, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="res_addr_63"/></StgValue>
</operation>

<operation id="1739" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:128  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %b), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1740" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:129  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %a), !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1741" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:130  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %res), !map !28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1742" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:131  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1743" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:132  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="1744" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1600  store i16 %add_ln60_440, i16* %res_addr_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1745" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:1616  store i16 %add_ln60_447, i16* %res_addr_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1746" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0">
<![CDATA[
:1617  ret void

]]></Node>
<StgValue><ssdm name="ret_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
