Return-Path: <linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 14F87C87FCB
	for <linux-mediatek@archiver.kernel.org>; Mon,  4 Aug 2025 13:38:29 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
	d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help
	:List-Post:List-Archive:List-Unsubscribe:List-Id:In-Reply-To:Content-Type:
	MIME-Version:References:Message-ID:Subject:Cc:To:From:Date:Reply-To:
	Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date:
	Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner;
	bh=O5z665d7ULd43whPiXaAaYwiZPV604txXYt7r582gyw=; b=whVUNaCi+sFFOcjKFHEBKWOBb6
	BI9oLBwRHqce5xPuy/zBcnxcbGweENDSh35L0wyRfrcbu7vcGmZWuGGioMTVzExn3m/kGFoNhZhOD
	CHWtOukD/cmg1HTXIvbOzDQAv0fO0xLC3uE05sJ8HNFuDpY/WTo+EP7ei5EzhfRjiD6ix5IxHFAjk
	lcShZX5Fkg0zvlA7avT3h73W5tulubOF+CsNqXZX+7pvwy5ANRjAoNXehGEtSq14CiB1Ptyev66Ea
	oY2MCswAvgLVo30kz0r8lNJTq9iZ4KCf2sybTwuZxDPWuifiZkiDOWVUT79ZbdWaOrgfH30RILR6e
	8MOaeeQw==;
Received: from localhost ([::1] helo=bombadil.infradead.org)
	by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux))
	id 1uivOV-0000000AYkl-3moX;
	Mon, 04 Aug 2025 13:38:27 +0000
Received: from mail-wr1-x434.google.com ([2a00:1450:4864:20::434])
	by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux))
	id 1uiv18-0000000AVZK-2vUS
	for linux-mediatek@lists.infradead.org;
	Mon, 04 Aug 2025 13:14:20 +0000
Received: by mail-wr1-x434.google.com with SMTP id ffacd0b85a97d-3b790dbb112so2383532f8f.3
        for <linux-mediatek@lists.infradead.org>; Mon, 04 Aug 2025 06:14:18 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1754313257; x=1754918057; darn=lists.infradead.org;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to;
        bh=O5z665d7ULd43whPiXaAaYwiZPV604txXYt7r582gyw=;
        b=gvLLV33fxNsJdVEngH6XdMqVRGVLW615V4xOMHHfcizEK8DKxZCYg5ZcS+83lteSqc
         aUm2YG/caJL1DQ83HXpqxBeSq2/1L54SMCUie//xXNfJ4808EWjczsWLGSLP2dLCN5KX
         CGBkVYZR6oDj1PJ5bWa7Jlg/NEx/B+uFPJvRtowQ+tjsm5K1caUnVOnJU/mwKM90rOvc
         4fxHtzTE4R4bxR+nvQAFsYZXWbUbtLFDhDq/OWrqU+T4dw5qyyiLA92kmSncgH7iTHLR
         TI+sS8t9oNM0KbwsaiAlovFwEQqZx1cnrfVaaF1cJZf4+oubCFIOxC5IzHSkEaygXJhT
         arVA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1754313257; x=1754918057;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=O5z665d7ULd43whPiXaAaYwiZPV604txXYt7r582gyw=;
        b=aH+8LZIXqhBiAqrArqedH1GLcRLXrJ3gkA3er261g6RxOs2q0lvKZ+xn6tjICVoVok
         QJWGNo4gAy0uViEf+lFo00YRmLxJ3xcYIWd2daN+X3f7WVB5xHPe94xh9yWYCmwwO252
         PGycvUEJzeQItOVvgxzmXUldqBn0Id1xx8ci7LpOQfVkbkZgLHFOmA8vY25yBkMUgoh7
         JvhBhonMDO+mINWw01wsU8td9DOtyX1zcR3S7tlE9jILvjWM3AbAP2bKDahnz3qNvdyu
         RVYfNdV2kjq16fF8q9lYkgPUF7XIj8cK/YzHT+2dxAPmzo81SBmj6lOpQa9h2boJUtcf
         9S7w==
X-Forwarded-Encrypted: i=1; AJvYcCXyQD76PBEKmfCKiAaFC8MmZDxCZ0rqnnxWOdTDBT2FDKMgqs59Rilo73/MxFhGiIBDRwPv1cStOvF0APWdyw==@lists.infradead.org
X-Gm-Message-State: AOJu0YxRZawxRoQxBEX8CFSmohvuXUskjsAhu+mexnT9ORnHCLRzJvYO
	hFDLUkAoMnFJUXpqHZ95ezl85b8k26cQ+pKRmm/exk3SziDx6z3ewPxTLbFwFaJ/t/Y=
X-Gm-Gg: ASbGncvoWlBUixrIHeaxikz3qKjFqHSmQ0hX9fozLC03YRrROO6CVta9+gNhokjclGc
	urXU+5b2QL4xMWr0f+RMOZcUHE5GaMX4WVSRELAFJtezdRagzNKnAvxHIQxSO36RtgjWB6+bERH
	ilOw7pqwXr6nskBmRRPTRroMmM1JpR7ijy0DVh7eMnLrS0pSPKsllTphSDW5cqPFPBJgFNvw1ev
	f2xnIf09HSfzXoJELfB04nZidy09cu1bCvgnd9DMY/pZbRoOX5vR42xvsErt8SIdj+8KT3AomjT
	DIFnkKyZjq6nK2BDdiIh86+wkZ9c2iSfbXp570MZrQkEcLzrZivmJKfVWwQUdOUTNUW4VobUzRx
	mkZ/8lpwIP7EutMKZlZDd0me9A8gpmIOh74R5lX76sNLsFPFiUxH6pEq6IeodTgvW
X-Google-Smtp-Source: AGHT+IFGBSFH04wTKs3VT00hlwsj4lQLGS9nZwv9teVWJYIP3DZgwC7WU4Vo/i6UgQoIBOTG3UlchQ==
X-Received: by 2002:a5d:5f8b:0:b0:3b8:d4ad:6ae8 with SMTP id ffacd0b85a97d-3b8d94c9d0bmr5521600f8f.50.1754313256812;
        Mon, 04 Aug 2025 06:14:16 -0700 (PDT)
Received: from localhost (p200300f65f06ab0400000000000001b9.dip0.t-ipconnect.de. [2003:f6:5f06:ab04::1b9])
        by smtp.gmail.com with UTF8SMTPSA id 5b1f17b1804b1-45895377708sm204872295e9.8.2025.08.04.06.14.15
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Mon, 04 Aug 2025 06:14:16 -0700 (PDT)
Date: Mon, 4 Aug 2025 15:14:14 +0200
From: Uwe =?utf-8?Q?Kleine-K=C3=B6nig?= <u.kleine-koenig@baylibre.com>
To: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Cc: Matthias Brugger <matthias.bgg@gmail.com>, linux-pwm@vger.kernel.org, 
	linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org
Subject: Re: [PATCH v2 1/8] pwm: mediatek: Simplify representation of channel
 offsets
Message-ID: <fpgfnzx57qzr5jxfl7g7kwtjodw5pvpjz3z42fft5p6rtyzbro@hjgavja6numh>
References: <20250725154506.2610172-10-u.kleine-koenig@baylibre.com>
 <20250725154506.2610172-11-u.kleine-koenig@baylibre.com>
 <e3495f99-4a78-4910-9b67-6c25dfe7f989@collabora.com>
 <g4qrehzi44mgvmy76wnrhabmin454wwrngubvvikgjv3w5udl7@wmxrly3mxoiu>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
	protocol="application/pgp-signature"; boundary="4bimetohzlxl6fm2"
Content-Disposition: inline
In-Reply-To: <g4qrehzi44mgvmy76wnrhabmin454wwrngubvvikgjv3w5udl7@wmxrly3mxoiu>
X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 
X-CRM114-CacheID: sfid-20250804_061419_000164_73982C78 
X-CRM114-Status: GOOD (  30.33  )
X-BeenThere: linux-mediatek@lists.infradead.org
X-Mailman-Version: 2.1.34
Precedence: list
List-Id: <linux-mediatek.lists.infradead.org>
List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-mediatek>,
 <mailto:linux-mediatek-request@lists.infradead.org?subject=unsubscribe>
List-Archive: <http://lists.infradead.org/pipermail/linux-mediatek/>
List-Post: <mailto:linux-mediatek@lists.infradead.org>
List-Help: <mailto:linux-mediatek-request@lists.infradead.org?subject=help>
List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-mediatek>,
 <mailto:linux-mediatek-request@lists.infradead.org?subject=subscribe>
Sender: "Linux-mediatek" <linux-mediatek-bounces@lists.infradead.org>
Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org


--4bimetohzlxl6fm2
Content-Type: text/plain; protected-headers=v1; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable
Subject: Re: [PATCH v2 1/8] pwm: mediatek: Simplify representation of channel
 offsets
MIME-Version: 1.0

On Mon, Aug 04, 2025 at 12:30:45PM +0200, Uwe Kleine-K=F6nig wrote:
> Hallo AngeloGioacchino,
>=20
> On Mon, Aug 04, 2025 at 10:50:01AM +0200, AngeloGioacchino Del Regno wrot=
e:
> > Il 25/07/25 17:45, Uwe Kleine-K=F6nig ha scritto:
> > > The general register layout contains some per-chip registers starting=
 at
> > > offset 0 and then at a higher address there are n nearly identical and
> > > equidistant blocks for the registers of the n channels.
> > >=20
> > > This allows to represent the offsets of per-channel registers as $bas=
e +
> > > i * $width instead of listing all (or too many) offsets explicitly in=
 an
> > > array. So for a small additional effort in pwm_mediatek_writel() the
> > > three arrays with the channel offsets can be dropped.
> > >=20
> > > The size changes according to bloat-o-meter are:
> > >=20
> > > 	add/remove: 0/3 grow/shrink: 1/0 up/down: 12/-96 (-84)
> > > 	Function                                     old     new   delta
> > > 	pwm_mediatek_apply                           696     708     +12
> > > 	mtk_pwm_reg_offset_v3                         32       -     -32
> > > 	mtk_pwm_reg_offset_v2                         32       -     -32
> > > 	mtk_pwm_reg_offset_v1                         32       -     -32
> > > 	Total: Before=3D5347, After=3D5263, chg -1.57%
> > >=20
> > > Signed-off-by: Uwe Kleine-K=F6nig <u.kleine-koenig@baylibre.com>
> >=20
> > What if we do, instead...
> >=20
> > struct pwm_mediatek_regs {
> > 	u16 pwm_ck_26m_sel_reg;
> > 	u16 chan_base;
> > 	u16 chan_width;
> > };
> >=20
> > struct pwm_mediatek_regs pwm_v1_reg_data =3D {
> > 	.pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL,
> > 	.chan_base =3D 0x10,
> > 	.chan_width =3D 0x40,
> > };
> >=20
> > static const struct pwm_mediatek_of_data mt7986_pwm_data =3D {
> > 	....
> > 	.reg_data =3D &pwm_v1_reg_data,
> > };
> >=20
> > ...that should reduce the bloat even more :-)
>=20
> Having the three u16 directly in pwm_mediatek_of_data is cheaper because
> .reg_data is a pointer and so 64 bits wide (on arm64) and so bigger than
> 3xu16. Also having the data directly in pwm_mediatek_of_data saves one
> indirection and so it should also be slightly faster.

I took the time to complete your patch suggestion and the bloat-o-meter
output is:

add/remove: 4/3 grow/shrink: 1/0 up/down: 56/-96 (-40)
Function                                     old     new   delta
pwm_mediatek_apply                           776     808     +32
pwm_mediatek_v3_26m_reg_data                   -       6      +6
pwm_mediatek_v2_reg_data                       -       6      +6
pwm_mediatek_v1_reg_data                       -       6      +6
pwm_mediatek_v1_26m_reg_data                   -       6      +6
mtk_pwm_reg_offset_v3                         32       -     -32
mtk_pwm_reg_offset_v2                         32       -     -32
mtk_pwm_reg_offset_v1                         32       -     -32
Total: Before=3D5427, After=3D5387, chg -0.74%

See below for the complete patch for reference.

I tend to stick to my variant, also because then all info is in a single
struct which is nice for both the human reader and the generated code
(only on indirection).

Best regards
Uwe

---->8----
diff --git a/drivers/pwm/pwm-mediatek.c b/drivers/pwm/pwm-mediatek.c
index e4b595fc5a5e..ae8fa561ce2c 100644
--- a/drivers/pwm/pwm-mediatek.c
+++ b/drivers/pwm/pwm-mediatek.c
@@ -34,11 +34,38 @@
=20
 #define PWM_CLK_DIV_MAX		7
=20
+struct pwm_mediatek_regs {
+	u16 pwm_ck_26m_sel_reg;
+	u16 chan_base;
+	u16 chan_width;
+};
+
+struct pwm_mediatek_regs pwm_mediatek_v1_reg_data =3D {
+        .chan_base =3D 0x10,
+        .chan_width =3D 0x40,
+};
+
+struct pwm_mediatek_regs pwm_mediatek_v1_26m_reg_data =3D {
+        .pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL,
+        .chan_base =3D 0x10,
+        .chan_width =3D 0x40,
+};
+
+struct pwm_mediatek_regs pwm_mediatek_v2_reg_data =3D {
+        .chan_base =3D 0x80,
+        .chan_width =3D 0x40,
+};
+
+struct pwm_mediatek_regs pwm_mediatek_v3_26m_reg_data =3D {
+        .pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL_V3,
+        .chan_base =3D 0x100,
+        .chan_width =3D 0x100,
+};
+
 struct pwm_mediatek_of_data {
 	unsigned int num_pwms;
 	bool pwm45_fixup;
-	u16 pwm_ck_26m_sel_reg;
-	const unsigned int *reg_offset;
+	const struct pwm_mediatek_regs *reg_data;
 };
=20
 /**
@@ -57,19 +84,6 @@ struct pwm_mediatek_chip {
 	const struct pwm_mediatek_of_data *soc;
 };
=20
-static const unsigned int mtk_pwm_reg_offset_v1[] =3D {
-	0x0010, 0x0050, 0x0090, 0x00d0, 0x0110, 0x0150, 0x0190, 0x0220
-};
-
-static const unsigned int mtk_pwm_reg_offset_v2[] =3D {
-	0x0080, 0x00c0, 0x0100, 0x0140, 0x0180, 0x01c0, 0x0200, 0x0240
-};
-
-/* PWM IP Version 3.0.2 */
-static const unsigned int mtk_pwm_reg_offset_v3[] =3D {
-	0x0100, 0x0200, 0x0300, 0x0400, 0x0500, 0x0600, 0x0700, 0x0800
-};
-
 static inline struct pwm_mediatek_chip *
 to_pwm_mediatek_chip(struct pwm_chip *chip)
 {
@@ -118,7 +132,7 @@ static inline void pwm_mediatek_writel(struct pwm_media=
tek_chip *chip,
 				       unsigned int num, unsigned int offset,
 				       u32 value)
 {
-	writel(value, chip->regs + chip->soc->reg_offset[num] + offset);
+	writel(value, chip->regs + chip->soc->reg_data->chan_base + num * chip->s=
oc->reg_data->chan_width + offset);
 }
=20
 static void pwm_mediatek_enable(struct pwm_chip *chip, struct pwm_device *=
pwm)
@@ -162,8 +176,8 @@ static int pwm_mediatek_config(struct pwm_chip *chip, s=
truct pwm_device *pwm,
 	}
=20
 	/* Make sure we use the bus clock and not the 26MHz clock */
-	if (pc->soc->pwm_ck_26m_sel_reg)
-		writel(0, pc->regs + pc->soc->pwm_ck_26m_sel_reg);
+	if (pc->soc->reg_data->pwm_ck_26m_sel_reg)
+		writel(0, pc->regs + pc->soc->reg_data->pwm_ck_26m_sel_reg);
=20
 	/* Using resolution in picosecond gets accuracy higher */
 	resolution =3D (u64)NSEC_PER_SEC * 1000;
@@ -303,86 +317,79 @@ static int pwm_mediatek_probe(struct platform_device =
*pdev)
 static const struct pwm_mediatek_of_data mt2712_pwm_data =3D {
 	.num_pwms =3D 8,
 	.pwm45_fixup =3D false,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt6795_pwm_data =3D {
 	.num_pwms =3D 7,
 	.pwm45_fixup =3D false,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt7622_pwm_data =3D {
 	.num_pwms =3D 6,
 	.pwm45_fixup =3D false,
-	.pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_26m_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt7623_pwm_data =3D {
 	.num_pwms =3D 5,
 	.pwm45_fixup =3D true,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt7628_pwm_data =3D {
 	.num_pwms =3D 4,
 	.pwm45_fixup =3D true,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt7629_pwm_data =3D {
 	.num_pwms =3D 1,
 	.pwm45_fixup =3D false,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt7981_pwm_data =3D {
 	.num_pwms =3D 3,
 	.pwm45_fixup =3D false,
-	.pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL,
-	.reg_offset =3D mtk_pwm_reg_offset_v2,
+	.reg_data =3D &pwm_mediatek_v1_26m_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt7986_pwm_data =3D {
 	.num_pwms =3D 2,
 	.pwm45_fixup =3D false,
-	.pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_26m_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt7988_pwm_data =3D {
 	.num_pwms =3D 8,
 	.pwm45_fixup =3D false,
-	.reg_offset =3D mtk_pwm_reg_offset_v2,
+	.reg_data =3D &pwm_mediatek_v2_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt8183_pwm_data =3D {
 	.num_pwms =3D 4,
 	.pwm45_fixup =3D false,
-	.pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_26m_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt8365_pwm_data =3D {
 	.num_pwms =3D 3,
 	.pwm45_fixup =3D false,
-	.pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_26m_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt8516_pwm_data =3D {
 	.num_pwms =3D 5,
 	.pwm45_fixup =3D false,
-	.pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL,
-	.reg_offset =3D mtk_pwm_reg_offset_v1,
+	.reg_data =3D &pwm_mediatek_v1_26m_reg_data,
 };
=20
 static const struct pwm_mediatek_of_data mt6991_pwm_data =3D {
 	.num_pwms =3D 4,
 	.pwm45_fixup =3D false,
-	.pwm_ck_26m_sel_reg =3D PWM_CK_26M_SEL_V3,
-	.reg_offset =3D mtk_pwm_reg_offset_v3,
+	.reg_data =3D &pwm_mediatek_v3_26m_reg_data,
 };
=20
 static const struct of_device_id pwm_mediatek_of_match[] =3D {

--4bimetohzlxl6fm2
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQEzBAABCgAdFiEEP4GsaTp6HlmJrf7Tj4D7WH0S/k4FAmiQsiMACgkQj4D7WH0S
/k7B6wf/W8Xkd+lg6Ku9HwlkEvcsnzcnunBcY0ZlpFUKSwUGGebEN76Ay5U2tWOz
ND3ejlWJxiyBJ3e+zBUQ+znv8BaYVeYd0TkeSk/2Ys1v/yvI1MfnZKT6GW4Rx3MT
VuCMgFhsYh37aGWftLcPtlD1KuqdNUNI4E2Fz7gQt1kKN4VMQV3+mzS72D90JIt9
YytkRom9L1JoOCPKLT2xvuopLdc+eCaizTesxmVZsahglrxA+7eLqxMcpAwkNQ9r
kA/AI1wdUwCaJ2f1S1pac5wFMqdaqMiHg1G8aQJbUb1nFcC8bbgqpp9gg5oMndrS
oX+0PdYM4Dze3pLdDDUTGqSDQfbJ2Q==
=ZI+Z
-----END PGP SIGNATURE-----

--4bimetohzlxl6fm2--

