{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711345812107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711345812107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 12:50:12 2024 " "Processing started: Mon Mar 25 12:50:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711345812107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711345812107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map speed_module -c speed_module --generate_functional_sim_netlist " "Command: quartus_map speed_module -c speed_module --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711345812107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1711345812352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed.v 1 1 " "Found 1 design units, including 1 entities, in source file speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed " "Found entity 1: speed" {  } { { "speed.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711345812379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711345812379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711345812380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711345812380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_tb " "Found entity 1: speed_tb" {  } { { "speed_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711345812382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711345812382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file location_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 location_mem " "Found entity 1: location_mem" {  } { { "location_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711345812384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711345812384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_mem " "Found entity 1: speed_mem" {  } { { "speed_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711345812385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711345812385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_module.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_module " "Found entity 1: speed_module" {  } { { "speed_module.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711345812387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711345812387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_module_tb " "Found entity 1: speed_module_tb" {  } { { "speed_module_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/speed_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711345812389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711345812389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "location_mem " "Elaborating entity \"location_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711345812404 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i location_mem.v(20) " "Verilog HDL Always Construct warning at location_mem.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "location_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711345812430 "|location_mem"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "location_mem.v" "Mux0" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "location_mem.v" "Mux1" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "location_mem.v" "Mux2" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "location_mem.v" "Mux3" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "location_mem.v" "Mux4" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "location_mem.v" "Mux5" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "location_mem.v" "Mux6" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "location_mem.v" "Mux7" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "location_mem.v" "Mux8" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "location_mem.v" "Mux9" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 39 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "location_mem.v" "Mux10" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 39 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "location_mem.v" "Mux11" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 39 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "location_mem.v" "Mux12" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 39 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "location_mem.v" "Mux13" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 39 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "location_mem.v" "Mux14" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 39 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "location_mem.v" "Mux15" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 39 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux16\"" {  } { { "location_mem.v" "Mux16" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 39 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux17\"" {  } { { "location_mem.v" "Mux17" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 39 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813086 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1711345813086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "location_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711345813185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711345813186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 512 " "Parameter \"LPM_SIZE\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711345813186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 9 " "Parameter \"LPM_WIDTHS\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711345813186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711345813186 ""}  } { { "location_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/location_mem.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711345813186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9qc " "Found entity 1: mux_9qc" {  } { { "db/mux_9qc.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/db/mux_9qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711345813244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711345813244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711345815128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 12:50:15 2024 " "Processing ended: Mon Mar 25 12:50:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711345815128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711345815128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711345815128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711345815128 ""}
