Timing Analyzer report for VGA_TV
Sat Jul  5 11:19:24 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 100C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Metastability Summary
 15. Slow 1200mV -40C Model Fmax Summary
 16. Slow 1200mV -40C Model Setup Summary
 17. Slow 1200mV -40C Model Hold Summary
 18. Slow 1200mV -40C Model Recovery Summary
 19. Slow 1200mV -40C Model Removal Summary
 20. Slow 1200mV -40C Model Minimum Pulse Width Summary
 21. Slow 1200mV -40C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV -40C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV -40C Model Metastability Summary
 24. Fast 1200mV -40C Model Setup Summary
 25. Fast 1200mV -40C Model Hold Summary
 26. Fast 1200mV -40C Model Recovery Summary
 27. Fast 1200mV -40C Model Removal Summary
 28. Fast 1200mV -40C Model Minimum Pulse Width Summary
 29. Fast 1200mV -40C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV -40C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv n40c Model)
 36. Signal Integrity Metrics (Slow 1200mv 100c Model)
 37. Signal Integrity Metrics (Fast 1200mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; VGA_TV                                                 ;
; Device Family         ; Cyclone IV GX                                          ;
; Device Name           ; EP4CGX150DF27I7                                        ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz  ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; clock  ; u_pllvga|altpll_component|auto_generated|pll1|inclk[0] ; { u_pllvga|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 228.47 MHz ; 228.47 MHz      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 11.007 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.442 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 7.322 ; 0.000         ;
; clock                                                ; 9.892 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.007 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[7] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 4.283      ;
; 11.096 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[1] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 4.194      ;
; 11.121 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 4.169      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.154 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 4.137      ;
; 11.210 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[7] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 4.080      ;
; 11.243 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 4.046      ;
; 11.256 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[0] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 4.034      ;
; 11.292 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.998      ;
; 11.299 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[1] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.991      ;
; 11.325 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.965      ;
; 11.328 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.962      ;
; 11.362 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.928      ;
; 11.397 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.893      ;
; 11.398 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.892      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.455 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.835      ;
; 11.457 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.833      ;
; 11.461 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.829      ;
; 11.472 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 3.817      ;
; 11.479 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.811      ;
; 11.519 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 3.770      ;
; 11.519 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 3.770      ;
; 11.520 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 3.769      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.528 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.763      ;
; 11.565 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.725      ;
; 11.575 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.715      ;
; 11.577 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.713      ;
; 11.601 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.689      ;
; 11.602 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.688      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.609 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.682      ;
; 11.611 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.679      ;
; 11.613 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.677      ;
; 11.620 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.670      ;
; 11.621 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[2] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.669      ;
; 11.644 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 3.645      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.650 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.641      ;
; 11.652 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 3.637      ;
; 11.680 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[5] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.610      ;
; 11.685 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.605      ;
; 11.730 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[3] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.560      ;
; 11.733 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.557      ;
; 11.734 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.556      ;
; 11.737 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 3.552      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.746 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.544      ;
; 11.748 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 3.541      ;
; 11.749 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.093     ; 3.540      ;
; 11.756 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.534      ;
; 11.757 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.533      ;
; 11.783 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.508      ;
; 11.783 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.508      ;
; 11.783 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.508      ;
; 11.783 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.508      ;
; 11.783 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.508      ;
; 11.783 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.091     ; 3.508      ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.442 ; TIMING_CTRL:u_timingctrl|h_val[10]      ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.720      ;
; 0.591 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[4] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.869      ;
; 0.658 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.936      ;
; 0.663 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.941      ;
; 0.663 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.941      ;
; 0.663 ; TIMING_CTRL:u_timingctrl|v_val[9]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.941      ;
; 0.664 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.942      ;
; 0.665 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.943      ;
; 0.665 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.943      ;
; 0.670 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.948      ;
; 0.670 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.948      ;
; 0.670 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.948      ;
; 0.671 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.949      ;
; 0.672 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.950      ;
; 0.675 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[0]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.953      ;
; 0.677 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.955      ;
; 0.677 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.955      ;
; 0.678 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.956      ;
; 0.680 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.958      ;
; 0.688 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.966      ;
; 0.690 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[0]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.968      ;
; 0.781 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.059      ;
; 0.785 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.063      ;
; 0.786 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[6] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.064      ;
; 0.806 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.084      ;
; 0.810 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.088      ;
; 0.811 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[1] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.089      ;
; 0.811 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.089      ;
; 0.812 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.090      ;
; 0.813 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[3] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.091      ;
; 0.831 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[3] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.109      ;
; 0.862 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[8] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.140      ;
; 0.919 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[9] ; IMAGE_CTRL:u_imagectrl|green_reg[0]     ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.197      ;
; 0.982 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.260      ;
; 0.982 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.260      ;
; 0.982 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.260      ;
; 0.986 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.264      ;
; 0.989 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.267      ;
; 0.989 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.267      ;
; 0.989 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.267      ;
; 0.989 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.267      ;
; 0.990 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.268      ;
; 0.993 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.271      ;
; 0.995 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.273      ;
; 0.995 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.273      ;
; 0.996 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.274      ;
; 0.996 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.274      ;
; 0.996 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.274      ;
; 0.997 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.275      ;
; 0.999 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.277      ;
; 0.999 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.277      ;
; 1.000 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.278      ;
; 1.001 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.279      ;
; 1.003 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.281      ;
; 1.007 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.285      ;
; 1.008 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.286      ;
; 1.012 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.290      ;
; 1.013 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[5] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.291      ;
; 1.013 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[7] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.291      ;
; 1.016 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[9] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.294      ;
; 1.019 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.297      ;
; 1.023 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.301      ;
; 1.030 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[8] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.308      ;
; 1.031 ; TIMING_CTRL:u_timingctrl|v_val[9]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[9] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.309      ;
; 1.033 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[4] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.311      ;
; 1.044 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[7] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.322      ;
; 1.106 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.384      ;
; 1.106 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.384      ;
; 1.110 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.388      ;
; 1.110 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.388      ;
; 1.113 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.391      ;
; 1.113 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.391      ;
; 1.114 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.392      ;
; 1.114 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; IMAGE_CTRL:u_imagectrl|green_reg[0]     ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.392      ;
; 1.114 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.392      ;
; 1.117 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.395      ;
; 1.117 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.395      ;
; 1.117 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.395      ;
; 1.118 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.396      ;
; 1.120 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.398      ;
; 1.120 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.398      ;
; 1.121 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.399      ;
; 1.123 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.401      ;
; 1.123 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.401      ;
; 1.124 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.402      ;
; 1.124 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.402      ;
; 1.124 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.402      ;
; 1.125 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.403      ;
; 1.127 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.405      ;
; 1.127 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.405      ;
; 1.129 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.407      ;
; 1.131 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.409      ;
; 1.135 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.413      ;
; 1.136 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.414      ;
; 1.140 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.418      ;
; 1.140 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.418      ;
; 1.144 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.422      ;
; 1.147 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.425      ;
; 1.147 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[0]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.425      ;
; 1.147 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.425      ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 261.64 MHz ; 261.64 MHz      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 11.562 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.384 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 7.330 ; 0.000         ;
; clock                                                ; 9.910 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.562 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[7] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.742      ;
; 11.617 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.687      ;
; 11.635 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[1] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.636 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.669      ;
; 11.667 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[7] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.637      ;
; 11.681 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.623      ;
; 11.684 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.619      ;
; 11.714 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.590      ;
; 11.740 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[1] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.564      ;
; 11.780 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[0] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.524      ;
; 11.790 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.514      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.475      ;
; 11.846 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.458      ;
; 11.853 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.451      ;
; 11.865 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.439      ;
; 11.866 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.438      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.914 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.390      ;
; 11.915 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.388      ;
; 11.918 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.386      ;
; 11.929 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.375      ;
; 11.930 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.374      ;
; 11.932 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.371      ;
; 11.933 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.370      ;
; 11.936 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.367      ;
; 11.958 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.346      ;
; 11.962 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.342      ;
; 11.963 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.341      ;
; 11.966 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.338      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 11.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.329      ;
; 12.034 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.270      ;
; 12.038 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.266      ;
; 12.039 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.265      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.062 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.243      ;
; 12.066 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.237      ;
; 12.077 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.227      ;
; 12.078 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.226      ;
; 12.080 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.223      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[2] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.221      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.083 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 3.222      ;
; 12.094 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.210      ;
; 12.095 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.209      ;
; 12.158 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[5] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.146      ;
; 12.162 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[3] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.142      ;
; 12.163 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.140      ;
; 12.164 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.139      ;
; 12.166 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.138      ;
; 12.167 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.137      ;
; 12.178 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.125      ;
; 12.184 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.119      ;
; 12.185 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.118      ;
; 12.187 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.116      ;
; 12.188 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[2] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.116      ;
; 12.214 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.090      ;
; 12.215 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.089      ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.384 ; TIMING_CTRL:u_timingctrl|h_val[10]      ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.632      ;
; 0.523 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[4] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.771      ;
; 0.582 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.830      ;
; 0.583 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.583 ; TIMING_CTRL:u_timingctrl|v_val[9]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.585 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.586 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.587 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.588 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.836      ;
; 0.588 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.836      ;
; 0.590 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.838      ;
; 0.593 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.841      ;
; 0.595 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.595 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.595 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.596 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[0]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.844      ;
; 0.596 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.844      ;
; 0.598 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.846      ;
; 0.598 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.846      ;
; 0.607 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[0]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.608 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.856      ;
; 0.702 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.950      ;
; 0.707 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.955      ;
; 0.708 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[6] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.956      ;
; 0.716 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.964      ;
; 0.727 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[8] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.728 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.976      ;
; 0.728 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[1] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.976      ;
; 0.731 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.979      ;
; 0.732 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.980      ;
; 0.733 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[3] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.981      ;
; 0.749 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[3] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.997      ;
; 0.779 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[9] ; IMAGE_CTRL:u_imagectrl|green_reg[0]     ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.854 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.102      ;
; 0.858 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.106      ;
; 0.858 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.106      ;
; 0.860 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.108      ;
; 0.863 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.111      ;
; 0.864 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.112      ;
; 0.864 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.112      ;
; 0.865 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.113      ;
; 0.865 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.113      ;
; 0.867 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.868 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.116      ;
; 0.869 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.117      ;
; 0.871 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.119      ;
; 0.871 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.119      ;
; 0.872 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.120      ;
; 0.872 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.120      ;
; 0.872 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.120      ;
; 0.873 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.121      ;
; 0.875 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.123      ;
; 0.876 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.124      ;
; 0.878 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.126      ;
; 0.879 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.127      ;
; 0.883 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.131      ;
; 0.884 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.132      ;
; 0.885 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.133      ;
; 0.889 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[7] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.137      ;
; 0.892 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[5] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.140      ;
; 0.893 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[9] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.141      ;
; 0.898 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.146      ;
; 0.904 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[8] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.152      ;
; 0.909 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[7] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.157      ;
; 0.915 ; TIMING_CTRL:u_timingctrl|v_val[9]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[9] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.163      ;
; 0.916 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[4] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.164      ;
; 0.948 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.196      ;
; 0.953 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.201      ;
; 0.955 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.203      ;
; 0.958 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.206      ;
; 0.958 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.206      ;
; 0.961 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.209      ;
; 0.962 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.210      ;
; 0.962 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.210      ;
; 0.963 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.211      ;
; 0.963 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.211      ;
; 0.965 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.213      ;
; 0.968 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.968 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.969 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.217      ;
; 0.969 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.217      ;
; 0.971 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; IMAGE_CTRL:u_imagectrl|green_reg[0]     ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.972 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.220      ;
; 0.973 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.221      ;
; 0.975 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.223      ;
; 0.975 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.223      ;
; 0.976 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.224      ;
; 0.976 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.224      ;
; 0.976 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.224      ;
; 0.977 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.225      ;
; 0.978 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.979 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 0.980 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.228      ;
; 0.983 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.231      ;
; 0.987 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 0.989 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.991 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[9] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.239      ;
; 1.005 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[9] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.252      ;
; 1.006 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[9] ; IMAGE_CTRL:u_imagectrl|red_reg[0]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.253      ;
; 1.018 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.266      ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 13.384 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.191 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 7.435 ; 0.000         ;
; clock                                                ; 9.627 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.384 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.942      ;
; 13.388 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[7] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.938      ;
; 13.420 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[1] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.906      ;
; 13.430 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.895      ;
; 13.437 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[0] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.889      ;
; 13.450 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[7] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.876      ;
; 13.450 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.876      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.454 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.872      ;
; 13.462 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.864      ;
; 13.481 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[1] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.845      ;
; 13.487 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.839      ;
; 13.516 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.810      ;
; 13.517 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.809      ;
; 13.526 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.800      ;
; 13.532 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.794      ;
; 13.543 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.782      ;
; 13.546 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.780      ;
; 13.556 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.769      ;
; 13.558 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.768      ;
; 13.562 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.763      ;
; 13.563 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.762      ;
; 13.582 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.744      ;
; 13.583 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.743      ;
; 13.594 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.732      ;
; 13.595 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.731      ;
; 13.604 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.722      ;
; 13.604 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.722      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.608 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.718      ;
; 13.612 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.713      ;
; 13.619 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.707      ;
; 13.620 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.706      ;
; 13.623 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[2] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.703      ;
; 13.628 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.697      ;
; 13.630 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.696      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.641 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.685      ;
; 13.658 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.668      ;
; 13.659 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.667      ;
; 13.664 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.662      ;
; 13.665 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[3] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.661      ;
; 13.665 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.661      ;
; 13.666 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.659      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.669 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.657      ;
; 13.675 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[2] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.651      ;
; 13.675 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.650      ;
; 13.676 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.649      ;
; 13.678 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.648      ;
; 13.679 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.647      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.684 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.642      ;
; 13.686 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.639      ;
; 13.688 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; IMAGE_CTRL:u_imagectrl|red_reg[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.637      ;
; 13.689 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.636      ;
; 13.693 ; TIMING_CTRL:u_timingctrl|pixel_y_reg[4] ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.632      ;
; 13.707 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[5] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.619      ;
; 13.719 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; IMAGE_CTRL:u_imagectrl|green_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.606      ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.191 ; TIMING_CTRL:u_timingctrl|h_val[10]      ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.319      ;
; 0.245 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[4] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.374      ;
; 0.281 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.409      ;
; 0.283 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.412      ;
; 0.284 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.413      ;
; 0.284 ; TIMING_CTRL:u_timingctrl|v_val[9]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.413      ;
; 0.284 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.413      ;
; 0.285 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.414      ;
; 0.287 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.415      ;
; 0.289 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.289 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.289 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.417      ;
; 0.290 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[0]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.419      ;
; 0.290 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.418      ;
; 0.290 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.418      ;
; 0.291 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.420      ;
; 0.291 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.419      ;
; 0.292 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.420      ;
; 0.295 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.423      ;
; 0.297 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[0]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.297 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.425      ;
; 0.322 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[1] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.451      ;
; 0.326 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[6] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.455      ;
; 0.328 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[6] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.456      ;
; 0.331 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.459      ;
; 0.334 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.463      ;
; 0.334 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.462      ;
; 0.335 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[3] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.464      ;
; 0.338 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[1] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.466      ;
; 0.343 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.472      ;
; 0.343 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[3] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.471      ;
; 0.359 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[8] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.488      ;
; 0.390 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[9] ; IMAGE_CTRL:u_imagectrl|green_reg[0]     ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.519      ;
; 0.424 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[5] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.553      ;
; 0.425 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[7] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.554      ;
; 0.427 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.556      ;
; 0.428 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[9] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.556      ;
; 0.429 ; TIMING_CTRL:u_timingctrl|v_val[9]       ; TIMING_CTRL:u_timingctrl|pixel_y_reg[9] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.558      ;
; 0.429 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.558      ;
; 0.432 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.561      ;
; 0.433 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[8] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.561      ;
; 0.433 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[4] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.561      ;
; 0.433 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|pixel_x_reg[7] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.561      ;
; 0.433 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.561      ;
; 0.433 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.562      ;
; 0.433 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.562      ;
; 0.434 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.562      ;
; 0.434 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.562      ;
; 0.434 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.563      ;
; 0.435 ; TIMING_CTRL:u_timingctrl|h_val[9]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.563      ;
; 0.436 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.564      ;
; 0.436 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.564      ;
; 0.437 ; TIMING_CTRL:u_timingctrl|v_val[8]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.566      ;
; 0.437 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.566      ;
; 0.439 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.567      ;
; 0.439 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.567      ;
; 0.439 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.567      ;
; 0.439 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.568      ;
; 0.441 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.569      ;
; 0.441 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.569      ;
; 0.443 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.572      ;
; 0.443 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.571      ;
; 0.445 ; TIMING_CTRL:u_timingctrl|v_val[2]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.574      ;
; 0.445 ; TIMING_CTRL:u_timingctrl|h_val[6]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.573      ;
; 0.450 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.578      ;
; 0.452 ; TIMING_CTRL:u_timingctrl|h_val[8]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.580      ;
; 0.485 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.614      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[0]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[1]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[2]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[6]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[7]       ; TIMING_CTRL:u_timingctrl|v_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[5]       ; TIMING_CTRL:u_timingctrl|v_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.491 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.620      ;
; 0.491 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.620      ;
; 0.491 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.619      ;
; 0.492 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.620      ;
; 0.492 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.621      ;
; 0.493 ; TIMING_CTRL:u_timingctrl|v_val[3]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.622      ;
; 0.493 ; TIMING_CTRL:u_timingctrl|v_val[1]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.622      ;
; 0.493 ; TIMING_CTRL:u_timingctrl|h_val[5]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.621      ;
; 0.494 ; TIMING_CTRL:u_timingctrl|h_val[3]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.622      ;
; 0.494 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.622      ;
; 0.494 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[7]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.622      ;
; 0.494 ; TIMING_CTRL:u_timingctrl|v_val[0]       ; TIMING_CTRL:u_timingctrl|v_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.623      ;
; 0.495 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.624      ;
; 0.496 ; TIMING_CTRL:u_timingctrl|pixel_x_reg[9] ; IMAGE_CTRL:u_imagectrl|blue_reg[0]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.625      ;
; 0.496 ; TIMING_CTRL:u_timingctrl|h_val[1]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.624      ;
; 0.496 ; TIMING_CTRL:u_timingctrl|h_val[4]       ; TIMING_CTRL:u_timingctrl|h_val[8]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.624      ;
; 0.497 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[9]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.625      ;
; 0.497 ; TIMING_CTRL:u_timingctrl|v_val[4]       ; TIMING_CTRL:u_timingctrl|v_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.626      ;
; 0.499 ; TIMING_CTRL:u_timingctrl|h_val[7]       ; TIMING_CTRL:u_timingctrl|h_val[10]      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.627      ;
; 0.499 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.627      ;
; 0.499 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[3]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.627      ;
; 0.501 ; TIMING_CTRL:u_timingctrl|h_val[2]       ; TIMING_CTRL:u_timingctrl|h_val[6]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.629      ;
; 0.501 ; TIMING_CTRL:u_timingctrl|h_val[0]       ; TIMING_CTRL:u_timingctrl|h_val[4]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.629      ;
; 0.502 ; TIMING_CTRL:u_timingctrl|h_val[10]      ; TIMING_CTRL:u_timingctrl|h_val[5]       ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.630      ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 11.007 ; 0.191 ; N/A      ; N/A     ; 7.322               ;
;  clock                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 9.627               ;
;  u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 11.007 ; 0.191 ; N/A      ; N/A     ; 7.322               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; h_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; v_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; clock               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.1e-09 V                    ; 2.58 V              ; -0.0544 V           ; 0.311 V                              ; 0.084 V                              ; 1.05e-10 s                  ; 2.03e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.1e-09 V                   ; 2.58 V             ; -0.0544 V          ; 0.311 V                             ; 0.084 V                             ; 1.05e-10 s                 ; 2.03e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-09 V                   ; 2.39 V              ; -0.0693 V           ; 0.141 V                              ; 0.097 V                              ; 2.77e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-09 V                  ; 2.39 V             ; -0.0693 V          ; 0.141 V                             ; 0.097 V                             ; 2.77e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.46e-07 V                   ; 2.35 V              ; -0.0216 V           ; 0.041 V                              ; 0.044 V                              ; 2.35e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.46e-07 V                  ; 2.35 V             ; -0.0216 V          ; 0.041 V                             ; 0.044 V                             ; 2.35e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.15e-06 V                   ; 2.35 V              ; -0.00816 V          ; 0.1 V                                ; 0.012 V                              ; 4.51e-10 s                  ; 3.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.15e-06 V                  ; 2.35 V             ; -0.00816 V         ; 0.1 V                               ; 0.012 V                             ; 4.51e-10 s                 ; 3.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.09e-09 V                   ; 3.33 V              ; -0.207 V            ; 0.732 V                              ; 0.246 V                              ; 7.99e-11 s                  ; 1.55e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.09e-09 V                  ; 3.33 V             ; -0.207 V           ; 0.732 V                             ; 0.246 V                             ; 7.99e-11 s                 ; 1.55e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.44e-09 V                   ; 2.77 V              ; -0.0664 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.44e-09 V                  ; 2.77 V             ; -0.0664 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.04e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 709      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 709      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 178   ; 178  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clock                                                ; clock                                                ; Base      ; Constrained ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; blue[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; blue[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Jul  5 11:19:22 2025
Info: Command: quartus_sta VGA_TV -c VGA_TV
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_TV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock clock
    Info (332110): create_generated_clock -source {u_pllvga|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {u_pllvga|altpll_component|auto_generated|pll1|clk[0]} {u_pllvga|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 11.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.007               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.442               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.322               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.892               0.000 clock 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.562               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.330               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.910               0.000 clock 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.384               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.191               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.435               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.627               0.000 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5078 megabytes
    Info: Processing ended: Sat Jul  5 11:19:24 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


