// Seed: 2331857697
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    output wire id_4,
    output supply1 id_5,
    input tri id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output logic id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    input tri0 id_14
);
  always begin
    id_0 = id_7;
    id_10 <= 1;
    begin
      if (id_1) id_10 = id_1.id_2 == 1;
    end
    if (1'h0) id_5 = id_11;
  end
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    inout uwire id_4,
    output logic id_5,
    input tri1 id_6,
    input tri id_7,
    output wor id_8,
    output tri0 id_9,
    output supply1 id_10,
    input wor id_11,
    input wor id_12#(.id_27(1)),
    output supply1 id_13,
    inout wire id_14,
    input wor id_15,
    output tri1 id_16,
    output logic id_17,
    output supply1 id_18,
    input wand id_19,
    input wor id_20,
    input supply0 id_21,
    input wand id_22,
    output wor id_23,
    input tri id_24,
    output uwire id_25
);
  always begin
    $display(id_12);
    id_3 = 1;
    id_17 <= 1'b0;
  end
  module_0(
      id_18,
      id_11,
      id_14,
      id_11,
      id_14,
      id_4,
      id_11,
      id_14,
      id_10,
      id_7,
      id_17,
      id_1,
      id_4,
      id_2,
      id_2
  );
  final id_5 <= 1;
endmodule
