// Seed: 818713878
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  reg id_2 = 1;
  type_6(
      1, 1, id_0, id_0
  );
  always begin
    id_2 <= 1;
  end
  logic id_3;
endmodule
