

================================================================
== Vitis HLS Report for 'backprop_Pipeline_soft_max_loop2'
================================================================
* Date:           Fri May 30 21:43:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.609 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.224 us|  0.224 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- soft_max_loop2  |       26|       26|        25|          1|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      87|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      14|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      502|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      502|     228|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_64_1_1_U86  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_171_p2   |         +|   0|  0|   9|           2|           1|
    |ap_condition_497     |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_165_p2  |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln29_fu_197_p2   |       xor|   0|  0|  65|          64|          65|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  87|          70|          71|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_19_fu_54               |   9|          2|    2|          4|
    |net_outputs_0_1_fu_58    |   9|          2|   64|        128|
    |net_outputs_1_1_fu_62    |   9|          2|   64|        128|
    |net_outputs_2_1_fu_66    |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  198|        396|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_19_fu_54                         |   2|   0|    2|          0|
    |i_reg_268                          |   2|   0|    2|          0|
    |icmp_ln27_reg_272                  |   1|   0|    1|          0|
    |net_outputs_0_1_fu_58              |  64|   0|   64|          0|
    |net_outputs_1_1_fu_62              |  64|   0|   64|          0|
    |net_outputs_2_1_fu_66              |  64|   0|   64|          0|
    |tmp_4_reg_286                      |  64|   0|   64|          0|
    |tmp_7_reg_276                      |  64|   0|   64|          0|
    |i_reg_268                          |  64|  32|    2|          0|
    |icmp_ln27_reg_272                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 502|  64|  377|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_998_p_din0           |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_998_p_din1           |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_998_p_dout0          |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_998_p_ce             |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1002_p_din0          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1002_p_din1          |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1002_p_dout0         |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|grp_fu_1002_p_ce            |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop2|  return value|
|net_outputs_2_06            |   in|   64|     ap_none|                  net_outputs_2_06|        scalar|
|net_outputs_1_05            |   in|   64|     ap_none|                  net_outputs_1_05|        scalar|
|net_outputs_0_04            |   in|   64|     ap_none|                  net_outputs_0_04|        scalar|
|activations3_0_4_reload     |   in|   64|     ap_none|           activations3_0_4_reload|        scalar|
|activations3_1_4_reload     |   in|   64|     ap_none|           activations3_1_4_reload|        scalar|
|activations3_2_4_reload     |   in|   64|     ap_none|           activations3_2_4_reload|        scalar|
|sum_reload                  |   in|   64|     ap_none|                        sum_reload|        scalar|
|net_outputs_2_1_out         |  out|   64|      ap_vld|               net_outputs_2_1_out|       pointer|
|net_outputs_2_1_out_ap_vld  |  out|    1|      ap_vld|               net_outputs_2_1_out|       pointer|
|net_outputs_1_1_out         |  out|   64|      ap_vld|               net_outputs_1_1_out|       pointer|
|net_outputs_1_1_out_ap_vld  |  out|    1|      ap_vld|               net_outputs_1_1_out|       pointer|
|net_outputs_0_1_out         |  out|   64|      ap_vld|               net_outputs_0_1_out|       pointer|
|net_outputs_0_1_out_ap_vld  |  out|    1|      ap_vld|               net_outputs_0_1_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------+--------------+

