\doxysection{FLASH\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


FLASH Registers.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ACR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDKEYR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ KEYR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OPTKEYR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ECCR}
\item 
uint32\+\_\+t \textbf{ RESERVED1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OPTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCROP1\+SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCROP1\+ER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ WRP1\+AR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ WRP1\+BR}
\item 
uint32\+\_\+t \textbf{ RESERVED2} [4]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCROP2\+SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCROP2\+ER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ WRP2\+AR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ WRP2\+BR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [7]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SEC1R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SEC2R}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH Registers. 

Definition at line \textbf{ 456} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR@{ACR}}
\index{ACR@{ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{ACR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ACR}

FLASH access control register, Address offset\+: 0x00 

Definition at line \textbf{ 458} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

FLASH control register, Address offset\+: 0x14 

Definition at line \textbf{ 463} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_abe203f827d2e33c7f162e4170b6dfdb3}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{ECCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ECCR}

FLASH ECC register, Address offset\+: 0x18 

Definition at line \textbf{ 464} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{KEYR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t KEYR}

FLASH key register, Address offset\+: 0x08 

Definition at line \textbf{ 460} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{OPTKEYR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OPTKEYR}

FLASH option key register, Address offset\+: 0x0C 

Definition at line \textbf{ 461} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a0a5451bd489a6183347939eecfb69b14}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTR@{OPTR}}
\index{OPTR@{OPTR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{OPTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OPTR}

FLASH option register, Address offset\+: 0x20 

Definition at line \textbf{ 466} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_aa0e34261741fdac1326900b59c746790}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1ER@{PCROP1ER}}
\index{PCROP1ER@{PCROP1ER}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{PCROP1ER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCROP1\+ER}

FLASH bank1 PCROP end address register, Address offset\+: 0x28 

Definition at line \textbf{ 468} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a9e1c86171e89f89cb5d337c55fe53e01}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1SR@{PCROP1SR}}
\index{PCROP1SR@{PCROP1SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{PCROP1SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCROP1\+SR}

FLASH bank1 PCROP start address register, Address offset\+: 0x24 

Definition at line \textbf{ 467} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a30df6d9f8e4fcbb80f0b6e3d426dda42}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP2ER@{PCROP2ER}}
\index{PCROP2ER@{PCROP2ER}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{PCROP2ER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCROP2\+ER}

FLASH bank2 PCROP end address register, Address offset\+: 0x48 

Definition at line \textbf{ 473} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a048b1583366bce0feb39c5b32f6777fc}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP2SR@{PCROP2SR}}
\index{PCROP2SR@{PCROP2SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{PCROP2SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCROP2\+SR}

FLASH bank2 PCROP start address register, Address offset\+: 0x44 

Definition at line \textbf{ 472} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_aa9f5b0f466070a82627be260a1ad062b}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PDKEYR@{PDKEYR}}
\index{PDKEYR@{PDKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{PDKEYR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDKEYR}

FLASH power down key register, Address offset\+: 0x04 

Definition at line \textbf{ 459} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved1, Address offset\+: 0x1C 

Definition at line \textbf{ 465} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a6f5da9a4bd236721b4dae0a04987d684}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2[4]}

Reserved2, Address offset\+: 0x34 

Definition at line \textbf{ 471} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a1714dd5c82cc018beee0788def1e681a}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3[7]}

Reserved3, Address offset\+: 0x54 

Definition at line \textbf{ 476} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a8f1fc856e5a0760b4152ef10ba1a802d}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SEC1R@{SEC1R}}
\index{SEC1R@{SEC1R}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{SEC1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SEC1R}

FLASH Securable memory register bank1, Address offset\+: 0x70 

Definition at line \textbf{ 477} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_aaa5ea7aa94b4eff152416bb2bb9902d9}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SEC2R@{SEC2R}}
\index{SEC2R@{SEC2R}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{SEC2R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SEC2R}

FLASH Securable memory register bank2, Address offset\+: 0x74 

Definition at line \textbf{ 478} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

FLASH status register, Address offset\+: 0x10 

Definition at line \textbf{ 462} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a503024fb8ce3251295cb464cb2fc296a}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1AR@{WRP1AR}}
\index{WRP1AR@{WRP1AR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{WRP1AR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t WRP1\+AR}

FLASH bank1 WRP area A address register, Address offset\+: 0x2C 

Definition at line \textbf{ 469} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a6c4436204616aa7b8494c93cc3a58cee}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1BR@{WRP1BR}}
\index{WRP1BR@{WRP1BR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{WRP1BR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t WRP1\+BR}

FLASH bank1 WRP area B address register, Address offset\+: 0x30 

Definition at line \textbf{ 470} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_a6aa23ebc9914bb8203e33bf82fe39231}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP2AR@{WRP2AR}}
\index{WRP2AR@{WRP2AR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{WRP2AR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t WRP2\+AR}

FLASH bank2 WRP area A address register, Address offset\+: 0x4C 

Definition at line \textbf{ 474} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_l_a_s_h___type_def_aa4a6d8ca4684311c334365c9451dd48b}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP2BR@{WRP2BR}}
\index{WRP2BR@{WRP2BR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{WRP2BR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t WRP2\+BR}

FLASH bank2 WRP area B address register, Address offset\+: 0x50 

Definition at line \textbf{ 475} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
