<!DOCTYPE html>
<html>
 <head>
  <link rel="stylesheet" type="text/css" src="rac.css">
  <meta charset=“UTF-8”>
  <meta name="google-site-verification" content="NOcBlSXtrB3Z4R4uGDdLbL05FwL780CGwwtost6ukfA" />
  
        <meta name=“viewport” content=“width=device-width, initial-scale=1.0”>
        <meta http-equiv=“X-UA-Compatible” content=“ie=edge”>
  
</head>
<body>
 <div class="Box">
  <div class = "Box_overlay">
   <div class = "header">
    <h1> Verilog </h1>
   </div>
  This are some standalone verilog modules that can be reused and made a part of larger system and most of the modules are parameterised i.e, you can make a circuit of any bit_length by varying the parameter. All modules are synthesizable. In case you want to report any bug/ give suggestion or want help, feel free to mail me at rach1t.s1n9h@gmail.com .
  <br> List of projects:
  <br>
   1. <a href="https://github.com/Rach1t/Verilog/tree/main/Basic%20Full%20Adder">Basic Full Adder</a><br>
   2. <a href="https://github.com/Rach1t/Verilog/tree/main/IEEE-754%20Adder">IEEE-754 Adder</a><br>
   3. <a href="https://github.com/Rach1t/Verilog/tree/main/IEEE-754%20Floating%20Point%20Divider">IEEE-754 Floating point divider</a><br>
   4. <a href="https://github.com/Rach1t/Verilog/tree/main/Kogge%20Stone%20Adder">Kogge stone Adder</a><br>
   5. <a href="https://github.com/Rach1t/Verilog/tree/main/Priority%20Encoder">Priority Encoder</a><br>
   6. <a href="https://github.com/Rach1t/Verilog/tree/main/IEEE-754%20Multiplier">IEEE 754 multiplier</a><br>
   7. <a href="https://github.com/Rach1t/Verilog/tree/main/Quick%20Sort">Quick Sort (hardware implementation of quick sort using verilog)</a><br>
  </div>
 </div>
</body>
</html>
