{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541705019986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541705019987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 17:23:39 2018 " "Processing started: Thu Nov 08 17:23:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541705019987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541705019987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp2int -c fp2int " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp2int -c fp2int" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541705019987 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541705020475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_fp2int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file alt_fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fp2int_altbarrel_shift_9rf-RTL " "Found design unit 1: alt_fp2int_altbarrel_shift_9rf-RTL" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fp2int_altfp_convert_u3q-RTL " "Found design unit 2: alt_fp2int_altfp_convert_u3q-RTL" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 359 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fp2int-RTL " "Found design unit 3: alt_fp2int-RTL" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1743 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021035 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fp2int_altbarrel_shift_9rf " "Found entity 1: alt_fp2int_altbarrel_shift_9rf" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021035 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fp2int_altfp_convert_u3q " "Found entity 2: alt_fp2int_altfp_convert_u3q" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021035 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fp2int " "Found entity 3: alt_fp2int" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp2int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp2int-behavioral " "Found design unit 1: fp2int-behavioral" {  } { { "fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021038 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp2int " "Found entity 1: fp2int" {  } { { "fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fp2int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_conv-behavioral " "Found design unit 1: tb_conv-behavioral" {  } { { "tb_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/tb_fp2int.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021041 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_conv " "Found entity 1: tb_conv" {  } { { "tb_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/tb_fp2int.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp2int " "Elaborating entity \"fp2int\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541705021190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int alt_fp2int:alt_fp2int_inst " "Elaborating entity \"alt_fp2int\" for hierarchy \"alt_fp2int:alt_fp2int_inst\"" {  } { { "fp2int.vhd" "alt_fp2int_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altfp_convert_u3q alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component " "Elaborating entity \"alt_fp2int_altfp_convert_u3q\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\"" {  } { { "alt_fp2int.vhd" "alt_fp2int_altfp_convert_u3q_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altbarrel_shift_9rf alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|alt_fp2int_altbarrel_shift_9rf:altbarrel_shift6 " "Elaborating entity \"alt_fp2int_altbarrel_shift_9rf\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|alt_fp2int_altbarrel_shift_9rf:altbarrel_shift6\"" {  } { { "alt_fp2int.vhd" "altbarrel_shift6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub4\"" {  } { { "alt_fp2int.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub4\"" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541705021253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021254 ""}  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541705021254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ui " "Found entity 1: add_sub_9ui" {  } { { "db/add_sub_9ui.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/db/add_sub_9ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ui alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub4\|add_sub_9ui:auto_generated " "Elaborating entity \"add_sub_9ui\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub4\|add_sub_9ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub5\"" {  } { { "alt_fp2int.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub5\"" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541705021332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021333 ""}  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541705021333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ti " "Found entity 1: add_sub_5ti" {  } { { "db/add_sub_5ti.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/db/add_sub_5ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ti alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated " "Elaborating entity \"add_sub_5ti\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub7\"" {  } { { "alt_fp2int.vhd" "add_sub7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub7\"" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541705021397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021397 ""}  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541705021397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2cj " "Found entity 1: add_sub_2cj" {  } { { "db/add_sub_2cj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/db/add_sub_2cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2cj alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub7\|add_sub_2cj:auto_generated " "Elaborating entity \"add_sub_2cj\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub7\|add_sub_2cj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub8\"" {  } { { "alt_fp2int.vhd" "add_sub8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub8\"" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541705021472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021473 ""}  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541705021473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ubj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ubj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ubj " "Found entity 1: add_sub_ubj" {  } { { "db/add_sub_ubj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/db/add_sub_ubj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ubj alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub8\|add_sub_ubj:auto_generated " "Elaborating entity \"add_sub_ubj\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub8\|add_sub_ubj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub9\"" {  } { { "alt_fp2int.vhd" "add_sub9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub9\"" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541705021553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021553 ""}  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541705021553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ti " "Found entity 1: add_sub_4ti" {  } { { "db/add_sub_4ti.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/db/add_sub_4ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ti alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated " "Elaborating entity \"add_sub_4ti\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr1\"" {  } { { "alt_fp2int.vhd" "cmpr1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr1\"" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541705021651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021651 ""}  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541705021651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_28i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_28i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_28i " "Found entity 1: cmpr_28i" {  } { { "db/cmpr_28i.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/db/cmpr_28i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_28i alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated " "Elaborating entity \"cmpr_28i\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr2\"" {  } { { "alt_fp2int.vhd" "cmpr2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr2\"" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541705021734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021734 ""}  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541705021734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oth " "Found entity 1: cmpr_oth" {  } { { "db/cmpr_oth.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/db/cmpr_oth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oth alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated " "Elaborating entity \"cmpr_oth\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr3\"" {  } { { "alt_fp2int.vhd" "cmpr3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr3\"" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1700 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541705021820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr3 " "Instantiated megafunction \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021820 ""}  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1700 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541705021820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vth " "Found entity 1: cmpr_vth" {  } { { "db/cmpr_vth.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/db/cmpr_vth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705021912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705021912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vth alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr3\|cmpr_vth:auto_generated " "Elaborating entity \"cmpr_vth\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:cmpr3\|cmpr_vth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:max_shift_compare\"" {  } { { "alt_fp2int.vhd" "max_shift_compare" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:max_shift_compare\"" {  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541705021921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705021921 ""}  } { { "alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541705021921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nth " "Found entity 1: cmpr_nth" {  } { { "db/cmpr_nth.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/db/cmpr_nth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541705022005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541705022005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nth alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated " "Elaborating entity \"cmpr_nth\" for hierarchy \"alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_u3q:alt_fp2int_altfp_convert_u3q_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541705022007 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "result alt_fp2int:alt_fp2int_inst 9 8 " "Actual width (9) of port \"result\" on instance \"alt_fp2int:alt_fp2int_inst\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "fp2int.vhd" "alt_fp2int_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 44 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1541705022052 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1541705022057 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541705022211 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 08 17:23:42 2018 " "Processing ended: Thu Nov 08 17:23:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541705022211 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541705022211 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541705022211 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541705022211 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541705023402 ""}
