#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027473f0 .scope module, "control_tb" "control_tb" 2 3;
 .timescale 0 0;
v00000000027ad850_0 .var "clock", 0 0;
v00000000027ae070_0 .var "inA", 31 0;
v00000000027ae430_0 .var "inB", 31 0;
v00000000027ae390_0 .net "inc", 0 0, v00000000027add50_0;  1 drivers
v00000000027adad0_0 .var "overflow", 0 0;
v00000000027addf0_0 .net "reset", 0 0, v00000000027ae1b0_0;  1 drivers
S_0000000002747570 .scope module, "controlA" "control" 2 35, 3 4 0, S_00000000027473f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inA"
    .port_info 1 /INPUT 32 "inB"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "inc"
    .port_info 5 /OUTPUT 1 "reset"
L_0000000002753be0 .functor NOT 32, v00000000027ad440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000027aef80 .functor BUF 1, v00000000027ad850_0, C4<0>, C4<0>, C4<0>;
v00000000027ad4e0_0 .net "and_out", 0 0, v00000000027476f0_0;  1 drivers
v00000000027ad580_0 .net "buffout", 0 0, L_00000000027aef80;  1 drivers
v00000000027ad620_0 .net "clock", 0 0, v00000000027ad850_0;  1 drivers
v00000000027ad6c0_0 .net "inA", 31 0, v00000000027ae070_0;  1 drivers
v00000000027ada30_0 .net "inB", 31 0, v00000000027ae430_0;  1 drivers
v00000000027add50_0 .var "inc", 0 0;
v00000000027ae2f0_0 .net "overflow", 0 0, v00000000027adad0_0;  1 drivers
v00000000027ae1b0_0 .var "reset", 0 0;
v00000000027ae570_0 .net "xor_out", 31 0, v00000000027ad440_0;  1 drivers
E_000000000274ff90 .event edge, v00000000027ad620_0, v00000000027476f0_0, v00000000027ad580_0;
S_0000000002746b30 .scope begin, "CONTROL" "CONTROL" 3 48, 3 48 0, S_0000000002747570;
 .timescale 0 0;
S_0000000002746cb0 .scope module, "andg1" "and32" 3 40, 4 1 0, S_0000000002747570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 1 "out"
v0000000002746e30_0 .net "in", 31 0, L_0000000002753be0;  1 drivers
v00000000027476f0_0 .var "out", 0 0;
E_000000000274fad0 .event edge, v0000000002746e30_0;
S_0000000002745060 .scope begin, "AND32" "AND32" 4 18, 4 18 0, S_0000000002746cb0;
 .timescale 0 0;
S_00000000027451e0 .scope module, "xg1" "xor_gate" 3 34, 5 1 0, S_0000000002747570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0000000002745360_0 .net "in1", 31 0, v00000000027ae070_0;  alias, 1 drivers
v00000000027ad3a0_0 .net "in2", 31 0, v00000000027ae430_0;  alias, 1 drivers
v00000000027ad440_0 .var "out", 31 0;
E_000000000274f990 .event edge, v00000000027ad3a0_0, v0000000002745360_0;
S_00000000027ad220 .scope begin, "XORGATE" "XORGATE" 5 21, 5 21 0, S_00000000027451e0;
 .timescale 0 0;
    .scope S_00000000027451e0;
T_0 ;
    %wait E_000000000274f990;
    %fork t_1, S_00000000027ad220;
    %jmp t_0;
    .scope S_00000000027ad220;
t_1 ;
    %load/vec4 v0000000002745360_0;
    %load/vec4 v00000000027ad3a0_0;
    %xor;
    %assign/vec4 v00000000027ad440_0, 0;
    %end;
    .scope S_00000000027451e0;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002746cb0;
T_1 ;
    %wait E_000000000274fad0;
    %fork t_3, S_0000000002745060;
    %jmp t_2;
    .scope S_0000000002745060;
t_3 ;
    %load/vec4 v0000000002746e30_0;
    %and/r;
    %store/vec4 v00000000027476f0_0, 0, 1;
    %end;
    .scope S_0000000002746cb0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002747570;
T_2 ;
    %wait E_000000000274ff90;
    %fork t_5, S_0000000002746b30;
    %jmp t_4;
    .scope S_0000000002746b30;
t_5 ;
    %load/vec4 v00000000027ad580_0;
    %load/vec4 v00000000027ad4e0_0;
    %inv;
    %and;
    %store/vec4 v00000000027add50_0, 0, 1;
    %load/vec4 v00000000027ad580_0;
    %load/vec4 v00000000027ad4e0_0;
    %load/vec4 v00000000027ae2f0_0;
    %or;
    %and;
    %store/vec4 v00000000027ae1b0_0, 0, 1;
    %end;
    .scope S_0000000002747570;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000027473f0;
T_3 ;
    %vpi_call 2 13 "$dumpfile", "control.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000027473f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027ad850_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027ae070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027ae430_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027adad0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000027ae070_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v00000000027ae430_0, 0, 32;
    %delay 15, 0;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v00000000027ae070_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027ae430_0, 0, 32;
    %delay 25, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027ae070_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 2694881440, 0, 32;
    %store/vec4 v00000000027ae430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027adad0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000027473f0;
T_4 ;
    %delay 1, 0;
    %load/vec4 v00000000027ad850_0;
    %inv;
    %store/vec4 v00000000027ad850_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "control_tb.v";
    "./control.v";
    "./and32.v";
    "./xor_gate.v";
