/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [29:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [19:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire [18:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  reg [9:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire [11:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_60z;
  wire [7:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [9:0] celloutsig_0_72z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~(celloutsig_0_30z | celloutsig_0_24z[4]);
  assign celloutsig_0_9z = ~(celloutsig_0_1z | celloutsig_0_5z);
  assign celloutsig_0_22z = ~(celloutsig_0_8z | in_data[73]);
  assign celloutsig_0_30z = ~(celloutsig_0_8z | celloutsig_0_27z);
  assign celloutsig_0_37z = ~((celloutsig_0_36z | celloutsig_0_10z[0]) & celloutsig_0_25z);
  assign celloutsig_0_49z = ~((celloutsig_0_12z | celloutsig_0_28z) & celloutsig_0_4z[0]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[73]);
  assign celloutsig_0_19z = ~((celloutsig_0_9z | celloutsig_0_12z) & celloutsig_0_4z[3]);
  assign celloutsig_0_36z = celloutsig_0_10z[0] | ~(celloutsig_0_5z);
  assign celloutsig_0_41z = celloutsig_0_7z[1] | ~(celloutsig_0_13z[3]);
  assign celloutsig_0_51z = celloutsig_0_46z[1] | ~(celloutsig_0_15z);
  assign celloutsig_0_8z = celloutsig_0_3z[6] | ~(celloutsig_0_6z[0]);
  assign celloutsig_1_15z = celloutsig_1_2z[0] | ~(celloutsig_1_2z[1]);
  assign celloutsig_1_18z = celloutsig_1_4z[6] | ~(celloutsig_1_2z[3]);
  assign celloutsig_0_32z = celloutsig_0_17z[1] | ~(celloutsig_0_10z[2]);
  assign celloutsig_0_35z = { celloutsig_0_13z[9:2], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_23z } & { celloutsig_0_18z[9:0], celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_4z = { in_data[33:32], celloutsig_0_0z, celloutsig_0_0z } & celloutsig_0_3z[7:4];
  assign celloutsig_0_6z = { celloutsig_0_3z[3:1], celloutsig_0_5z } & { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z } & { celloutsig_0_6z[3:2], celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_8z } & { celloutsig_0_4z[3:1], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_21z = celloutsig_0_10z[3:1] & celloutsig_0_4z[2:0];
  assign celloutsig_0_3z = { in_data[10:2], celloutsig_0_1z } / { 1'h1, in_data[79:72], in_data[0] };
  assign celloutsig_0_40z = { celloutsig_0_13z[4:2], celloutsig_0_37z, celloutsig_0_25z, celloutsig_0_34z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z } / { 1'h1, celloutsig_0_13z[7:3], celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_23z };
  assign celloutsig_0_60z = { celloutsig_0_18z[17:4], celloutsig_0_7z } / { 1'h1, celloutsig_0_13z[11:7], celloutsig_0_29z, celloutsig_0_49z, celloutsig_0_44z };
  assign celloutsig_1_0z = in_data[152:148] / { 1'h1, in_data[104:101] };
  assign celloutsig_1_3z = { celloutsig_1_2z[6:1], celloutsig_1_1z } / { 1'h1, in_data[171:163] };
  assign celloutsig_0_24z = { celloutsig_0_18z[16:13], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_7z } / { 1'h1, celloutsig_0_4z[2:0], celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_71z = { celloutsig_0_60z[5:4], celloutsig_0_22z } && { celloutsig_0_31z[3], celloutsig_0_51z, celloutsig_0_11z };
  assign celloutsig_1_19z = celloutsig_1_9z[2:0] < { celloutsig_1_8z[9], celloutsig_1_15z, celloutsig_1_18z };
  assign celloutsig_0_12z = { in_data[7:6], celloutsig_0_5z } < celloutsig_0_10z[4:2];
  assign celloutsig_0_25z = celloutsig_0_19z & ~(celloutsig_0_22z);
  assign celloutsig_1_4z = { in_data[182:177], celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[4:0], celloutsig_1_1z[3:1], in_data[96] };
  assign celloutsig_0_14z = { celloutsig_0_10z[4:1], celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[8:5] };
  assign celloutsig_0_2z = { in_data[20], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_50z = celloutsig_0_40z[16] ? { celloutsig_0_48z, celloutsig_0_21z, celloutsig_0_15z } : celloutsig_0_45z[4:0];
  assign celloutsig_0_61z = celloutsig_0_59z[0] ? { celloutsig_0_48z, celloutsig_0_57z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_57z, celloutsig_0_57z, celloutsig_0_12z, celloutsig_0_53z } : { in_data[64:61], celloutsig_0_16z[4:1] };
  assign celloutsig_0_16z[4:0] = celloutsig_0_5z ? { in_data[60], celloutsig_0_7z, celloutsig_0_1z } : celloutsig_0_14z;
  assign celloutsig_0_20z = celloutsig_0_15z ? { celloutsig_0_17z, celloutsig_0_11z } : { celloutsig_0_4z[3:1], celloutsig_0_19z };
  assign celloutsig_1_1z = - celloutsig_1_0z[4:1];
  assign celloutsig_0_59z = { celloutsig_0_7z[1], celloutsig_0_53z, celloutsig_0_50z, celloutsig_0_10z } | { celloutsig_0_35z[11:2], celloutsig_0_5z, celloutsig_0_22z };
  assign celloutsig_1_2z = { celloutsig_1_1z[2:1], celloutsig_1_0z } | { celloutsig_1_0z[3:1], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_4z[6:5], celloutsig_1_4z } | { celloutsig_1_0z[1:0], celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_5z[25:22] | celloutsig_1_3z[8:5];
  assign celloutsig_0_17z = celloutsig_0_10z[3:1] | { celloutsig_0_7z[1:0], celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_7z[0], celloutsig_0_6z, celloutsig_0_0z } | { in_data[18], celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_5z & celloutsig_0_2z[0];
  assign celloutsig_0_27z = celloutsig_0_26z[10] & celloutsig_0_24z[3];
  assign celloutsig_0_28z = celloutsig_0_12z & celloutsig_0_11z;
  assign celloutsig_0_0z = | in_data[58:53];
  assign celloutsig_0_44z = | { celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_48z = | { celloutsig_0_35z[12], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_57z = | in_data[20:16];
  assign celloutsig_0_11z = | { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z[0] };
  assign celloutsig_0_39z = ^ { celloutsig_0_31z[22:7], celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_5z = ^ { celloutsig_0_3z[5:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_19z } ~^ celloutsig_0_4z[2:0];
  assign celloutsig_0_18z = { in_data[47:31], celloutsig_0_2z } ~^ { in_data[28:10], celloutsig_0_9z };
  assign celloutsig_0_72z = { celloutsig_0_59z[9:1], celloutsig_0_19z } ^ { celloutsig_0_61z[7:2], celloutsig_0_36z, celloutsig_0_41z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_1_5z = in_data[153:128] ^ { in_data[185:165], celloutsig_1_0z };
  assign celloutsig_0_13z = { in_data[55:44], celloutsig_0_9z, celloutsig_0_5z } ^ { in_data[80:72], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_29z = { celloutsig_0_10z[2:0], celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_12z } ^ { celloutsig_0_13z[10:4], celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_13z[11:0], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_25z } ^ { celloutsig_0_29z[7:1], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_22z };
  always_latch
    if (clkin_data[32]) celloutsig_0_45z = 10'h000;
    else if (celloutsig_1_19z) celloutsig_0_45z = { celloutsig_0_14z[4:3], celloutsig_0_36z, celloutsig_0_20z, celloutsig_0_44z, celloutsig_0_27z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_26z = 11'h000;
    else if (celloutsig_1_19z) celloutsig_0_26z = { celloutsig_0_13z[13:12], celloutsig_0_24z };
  assign celloutsig_0_53z = ~((celloutsig_0_32z & celloutsig_0_19z) | (celloutsig_0_39z & celloutsig_0_1z));
  assign celloutsig_0_16z[10:5] = in_data[66:61];
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
