// Seed: 2170739115
`define pp_17 0
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2
    , id_17,
    input logic id_3,
    input sample,
    input id_5,
    output logic id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    output logic id_10,
    output logic id_11,
    input logic id_12,
    output id_13,
    input id_14,
    input id_15,
    output id_16
);
  logic id_18;
  assign id_0 = 1;
  type_27(
      1, 1, 1
  );
  assign id_6 = id_7;
  logic id_19;
endmodule
