// Seed: 1855039822
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2
    , id_12,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    input wor id_6,
    output supply0 id_7,
    input tri0 id_8,
    input wand id_9,
    input wire id_10
);
  wire id_13, id_14;
  assign id_12 = id_9;
  specify
    (negedge id_15 => (id_16 +: id_12)) = (id_12 == id_6, 1'h0);
  endspecify module_0();
endmodule
