<?xml version="1.0"?>
<!--Created by PrimeWave Design Environment (TM), build , on Tue Mar 25 23:40:43 2025-->
<file-format version="2.0" name="netlisting-timestamps">
<module viewSearchList="hspice hspiceD schematic spice veriloga" timestamp="631" viewStopList="hspice hspiceD" isSubcircuit="1" contextID="switched: FreePDK3_examples inverter schematic vl: hspice hspiceD schematic spice veriloga sl: hspice hspiceD">
<LineageParams/>
<ParentParams/>
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters timestamp="2"/>
<lib_parameters timestamp="1"/>
<Terms timestamp="142"/>
<PortOrder><![CDATA[AOut]]></PortOrder>
<ShortOptions timestamp="3580584169"/>
</module>
</file-format>
