Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5cb63764a2224a1bade07b94736eed9b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/divider.v" Line 1. Module divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/REGISTER.v" Line 2. Module REGISTER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/LSR1.v" Line 2. Module LSR1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/counter0to5.v" Line 2. Module counter0to5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/adder_sub.v" Line 2. Module adder_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/LSR2.v" Line 2. Module LSR2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/FSM.v" Line 1. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/hex7seg.v" Line 2. Module hex7seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.LSR1
Compiling module xil_defaultlib.counter0to5
Compiling module xil_defaultlib.adder_sub
Compiling module xil_defaultlib.LSR2
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
