/*
 * Copyright (c) 2025, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __ADI_ADRV906X_DEF_H__
#define __ADI_ADRV906X_DEF_H__

#define A55_SYS_CFG     0x20100000
#define A55_SYS_CFG_PINTSW      0x20103108
#define A55_SYS_CFG_PINTSWCLR   0x20103104
#define A55_SYS_CFG_PINTSWSET   0x20103100
#define CLKPLL_LOCKDET_CONFIG   0x20500026
#define ETHPLL_LOCKDET_CONFIG   0x2B3A0026
#define GIC_BASE        0x21000000
#define GPIO_MODE_NONSECURE_BASE        0x2021B800
#define GPIO_MODE_SECURE_BASE   0x2021B000
#define I2C_0_BASE      0x20760000
#define MBIAS_IGEN_RTRIM_RB0    0x18291658
#define MBIAS_IGEN_RTRIM_RB1    0x18291664
#define OTP_BASE        0x20203000
#define PINCTRL_BASE    0x20218000
#define PINTMUX_BASE    0x20102200
#define PL011_0_BASE    0x20060000
#define PL011_1_BASE    0x20061000
#define SEC_A55_SYS_CFG 0x24100000
#define SEC_A55_SYS_CFG_PINTSW  0x24103108
#define SEC_A55_SYS_CFG_PINTSWCLR       0x24103104
#define SEC_A55_SYS_CFG_PINTSWSET       0x24103100
#define SEC_CLKPLL_LOCKDET_CONFIG       0x24500026
#define SEC_ETHPLL_LOCKDET_CONFIG       0x2F3A0026
#define SEC_MBIAS_IGEN_RTRIM_RB0        0x1C291658
#define SEC_MBIAS_IGEN_RTRIM_RB1        0x1C291664
#define SEC_OTP_BASE    0x24203000
#define SEC_PINTMUX_BASE        0x24102200
#define SEC_TE_MAILBOX_BASE     0x2472C000
#define TE_MAILBOX_BASE 0x2072C000


#endif /* __ADI_ADRV906X_DEF_H__ */
