From 952a0a662f48fe5c44d7350f6d89b90dfbea60ad Mon Sep 17 00:00:00 2001
Message-Id: <952a0a662f48fe5c44d7350f6d89b90dfbea60ad.1675725669.git.stefan@agner.ch>
From: Stefan Agner <stefan@agner.ch>
Date: Tue, 7 Feb 2023 00:14:01 +0100
Subject: [PATCH] config: configure cpc usart vcom for SkyConnect

---
 ...cpc_drv_uart_usart_vcom_config.h | 24 +++++++++----------
 1 file changed, 12 insertions(+), 12 deletions(-)

diff --git a/config/sl_cpc_drv_uart_usart_vcom_config.h b/config/sl_cpc_drv_uart_usart_vcom_config.h
index 66288db..56c21a9 100644
--- a/config/sl_cpc_drv_uart_usart_vcom_config.h
+++ b/config/sl_cpc_drv_uart_usart_vcom_config.h
@@ -62,21 +62,21 @@
 #define SL_CPC_DRV_UART_VCOM_PERIPHERAL                 USART0
 #define SL_CPC_DRV_UART_VCOM_PERIPHERAL_NO              0
 
-// USART TX
-#define SL_CPC_DRV_UART_VCOM_TX_PORT                    gpioPortD
-#define SL_CPC_DRV_UART_VCOM_TX_PIN                     13
+// USART0 TX on PA06
+#define SL_CPC_DRV_UART_VCOM_TX_PORT                    gpioPortA
+#define SL_CPC_DRV_UART_VCOM_TX_PIN                     6
 
-// USART RX
-#define SL_CPC_DRV_UART_VCOM_RX_PORT                    gpioPortD
-#define SL_CPC_DRV_UART_VCOM_RX_PIN                     14
+// USART0 RX on PA05
+#define SL_CPC_DRV_UART_VCOM_RX_PORT                    gpioPortA
+#define SL_CPC_DRV_UART_VCOM_RX_PIN                     5
 
-// USART CTS
-#define SL_CPC_DRV_UART_VCOM_CTS_PORT                   gpioPortD
-#define SL_CPC_DRV_UART_VCOM_CTS_PIN                    13
+// USART0 CTS on PB01
+#define SL_CPC_DRV_UART_VCOM_CTS_PORT                   gpioPortB
+#define SL_CPC_DRV_UART_VCOM_CTS_PIN                    1
 
-// USART RTS
-#define SL_CPC_DRV_UART_VCOM_RTS_PORT                   gpioPortD
-#define SL_CPC_DRV_UART_VCOM_RTS_PIN                    14
+// USART0 RTS on PB00
+#define SL_CPC_DRV_UART_VCOM_RTS_PORT                   gpioPortB
+#define SL_CPC_DRV_UART_VCOM_RTS_PIN                    0
 
 // [USART_SL_CPC_DRV_UART_VCOM]$
 // <<< sl:end pin_tool >>>
-- 
2.39.1

