Analysis & Synthesis report for sockit
Thu May 14 23:50:12 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu May 14 23:50:12 2015          ;
; Quartus II 64-Bit Version   ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name               ; sockit                                     ;
; Top-level Entity Name       ; sockit                                     ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C8ES   ;                    ;
; Top-level entity name                                                           ; sockit             ; sockit             ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu May 14 23:49:48 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file io_mem/synthesis/io_mem.vhd
    Info (12022): Found design unit 1: io_mem-rtl
    Info (12023): Found entity 1: io_mem
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2.v
    Info (12023): Found entity 1: io_mem_mm_interconnect_2
Info (12021): Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_2_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_2_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_2_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_2_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router_002.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_2_router_002_default_decode
    Info (12023): Found entity 2: io_mem_mm_interconnect_2_router_002
Info (12021): Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_2_router_default_decode
    Info (12023): Found entity 2: io_mem_mm_interconnect_2_router
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1.v
    Info (12023): Found entity 1: io_mem_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_1_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_1_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_1_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_1_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_1_router_002_default_decode
    Info (12023): Found entity 2: io_mem_mm_interconnect_1_router_002
Info (12021): Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_1_router_default_decode
    Info (12023): Found entity 2: io_mem_mm_interconnect_1_router
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0.v
    Info (12023): Found entity 1: io_mem_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0.v
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: io_mem_mm_interconnect_0_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: io_mem_mm_interconnect_0_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: io_mem_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file io_mem/synthesis/submodules/io_mem_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: io_mem_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: io_mem_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/credit_producer.v
    Info (12023): Found entity 1: credit_producer
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_hps_0.v
    Info (12023): Found entity 1: io_mem_hps_0
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_hps_0_hps_io.v
    Info (12023): Found entity 1: io_mem_hps_0_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: io_mem_hps_0_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file io_mem/synthesis/submodules/io_mem_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: io_mem_hps_0_fpga_interfaces
Info (12021): Found 2 design units, including 1 entities, in source file hdl/sockit.vhd
    Info (12022): Found design unit 1: sockit-behaviour
    Info (12023): Found entity 1: sockit
Info (12021): Found 2 design units, including 1 entities, in source file hdl/io_led.vhd
    Info (12022): Found design unit 1: io_led-behaviour
    Info (12023): Found entity 1: io_led
Info (12021): Found 2 design units, including 1 entities, in source file hdl/compute_main.vhd
    Info (12022): Found design unit 1: compute_main-behaviour
    Info (12023): Found entity 1: compute_main
Info (12021): Found 2 design units, including 1 entities, in source file hdl/io_mem.vhd
    Info (12022): Found design unit 1: io_mem-behaviour
    Info (12023): Found entity 1: io_mem
Error (10482): VHDL error at sockit.vhd(93): object "hps_memory_mem_a" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 93
Error (10558): VHDL error at sockit.vhd(93): cannot associate formal port "memory_mem_a" of mode "out" with an expression File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 93
Error (10482): VHDL error at sockit.vhd(94): object "CONNECTED_TO_memory_mem_ba" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 94
Error (10558): VHDL error at sockit.vhd(94): cannot associate formal port "memory_mem_ba" of mode "out" with an expression File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 94
Error (10482): VHDL error at sockit.vhd(95): object "CONNECTED_TO_memory_mem_ck" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 95
Error (10558): VHDL error at sockit.vhd(95): cannot associate formal port "memory_mem_ck" of mode "out" with an expression File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 95
Error (10482): VHDL error at sockit.vhd(96): object "CONNECTED_TO_memory_mem_ck_n" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 96
Error (10558): VHDL error at sockit.vhd(96): cannot associate formal port "memory_mem_ck_n" of mode "out" with an expression File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 96
Error (10482): VHDL error at sockit.vhd(97): object "CONNECTED_TO_memory_mem_cke" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 97
Error (10558): VHDL error at sockit.vhd(97): cannot associate formal port "memory_mem_cke" of mode "out" with an expression File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 97
Error (10482): VHDL error at sockit.vhd(98): object "CONNECTED_TO_memory_mem_cs_n" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 98
Error (10558): VHDL error at sockit.vhd(98): cannot associate formal port "memory_mem_cs_n" of mode "out" with an expression File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 98
Error (10482): VHDL error at sockit.vhd(99): object "CONNECTED_TO_memory_mem_ras_n" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 99
Error (10558): VHDL error at sockit.vhd(99): cannot associate formal port "memory_mem_ras_n" of mode "out" with an expression File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 99
Error (10482): VHDL error at sockit.vhd(100): object "CONNECTED_TO_memory_mem_cas_n" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 100
Error (10558): VHDL error at sockit.vhd(100): cannot associate formal port "memory_mem_cas_n" of mode "out" with an expression File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 100
Error (10482): VHDL error at sockit.vhd(101): object "CONNECTED_TO_memory_mem_we_n" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 101
Error (10558): VHDL error at sockit.vhd(101): cannot associate formal port "memory_mem_we_n" of mode "out" with an expression File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 101
Error (10482): VHDL error at sockit.vhd(102): object "CONNECTED_TO_memory_mem_reset_n" is used but not declared File: E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd Line: 102
Info (144001): Generated suppressed messages file E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning
    Error: Peak virtual memory: 709 megabytes
    Error: Processing ended: Thu May 14 23:53:24 2015
    Error: Elapsed time: 00:03:36
    Error: Total CPU time (on all processors): 00:03:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.map.smsg.


