xload ../rect_files/_0_0cell_0_0g0n1n2n3n4naaaa_0536aaox0
box 285 105 322.5 150
paint ndiffusion
box 286 106 286 106
label "#16" right ndiffusion
box 285 202.5 322.5 277.5
paint pdiffusion
box 286 203.5 286 203.5
label "#16" right pdiffusion
box 255 90 285 105
paint polysilicon
box 255 105 285 150
paint ntransistor
box 255 150 285 165
paint polysilicon
box 256 151 256 151
label "out" right polysilicon
box 255 202.5 285 277.5
paint ptransistor
box 255 277.5 285 292.5
paint polysilicon
box 217.5 105 255 150
paint ndiffusion
box 218.5 106 218.5 106
label "GND" right ndiffusion
box 255 187.5 285 202.5
paint polysilicon
box 256 188.5 256 188.5
label "out" right polysilicon
box 247.5 202.5 255 277.5
paint pdiffusion
box 202.5 90 217.5 105
paint polysilicon
box 202.5 105 217.5 150
paint ntransistor
box 202.5 150 217.5 165
paint polysilicon
box 203.5 151 203.5 151
label "in(0)" right polysilicon
box 217.5 202.5 247.5 487.5
paint pdiffusion
box 218.5 203.5 218.5 203.5
label "Vdd" right pdiffusion
box 195 105 202.5 150
paint ndiffusion
box 202.5 187.5 217.5 202.5
paint polysilicon
box 203.5 188.5 203.5 188.5
label "in(0)" right polysilicon
box 202.5 202.5 217.5 487.5
paint ptransistor
box 202.5 487.5 217.5 502.5
paint polysilicon
box 165 37.5 195 150
paint ndiffusion
box 166 38.5 166 38.5
label "out" right ndiffusion
box 165 202.5 202.5 487.5
paint pdiffusion
box 150 22.5 165 37.5
paint polysilicon
box 150 37.5 165 150
paint ntransistor
box 150 150 165 165
paint polysilicon
box 151 151 151 151
label "in(6)" right polysilicon
box 150 187.5 165 202.5
paint polysilicon
box 151 188.5 151 188.5
label "in(1)" right polysilicon
box 150 202.5 165 487.5
paint ptransistor
box 150 487.5 165 502.5
paint polysilicon
box 112.5 37.5 150 150
paint ndiffusion
box 113.5 38.5 113.5 38.5
label "#4" right ndiffusion
box 112.5 202.5 150 487.5
paint pdiffusion
box 97.5 187.5 112.5 202.5
paint polysilicon
box 98.5 188.5 98.5 188.5
label "in(2)" right polysilicon
box 97.5 202.5 112.5 487.5
paint ptransistor
box 97.5 487.5 112.5 502.5
paint polysilicon
box 60 202.5 97.5 487.5
paint pdiffusion
box 61 203.5 61 203.5
label "#10" right pdiffusion
box 712.5 150 727.5 165
paint polysilicon
box 713.5 151 713.5 151
label "in(5)" right polysilicon
box 600 202.5 637.5 247.5
paint pdiffusion
box 601 203.5 601 203.5
label "Vdd" right pdiffusion
box 727.5 37.5 765 150
paint ndiffusion
box 728.5 38.5 728.5 38.5
label "#5" right ndiffusion
box 660 105 682.5 150
paint ndiffusion
box 661 106 661 106
label "GND" right ndiffusion
box 495 202.5 600 247.5
paint ptransistor
box 495 247.5 600 262.5
paint polysilicon
box 712.5 22.5 727.5 37.5
paint polysilicon
box 712.5 37.5 727.5 150
paint ntransistor
box 495 90 660 105
paint polysilicon
box 495 105 660 150
paint ntransistor
box 495 150 660 165
paint polysilicon
box 496 151 496 151
label "Vdd" right polysilicon
box 495 187.5 600 202.5
paint polysilicon
box 496 188.5 496 188.5
label "GND" right polysilicon
box 472.5 202.5 495 247.5
paint pdiffusion
box 682.5 37.5 712.5 150
paint ndiffusion
box 472.5 105 495 150
paint ndiffusion
box 457.5 202.5 472.5 247.5
paint ptransistor
box 457.5 247.5 472.5 262.5
paint polysilicon
box 457.5 90 472.5 105
paint polysilicon
box 457.5 105 472.5 150
paint ntransistor
box 457.5 150 472.5 165
paint polysilicon
box 458.5 151 458.5 151
label "#16" right polysilicon
box 457.5 187.5 472.5 202.5
paint polysilicon
box 458.5 188.5 458.5 188.5
label "#16" right polysilicon
box 450 202.5 457.5 247.5
paint pdiffusion
box 420 105 457.5 150
paint ndiffusion
box 421 106 421 106
label "out" right ndiffusion
box 420 202.5 450 487.5
paint pdiffusion
box 421 203.5 421 203.5
label "out" right pdiffusion
box 405 187.5 420 202.5
paint polysilicon
box 406 188.5 406 188.5
label "in(4)" right polysilicon
box 405 202.5 420 487.5
paint ptransistor
box 405 487.5 420 502.5
paint polysilicon
box 367.5 202.5 405 487.5
paint pdiffusion
box 368.5 203.5 368.5 203.5
label "#9" right pdiffusion
box 862.5 37.5 900 150
paint ndiffusion
box 863.5 38.5 863.5 38.5
label "#5" right ndiffusion
box 862.5 202.5 900 487.5
paint pdiffusion
box 863.5 203.5 863.5 203.5
label "#9" right pdiffusion
box 847.5 22.5 862.5 37.5
paint polysilicon
box 847.5 37.5 862.5 150
paint ntransistor
box 847.5 150 862.5 165
paint polysilicon
box 848.5 151 848.5 151
label "in(3)" right polysilicon
box 847.5 187.5 862.5 202.5
paint polysilicon
box 848.5 188.5 848.5 188.5
label "in(3)" right polysilicon
box 847.5 202.5 862.5 487.5
paint ptransistor
box 847.5 487.5 862.5 502.5
paint polysilicon
box 810 37.5 847.5 150
paint ndiffusion
box 811 38.5 811 38.5
label "#4" right ndiffusion
box 810 202.5 847.5 487.5
paint pdiffusion
box 811 203.5 811 203.5
label "#10" right pdiffusion
box 540 510 570 540
paint m1
box 541 511 541 511
label "GND" right m1
port class input
port make
box 480 510 510 540
paint m1
box 481 511 481 511
label "Vdd" right m1
port class input
port make
box 420 510 450 540
paint m1
box 421 511 421 511
label "in(6)" right m1
port class input
port make
box 360 510 390 540
paint m1
box 361 511 361 511
label "in(5)" right m1
port class input
port make
box 300 510 330 540
paint m1
box 301 511 301 511
label "in(4)" right m1
port class input
port make
box 240 510 270 540
paint m1
box 241 511 241 511
label "in(3)" right m1
port class input
port make
box 180 510 210 540
paint m1
box 181 511 181 511
label "in(2)" right m1
port class input
port make
box 120 510 150 540
paint m1
box 121 511 121 511
label "in(1)" right m1
port class input
port make
box 60 30 90 60
paint m1
box 61 31 61 31
label "out" right m1
port class output
port make
box 60 510 90 540
paint m1
box 61 511 61 511
label "in(0)" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
