#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Sat Apr 14 16:11:12 2018
# Process ID: 914
# Current directory: /home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/josh/ComArch/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 96 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1517.633 ; gain = 351.000 ; free physical = 1082 ; free virtual = 18463
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1593.656 ; gain = 76.023 ; free physical = 1076 ; free virtual = 18457
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 280371a10

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2037.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 18090
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 41 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 280371a10

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2037.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 18090
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 28f87f630

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2037.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 18090
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 183 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 28f87f630

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2037.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 18090
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 28f87f630

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2037.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 18089
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 18089
Ending Logic Optimization Task | Checksum: 2014a398f

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2037.148 ; gain = 0.000 ; free physical = 708 ; free virtual = 18089

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cf607269

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2037.148 ; gain = 0.000 ; free physical = 709 ; free virtual = 18089
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2037.148 ; gain = 519.516 ; free physical = 709 ; free virtual = 18089
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2061.160 ; gain = 0.000 ; free physical = 704 ; free virtual = 18086
INFO: [Common 17-1381] The checkpoint '/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2101.180 ; gain = 0.000 ; free physical = 693 ; free virtual = 18072
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1895aa783

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2101.180 ; gain = 0.000 ; free physical = 693 ; free virtual = 18072
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2101.180 ; gain = 0.000 ; free physical = 694 ; free virtual = 18074

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9767d974

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2101.180 ; gain = 0.000 ; free physical = 688 ; free virtual = 18067

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23dc99a4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.207 ; gain = 7.027 ; free physical = 682 ; free virtual = 18061

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23dc99a4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.207 ; gain = 7.027 ; free physical = 682 ; free virtual = 18061
Phase 1 Placer Initialization | Checksum: 23dc99a4d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.207 ; gain = 7.027 ; free physical = 682 ; free virtual = 18061

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a8527580

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 673 ; free virtual = 18052

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a8527580

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 673 ; free virtual = 18052

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1af9aa3c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 673 ; free virtual = 18052

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9653a97

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 673 ; free virtual = 18052

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b9653a97

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 673 ; free virtual = 18052

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 289825b86

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 671 ; free virtual = 18049

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bb44654d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 671 ; free virtual = 18049

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bb44654d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 671 ; free virtual = 18049
Phase 3 Detail Placement | Checksum: 1bb44654d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 671 ; free virtual = 18049

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bba0be2d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bba0be2d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 672 ; free virtual = 18050
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.493. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13c444b3f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 672 ; free virtual = 18050
Phase 4.1 Post Commit Optimization | Checksum: 13c444b3f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 672 ; free virtual = 18050

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13c444b3f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 672 ; free virtual = 18050

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13c444b3f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 672 ; free virtual = 18050

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: d926650c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 672 ; free virtual = 18050
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d926650c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 672 ; free virtual = 18050
Ending Placer Task | Checksum: 9b835464

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 675 ; free virtual = 18053
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.234 ; gain = 63.055 ; free physical = 675 ; free virtual = 18053
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2164.234 ; gain = 0.000 ; free physical = 669 ; free virtual = 18052
INFO: [Common 17-1381] The checkpoint '/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2164.234 ; gain = 0.000 ; free physical = 663 ; free virtual = 18042
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2164.234 ; gain = 0.000 ; free physical = 672 ; free virtual = 18051
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2164.234 ; gain = 0.000 ; free physical = 671 ; free virtual = 18051
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: de6982 ConstDB: 0 ShapeSum: 9aa4eae2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b5e59d0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 596 ; free virtual = 17975
Post Restoration Checksum: NetGraph: 3b2fa69b NumContArr: 7ab5f66f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b5e59d0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 596 ; free virtual = 17975

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b5e59d0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 566 ; free virtual = 17946

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b5e59d0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 566 ; free virtual = 17946
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 153d4974e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 560 ; free virtual = 17939
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.591 | TNS=0.000  | WHS=-0.151 | THS=-48.095|

Phase 2 Router Initialization | Checksum: b7f1c849

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 559 ; free virtual = 17939

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 82be6439

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 561 ; free virtual = 17941

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.775 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1da100e36

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 562 ; free virtual = 17941

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.775 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e54ade48

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 562 ; free virtual = 17941
Phase 4 Rip-up And Reroute | Checksum: e54ade48

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 562 ; free virtual = 17941

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e54ade48

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 562 ; free virtual = 17941

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e54ade48

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 562 ; free virtual = 17941
Phase 5 Delay and Skew Optimization | Checksum: e54ade48

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 562 ; free virtual = 17941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 6ca9e34a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 561 ; free virtual = 17941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.876 | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 9ed8de93

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 561 ; free virtual = 17941
Phase 6 Post Hold Fix | Checksum: 9ed8de93

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 561 ; free virtual = 17941

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.49521 %
  Global Horizontal Routing Utilization  = 1.58571 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 5196801d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 561 ; free virtual = 17941

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5196801d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 561 ; free virtual = 17940

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12451bedf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 561 ; free virtual = 17940

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.876 | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12451bedf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 561 ; free virtual = 17940
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 590 ; free virtual = 17969

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2181.207 ; gain = 16.973 ; free physical = 590 ; free virtual = 17969
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2181.207 ; gain = 0.000 ; free physical = 582 ; free virtual = 17967
INFO: [Common 17-1381] The checkpoint '/home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 96 out of 226 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: gpio_rtl_2_tri_io[31:0], gpio_rtl_0_tri_io[31:0], and gpio_rtl_1_tri_io[31:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 96 out of 226 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: gpio_rtl_2_tri_io[31:0], gpio_rtl_0_tri_io[31:0], and gpio_rtl_1_tri_io[31:0].
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.320 ; gain = 0.000 ; free physical = 559 ; free virtual = 17942
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 16:12:38 2018...
