#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b15b7e6fd0 .scope module, "testbench" "testbench" 2 9;
 .timescale 0 0;
v000001b15b7e2c50_0 .var "CLK", 0 0;
v000001b15b7e37e0_0 .var "READREG1", 2 0;
v000001b15b7e3880_0 .var "READREG2", 2 0;
v000001b15b7e2de0_0 .net "REGOUT1", 7 0, v000001b15b4fba20_0;  1 drivers
v000001b15b7e3920_0 .net "REGOUT2", 7 0, v000001b15b4fbb60_0;  1 drivers
v000001b15b7e36a0_0 .var "RESET", 0 0;
v000001b15b7e34c0_0 .var "WRITEDATA", 7 0;
v000001b15b7e2e80_0 .var "WRITEENABLE", 0 0;
v000001b15b7e3740_0 .var "WRITEREG", 2 0;
S_000001b15b7e7160 .scope module, "my_reg" "reg_file" 2 20, 3 1 0, S_000001b15b7e6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v000001b15b7e72f0_0 .net "CLK", 0 0, v000001b15b7e2c50_0;  1 drivers
v000001b15b7b2c70_0 .net "IN", 7 0, v000001b15b7e34c0_0;  1 drivers
v000001b15b7e7390_0 .net "INADDRESS", 2 0, v000001b15b7e3740_0;  1 drivers
v000001b15b4fba20_0 .var "OUT1", 7 0;
v000001b15b4fbac0_0 .net "OUT1ADDRESS", 2 0, v000001b15b7e37e0_0;  1 drivers
v000001b15b4fbb60_0 .var "OUT2", 7 0;
v000001b15b4fbc00_0 .net "OUT2ADDRESS", 2 0, v000001b15b7e3880_0;  1 drivers
v000001b15b4fbca0_0 .net "RESET", 0 0, v000001b15b7e36a0_0;  1 drivers
v000001b15b4fbd40_0 .net "WRITE", 0 0, v000001b15b7e2e80_0;  1 drivers
v000001b15b4fbde0_0 .var/i "i", 31 0;
v000001b15b4fbe80 .array "registers", 0 7, 7 0;
E_000001b15b7eed80 .event posedge, v000001b15b7e72f0_0;
E_000001b15b7ee400 .event anyedge, v000001b15b4fbc00_0, v000001b15b4fbac0_0;
    .scope S_000001b15b7e7160;
T_0 ;
    %wait E_000001b15b7ee400;
    %delay 2, 0;
    %load/vec4 v000001b15b4fbac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001b15b4fbe80, 4;
    %store/vec4 v000001b15b4fba20_0, 0, 8;
    %delay 2, 0;
    %load/vec4 v000001b15b4fbc00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001b15b4fbe80, 4;
    %store/vec4 v000001b15b4fbb60_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b15b7e7160;
T_1 ;
    %wait E_000001b15b7eed80;
    %load/vec4 v000001b15b4fbca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b15b4fbde0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001b15b4fbde0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001b15b4fbde0_0;
    %store/vec4a v000001b15b4fbe80, 4, 0;
    %load/vec4 v000001b15b4fbde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b15b4fbde0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v000001b15b4fbd40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %delay 1, 0;
    %load/vec4 v000001b15b7b2c70_0;
    %load/vec4 v000001b15b7e7390_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001b15b4fbe80, 4, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b15b7e6fd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b15b7e2c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b15b7e36a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b15b7e2e80_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001b15b7e6fd0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b15b7e3740_0, 0, 3;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001b15b7e34c0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b15b7e37e0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b15b7e3880_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b15b7e3740_0, 0, 3;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001b15b7e34c0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b15b7e2e80_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b15b7e3740_0, 0, 3;
    %pushi/vec4 27, 0, 8;
    %store/vec4 v000001b15b7e34c0_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b15b7e37e0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b15b7e37e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b15b7e3880_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b15b7e36a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001b15b7e6fd0;
T_4 ;
    %delay 2, 0;
    %load/vec4 v000001b15b7e2c50_0;
    %nor/r;
    %store/vec4 v000001b15b7e2c50_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b15b7e6fd0;
T_5 ;
    %vpi_call 2 77 "$dumpfile", "wavedata.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b15b7e7160 {0 0 0};
    %vpi_call 2 79 "$monitor", "TIME = %g OUT1 = %d OUT2 = %d", $time, v000001b15b7e2de0_0, v000001b15b7e3920_0 {0 0 0};
    %delay 50, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./regfile.v";
