// Generated by CIRCT firtool-1.128.0
module AXI4LiteWriteBridge(	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7
  input         clock,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7
                reset,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7
  output        io_req_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  input         io_req_valid,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  input  [31:0] io_req_bits_addr,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
                io_req_bits_wdata,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  input  [3:0]  io_req_bits_wstrb,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  input         io_resp_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  output        io_resp_valid,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  input         io_axi_aw_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  output        io_axi_aw_valid,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  output [31:0] io_axi_aw_bits_addr,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  input         io_axi_w_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  output        io_axi_w_valid,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  output [31:0] io_axi_w_bits_data,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  output [3:0]  io_axi_w_bits_strb,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  output        io_axi_b_ready,	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
  input         io_axi_b_valid	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:101:14
);

  reg  [1:0]  state;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:108:22
  reg  [31:0] reqReg_addr;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:109:19
  reg  [31:0] reqReg_wdata;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:109:19
  reg  [3:0]  reqReg_wstrb;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:109:19
  reg         awSent;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:110:23
  reg         wSent;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:111:23
  wire        io_req_ready_0 = state == 2'h0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:108:22, :129:17
  wire        _GEN = state == 2'h1;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:108:22, :129:17
  wire        io_axi_aw_valid_0 = ~io_req_ready_0 & _GEN & ~awSent;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:110:23, :119:23, :129:17, :140:{12,21}
  wire        io_axi_w_valid_0 = ~io_req_ready_0 & _GEN & ~wSent;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:111:23, :119:23, :123:23, :129:17, :144:{12,20}
  wire        _GEN_0 = state == 2'h2;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:108:22, :129:17
  wire        io_axi_b_ready_0 = ~(io_req_ready_0 | _GEN) & _GEN_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:127:23, :129:17
  always @(posedge clock) begin	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7
    automatic logic _GEN_1;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    _GEN_1 = io_req_ready_0 & io_req_valid;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:129:17
    if (reset) begin	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7
      state <= 2'h0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:108:22
      awSent <= 1'h0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:110:23
      wSent <= 1'h0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:111:23
    end
    else begin	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7
      automatic logic            _GEN_2 = io_axi_aw_ready & io_axi_aw_valid_0;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:119:23, :129:17, :140:21
      automatic logic            _GEN_3 = io_axi_w_ready & io_axi_w_valid_0;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:123:23, :129:17, :144:20
      automatic logic [3:0][1:0] _GEN_4;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:129:17, :132:25, :148:68, :155:27
      _GEN_4 =
        {{(&state) & io_resp_ready ? 2'h0 : state},
         {io_axi_b_ready_0 & io_axi_b_valid ? 2'h3 : state},
         {(awSent | _GEN_2) & (wSent | _GEN_3) ? 2'h2 : state},
         {_GEN_1 ? 2'h1 : state}};	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:108:22, :110:23, :111:23, :127:23, :129:17, :132:25, :135:16, :148:{20,39,49,68}, :149:15, :155:27, :157:16, :163:27, :164:15
      state <= _GEN_4[state];	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:108:22, :129:17, :132:25, :148:68, :155:27
      awSent <= io_req_ready_0 ? ~_GEN_1 & awSent : _GEN & _GEN_2 | awSent;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:110:23, :129:17, :132:25, :134:16, :141:{28,37}
      wSent <= io_req_ready_0 ? ~_GEN_1 & wSent : _GEN & _GEN_3 | wSent;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4LiteBridges.scala:110:23, :111:23, :129:17, :132:25, :134:{16,34}, :145:{27,35}
    end
    if (_GEN_1) begin	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      reqReg_addr <= io_req_bits_addr;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:109:19
      reqReg_wdata <= io_req_bits_wdata;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:109:19
      reqReg_wstrb <= io_req_bits_wstrb;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:109:19
    end
  end // always @(posedge)
  assign io_req_ready = io_req_ready_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7, :129:17
  assign io_resp_valid = ~(io_req_ready_0 | _GEN | _GEN_0) & (&state);	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7, :108:22, :116:23, :129:17
  assign io_axi_aw_valid = io_axi_aw_valid_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7, :119:23, :129:17, :140:21
  assign io_axi_aw_bits_addr = reqReg_addr;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7, :109:19
  assign io_axi_w_valid = io_axi_w_valid_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7, :123:23, :129:17, :144:20
  assign io_axi_w_bits_data = reqReg_wdata;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7, :109:19
  assign io_axi_w_bits_strb = reqReg_wstrb;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7, :109:19
  assign io_axi_b_ready = io_axi_b_ready_0;	// src/main/scala/mycpu/utils/AXI4LiteBridges.scala:100:7, :127:23, :129:17
endmodule

