/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  wire [10:0] _05_;
  wire [56:0] _06_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_75z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~in_data[126];
  assign celloutsig_1_6z = ~celloutsig_1_1z;
  assign celloutsig_0_8z = ~_00_;
  assign celloutsig_0_4z = celloutsig_0_0z | ~(celloutsig_0_1z);
  assign celloutsig_1_19z = celloutsig_1_6z | ~(celloutsig_1_11z);
  assign celloutsig_0_28z = _01_ | ~(celloutsig_0_21z);
  assign celloutsig_0_81z = _02_ | celloutsig_0_21z;
  assign celloutsig_1_18z = celloutsig_1_2z | celloutsig_1_1z;
  assign celloutsig_0_9z = celloutsig_0_8z | celloutsig_0_7z[1];
  assign celloutsig_0_1z = in_data[55] | in_data[79];
  assign celloutsig_0_21z = celloutsig_0_8z | celloutsig_0_10z[5];
  assign celloutsig_0_11z = ~(in_data[42] ^ _03_);
  reg [56:0] _19_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _19_ <= 57'h000000000000000;
    else _19_ <= { in_data[76:37], _05_[10], _03_, _01_, _05_[7:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _06_[56:38], _00_, _06_[36:0] } = _19_;
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _20_ <= 11'h000;
    else _20_ <= { in_data[38:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _05_[10], _03_, _01_, _05_[7:0] } = _20_;
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _21_ <= 3'h0;
    else _21_ <= { celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_26z };
  assign { _02_, _04_[1:0] } = _21_;
  assign celloutsig_1_0z = ! in_data[187:182];
  assign celloutsig_1_2z = ! { in_data[112:109], celloutsig_1_0z };
  assign celloutsig_1_11z = ! celloutsig_1_8z[5:2];
  assign celloutsig_0_18z = ! in_data[37:27];
  assign celloutsig_0_27z = ! { celloutsig_0_13z[12:1], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[85] & ~(in_data[17]);
  assign celloutsig_0_82z = celloutsig_0_75z & ~(celloutsig_0_4z);
  assign celloutsig_0_12z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_1_4z = { in_data[162:146], celloutsig_1_1z } * in_data[133:116];
  assign celloutsig_1_1z = | in_data[114:112];
  assign celloutsig_0_19z = | { celloutsig_0_7z[1:0], celloutsig_0_15z };
  assign celloutsig_0_75z = ^ { celloutsig_0_20z[5:3], celloutsig_0_28z };
  assign celloutsig_0_15z = ^ celloutsig_0_13z[11:1];
  assign celloutsig_0_26z = ^ { _06_[55:53], celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_1_8z = { in_data[157:148], celloutsig_1_6z } << { celloutsig_1_4z[11:2], celloutsig_1_5z };
  assign celloutsig_0_10z = _06_[27:17] << { in_data[70:63], celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_11z } << { in_data[67:58], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { _03_, _01_, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_0z } << { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } - in_data[64:62];
  assign celloutsig_0_7z = { celloutsig_0_3z[2:1], celloutsig_0_0z } - _05_[5:3];
  assign _04_[2] = _02_;
  assign _05_[9:8] = { _03_, _01_ };
  assign _06_[37] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
