#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dfbbe2b740 .scope module, "RAM4x3_tb" "RAM4x3_tb" 2 3;
 .timescale -9 -12;
v000001dfbbe2cd50_0 .var "Addr", 1 0;
v000001dfbbe2cdf0_0 .var "Clk", 0 0;
v000001dfbbe2ce90_0 .var "DataIn", 2 0;
v000001dfbbe2cf30_0 .net "DataOut", 2 0, v000001dfbbe2cb70_0;  1 drivers
v000001dfbc092ca0_0 .var "Write", 0 0;
S_000001dfbbe2b8d0 .scope module, "uut" "RAM4x3" 2 9, 3 1 0, S_000001dfbbe2b740;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Addr";
    .port_info 1 /INPUT 3 "DataIn";
    .port_info 2 /INPUT 1 "Write";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /OUTPUT 3 "DataOut";
v000001dfbc0933a0_0 .net "Addr", 1 0, v000001dfbbe2cd50_0;  1 drivers
v000001dfbc093730_0 .net "Clk", 0 0, v000001dfbbe2cdf0_0;  1 drivers
v000001dfbbe2ba60_0 .net "DataIn", 2 0, v000001dfbbe2ce90_0;  1 drivers
v000001dfbbe2cb70_0 .var "DataOut", 2 0;
v000001dfbbe2cc10_0 .net "Write", 0 0, v000001dfbc092ca0_0;  1 drivers
v000001dfbbe2ccb0 .array "mem", 0 3, 2 0;
v000001dfbbe2ccb0_0 .array/port v000001dfbbe2ccb0, 0;
v000001dfbbe2ccb0_1 .array/port v000001dfbbe2ccb0, 1;
E_000001dfbc0c9b20/0 .event anyedge, v000001dfbbe2cc10_0, v000001dfbc0933a0_0, v000001dfbbe2ccb0_0, v000001dfbbe2ccb0_1;
v000001dfbbe2ccb0_2 .array/port v000001dfbbe2ccb0, 2;
v000001dfbbe2ccb0_3 .array/port v000001dfbbe2ccb0, 3;
E_000001dfbc0c9b20/1 .event anyedge, v000001dfbbe2ccb0_2, v000001dfbbe2ccb0_3;
E_000001dfbc0c9b20 .event/or E_000001dfbc0c9b20/0, E_000001dfbc0c9b20/1;
E_000001dfbbe2bbb0 .event posedge, v000001dfbc093730_0;
    .scope S_000001dfbbe2b8d0;
T_0 ;
    %wait E_000001dfbbe2bbb0;
    %load/vec4 v000001dfbbe2cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001dfbbe2ba60_0;
    %load/vec4 v000001dfbc0933a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfbbe2ccb0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dfbbe2b8d0;
T_1 ;
    %wait E_000001dfbc0c9b20;
    %load/vec4 v000001dfbbe2cc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001dfbc0933a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dfbbe2ccb0, 4;
    %store/vec4 v000001dfbbe2cb70_0, 0, 3;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v000001dfbbe2cb70_0, 0, 3;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001dfbbe2b740;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dfbbe2cdf0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000001dfbbe2cdf0_0;
    %inv;
    %store/vec4 v000001dfbbe2cdf0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001dfbbe2b740;
T_3 ;
    %vpi_call 2 17 "$dumpfile", "RAM4x3.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dfbbe2b740 {0 0 0};
    %vpi_call 2 20 "$display", "Time\011Clk\011Write\011Addr\011DataIn\011DataOut" {0 0 0};
    %vpi_call 2 21 "$monitor", "%0t\011%b\011%b\011%02b\011%03b\011%03b", $time, v000001dfbbe2cdf0_0, v000001dfbc092ca0_0, v000001dfbbe2cd50_0, v000001dfbbe2ce90_0, v000001dfbbe2cf30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dfbc092ca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dfbbe2cd50_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001dfbbe2ce90_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dfbbe2cd50_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001dfbbe2ce90_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dfbbe2cd50_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001dfbbe2ce90_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001dfbbe2cd50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dfbbe2ce90_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dfbc092ca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dfbbe2cd50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dfbbe2cd50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dfbbe2cd50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001dfbbe2cd50_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\RAM4x3_tb.v";
    ".\RAM4x3.v";
