--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml ledcounter.twx ledcounter.ncd -o ledcounter.twr
ledcounter.pcf -ucf ledcounter.ucf

Design file:              ledcounter.ncd
Physical constraint file: ledcounter.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkn
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    2.150(R)|      SLOW  |    1.353(R)|      SLOW  |sys_clk_BUFG      |   0.000|
sw_pr       |    1.369(R)|      SLOW  |   -0.165(R)|      SLOW  |sys_clk_BUFG      |   0.000|
sw_sf       |    1.505(R)|      SLOW  |    1.103(R)|      SLOW  |sys_clk_BUFG      |   0.000|
sw_ud       |    1.172(R)|      SLOW  |    0.552(R)|      SLOW  |sys_clk_BUFG      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clkp
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    2.150(R)|      SLOW  |    1.353(R)|      SLOW  |sys_clk_BUFG      |   0.000|
sw_pr       |    1.369(R)|      SLOW  |   -0.165(R)|      SLOW  |sys_clk_BUFG      |   0.000|
sw_sf       |    1.505(R)|      SLOW  |    1.103(R)|      SLOW  |sys_clk_BUFG      |   0.000|
sw_ud       |    1.172(R)|      SLOW  |    0.552(R)|      SLOW  |sys_clk_BUFG      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clkn to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |        11.389(R)|      SLOW  |         4.911(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<1>      |        11.188(R)|      SLOW  |         4.869(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<2>      |        11.176(R)|      SLOW  |         4.823(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<3>      |        10.942(R)|      SLOW  |         4.774(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<4>      |        10.678(R)|      SLOW  |         4.702(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<5>      |        10.736(R)|      SLOW  |         4.707(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<6>      |        10.619(R)|      SLOW  |         4.666(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<7>      |        10.712(R)|      SLOW  |         4.705(R)|      FAST  |sys_clk_BUFG      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clkp to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |        11.389(R)|      SLOW  |         4.911(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<1>      |        11.188(R)|      SLOW  |         4.869(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<2>      |        11.176(R)|      SLOW  |         4.823(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<3>      |        10.942(R)|      SLOW  |         4.774(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<4>      |        10.678(R)|      SLOW  |         4.702(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<5>      |        10.736(R)|      SLOW  |         4.707(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<6>      |        10.619(R)|      SLOW  |         4.666(R)|      FAST  |sys_clk_BUFG      |   0.000|
led<7>      |        10.712(R)|      SLOW  |         4.705(R)|      FAST  |sys_clk_BUFG      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkn           |    3.675|         |         |         |
clkp           |    3.675|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkn           |    3.675|         |         |         |
clkp           |    3.675|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw_lr          |led<0>         |   10.118|
sw_lr          |led<1>         |   10.174|
sw_lr          |led<2>         |   10.154|
sw_lr          |led<3>         |   10.086|
sw_lr          |led<4>         |    9.816|
sw_lr          |led<5>         |    9.722|
sw_lr          |led<6>         |    9.613|
sw_lr          |led<7>         |    9.437|
---------------+---------------+---------+


Analysis completed Wed Dec 24 14:11:53 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 476 MB



