INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.gen/sources_1/ip/BITMAP_ROM/sim/BITMAP_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BITMAP_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/VGA_DISPLAY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_DISPLAY
INFO: [VRFC 10-311] analyzing module VGA_DRIVER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAW
INFO: [VRFC 10-311] analyzing module ASCII_LETTER
INFO: [VRFC 10-311] analyzing module RECTANGLE
INFO: [VRFC 10-311] analyzing module LINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
