
///////////////////////////////////
// Efinity Synthesis Started 
// Dec 31, 2022 11:53:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/ddr_calibration_defines.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:330)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:331)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:332)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_7ccf1f680aae47198d862542f6150458_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_7ccf1f680aae47198d862542f6150458(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_7ccf1f680aae47198d862542f6150458_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_7ccf1f680aae47198d862542f6150458(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_7ccf1f680aae47198d862542f6150458(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_7ccf1f680aae47198d862542f6150458(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_7ccf1f680aae47198d862542f6150458(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5586de73eae84fe39802934b7b03f588_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5586de73eae84fe39802934b7b03f588(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5586de73eae84fe39802934b7b03f588_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5586de73eae84fe39802934b7b03f588(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5586de73eae84fe39802934b7b03f588(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5586de73eae84fe39802934b7b03f588(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5586de73eae84fe39802934b7b03f588(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_7ccf1f680aae47198d862542f6150458(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_7ccf1f680aae47198d862542f6150458(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_7ccf1f680aae47198d862542f6150458(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_7ccf1f680aae47198d862542f6150458(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_7ccf1f680aae47198d862542f6150458(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_7ccf1f680aae47198d862542f6150458(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_7ccf1f680aae47198d862542f6150458(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_7ccf1f680aae47198d862542f6150458(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_7ccf1f680aae47198d862542f6150458(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_7ccf1f680aae47198d862542f6150458(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_7ccf1f680aae47198d862542f6150458(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_7ccf1f680aae47198d862542f6150458_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_7ccf1f680aae47198d862542f6150458_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_7ccf1f680aae47198d862542f6150458_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_7ccf1f680aae47198d862542f6150458_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5586de73eae84fe39802934b7b03f588(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5586de73eae84fe39802934b7b03f588(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5586de73eae84fe39802934b7b03f588(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5586de73eae84fe39802934b7b03f588(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5586de73eae84fe39802934b7b03f588(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5586de73eae84fe39802934b7b03f588(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5586de73eae84fe39802934b7b03f588(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5586de73eae84fe39802934b7b03f588(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5586de73eae84fe39802934b7b03f588(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5586de73eae84fe39802934b7b03f588(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5586de73eae84fe39802934b7b03f588(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5586de73eae84fe39802934b7b03f588_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5586de73eae84fe39802934b7b03f588_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5586de73eae84fe39802934b7b03f588_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5586de73eae84fe39802934b7b03f588_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 728, ed: 2097, lv: 7, pw: 2283.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n159 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 20 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	659
[EFX-0000 INFO] EFX_FF          : 	683
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 31, 2022 11:59:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/ddr_calibration_defines.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:330)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:331)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:332)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 728, ed: 2097, lv: 7, pw: 2283.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n159 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 20 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	659
[EFX-0000 INFO] EFX_FF          : 	683
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 31, 2022 12:39:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/ddr_calibration_defines.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:330)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:331)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:332)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 728, ed: 2097, lv: 7, pw: 2283.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n159 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 20 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	659
[EFX-0000 INFO] EFX_FF          : 	683
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 31, 2022 12:42:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/ddr_calibration_defines.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:330)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:331)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:332)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 728, ed: 2097, lv: 7, pw: 2283.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n159 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 20 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	659
[EFX-0000 INFO] EFX_FF          : 	683
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:48:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'ddr_calibration_defines.v' (SORT-1015) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0010 VERI-ERROR] cannot open include file 'ddr_calibration_defines.v' (VERI-1245) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:6)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0010 VERI-ERROR] module 'T35_Sensor_DDR3_LCD_Test' is ignored due to previous errors (VERI-1072) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:379)

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:49:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 726, ed: 2079, lv: 7, pw: 2275.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	660
[EFX-0000 INFO] EFX_FF          : 	687
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:50:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 726, ed: 2079, lv: 7, pw: 2275.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	660
[EFX-0000 INFO] EFX_FF          : 	687
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:51:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'Axi0Rst_N', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:290)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] net 'Axi0Rst_N' does not have a driver (VDB-1002) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:290)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Rst_N'. (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:290)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 95 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 596, ed: 1733, lv: 7, pw: 1628.95
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 217 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 68 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_AREADY_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_WREADY_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RVALID_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BVALID_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 153 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	510
[EFX-0000 INFO] EFX_FF          : 	361
[EFX-0000 INFO] EFX_RAM_5K      : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:53:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 726, ed: 2079, lv: 7, pw: 2275.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	660
[EFX-0000 INFO] EFX_FF          : 	687
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:55:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 726, ed: 2079, lv: 7, pw: 2275.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	660
[EFX-0000 INFO] EFX_FF          : 	687
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:58:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 726, ed: 2079, lv: 7, pw: 2275.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	660
[EFX-0000 INFO] EFX_FF          : 	687
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 20, 2023 00:00:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 739, ed: 2121, lv: 7, pw: 2291.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	673
[EFX-0000 INFO] EFX_FF          : 	687
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 20, 2023 00:11:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_49f5a29cb31e4be6a8c1327d01006863(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_49f5a29cb31e4be6a8c1327d01006863(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_49f5a29cb31e4be6a8c1327d01006863(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_49f5a29cb31e4be6a8c1327d01006863_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4758e1756fe44745a5d9e68bbd51848f(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4758e1756fe44745a5d9e68bbd51848f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4758e1756fe44745a5d9e68bbd51848f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4758e1756fe44745a5d9e68bbd51848f(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4758e1756fe44745a5d9e68bbd51848f_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 739, ed: 2121, lv: 7, pw: 2291.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	673
[EFX-0000 INFO] EFX_FF          : 	687
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 12, 2023 18:57:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_80929111afe247efac5cfea077c1b24c(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_892ad1689de34d1f88825872ea89de2b(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_80929111afe247efac5cfea077c1b24c(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_80929111afe247efac5cfea077c1b24c(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_892ad1689de34d1f88825872ea89de2b(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_892ad1689de34d1f88825872ea89de2b(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 124 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 716, ed: 2031, lv: 7, pw: 2242.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	646
[EFX-0000 INFO] EFX_FF          : 	681
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 12, 2023 18:58:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_80929111afe247efac5cfea077c1b24c(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_892ad1689de34d1f88825872ea89de2b(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_80929111afe247efac5cfea077c1b24c(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_80929111afe247efac5cfea077c1b24c(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_892ad1689de34d1f88825872ea89de2b(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_892ad1689de34d1f88825872ea89de2b(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 124 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 712, ed: 2036, lv: 7, pw: 2252.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	642
[EFX-0000 INFO] EFX_FF          : 	684
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 12, 2023 18:59:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source/lcd_para.v' (VERI-1328) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v' (VERI-2320) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_1' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_80929111afe247efac5cfea077c1b24c(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_2' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:198)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_3' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:375)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_892ad1689de34d1f88825872ea89de2b(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:665)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_4' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:900)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=13)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=12)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=11)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=10)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=8)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=7)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=6)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=4)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=3)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=2)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:198)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:286)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=9)' (VERI-1018) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:115)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\lcd_driver.v:36)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.2/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:701)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_27c2cfd541fb452b9c266db6cc6e0a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_80929111afe247efac5cfea077c1b24c(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_80929111afe247efac5cfea077c1b24c(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_80929111afe247efac5cfea077c1b24c(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_80929111afe247efac5cfea077c1b24c(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_80929111afe247efac5cfea077c1b24c(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_80929111afe247efac5cfea077c1b24c_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_892ad1689de34d1f88825872ea89de2b(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_892ad1689de34d1f88825872ea89de2b(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_892ad1689de34d1f88825872ea89de2b(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_892ad1689de34d1f88825872ea89de2b(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_892ad1689de34d1f88825872ea89de2b(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_892ad1689de34d1f88825872ea89de2b_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 124 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 703, ed: 2008, lv: 7, pw: 2234.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	632
[EFX-0000 INFO] EFX_FF          : 	681
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 14:00:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:326)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:327)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:328)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v:33)
[EFX-0012 VERI-INFO] compiling module 'I2C_AR0135_1280720_Config' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\cmos_i2c\I2C_AR0135_1280720_Config.v:17)
[EFX-0012 VERI-INFO] compiling module 'CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\cmos_i2c\CMOS_Capture_RAW_Gray.v:25)
[EFX-0012 VERI-INFO] compiling module 'sensor_frame_count(CLOCK_MAIN=96000000)' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\sensor_frame_count.v:21)
[EFX-0012 VERI-INFO] compiling module 'Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\Sensor_Image_XYCrop.v:32)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=10000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "CMOS_Capture_RAW_Gray(CMOS_FRAME_WAITCNT=4'b011,CMOS_PCLK_FREQ=74250000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sensor_frame_count(CLOCK_MAIN=96000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sensor_Image_XYCrop(IMAGE_VSIZE_SOURCE=720,IMAGE_HSIZE_TARGET=1024,IMAGE_YSIZE_TARGET=600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 124 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 716, ed: 2046, lv: 7, pw: 2255.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 477 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n160 with 171 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	261
[EFX-0000 INFO] EFX_LUT4        : 	646
[EFX-0000 INFO] EFX_FF          : 	684
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:03:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:176)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:176)
[EFX-0010 VERI-ERROR] 'cmos_fps_rate' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:164)
[EFX-0010 VERI-ERROR] module 'T35_Sensor_DDR3_LCD_Test' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:270)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:03:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0010 VERI-ERROR] 'cmos_fps_rate' is not declared (VERI-1128) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:164)
[EFX-0010 VERI-ERROR] module 'T35_Sensor_DDR3_LCD_Test' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:270)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:04:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:5)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 40 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 332, ed: 914, lv: 4, pw: 1424.80
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n159 with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 20 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	174
[EFX-0000 INFO] EFX_LUT4        : 	313
[EFX-0000 INFO] EFX_FF          : 	527
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:07:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0010 VERI-ERROR] syntax error near 'input' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:13)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'input' used in incorrect context (VERI-2344) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:13)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:08:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:5)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 40 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 330, ed: 912, lv: 4, pw: 1423.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	174
[EFX-0000 INFO] EFX_LUT4        : 	311
[EFX-0000 INFO] EFX_FF          : 	527
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:13:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 343, ed: 935, lv: 4, pw: 1454.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 92 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	324
[EFX-0000 INFO] EFX_FF          : 	536
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:15:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 342, ed: 934, lv: 4, pw: 1454.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 92 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	323
[EFX-0000 INFO] EFX_FF          : 	536
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:21:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 938, lv: 4, pw: 1451.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 93 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	326
[EFX-0000 INFO] EFX_FF          : 	537
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:29:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 348, ed: 950, lv: 4, pw: 1451.69
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 93 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	329
[EFX-0000 INFO] EFX_FF          : 	537
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:33:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 939, lv: 4, pw: 1451.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 93 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	326
[EFX-0000 INFO] EFX_FF          : 	537
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:38:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 42 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 342, ed: 939, lv: 4, pw: 1451.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 91 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	323
[EFX-0000 INFO] EFX_FF          : 	535
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:43:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 52 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 344, ed: 965, lv: 4, pw: 1439.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 91 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	173
[EFX-0000 INFO] EFX_LUT4        : 	325
[EFX-0000 INFO] EFX_FF          : 	535
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:04:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 948, lv: 4, pw: 1457.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	326
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:08:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 948, lv: 4, pw: 1457.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	326
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:16:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 948, lv: 4, pw: 1457.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	326
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:23:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 72 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 328, ed: 911, lv: 4, pw: 1449.72
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	325
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:24:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 328, ed: 911, lv: 4, pw: 1449.72
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	325
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:28:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 331, ed: 921, lv: 4, pw: 1450.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	328
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:31:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 64 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 331, ed: 921, lv: 4, pw: 1450.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	328
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:34:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 331, ed: 921, lv: 4, pw: 1450.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	328
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:37:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 128 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:150)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 128 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:434)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[72]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[73]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[74]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[75]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[76]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[77]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[78]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[79]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[80]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[81]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[82]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[83]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[84]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[85]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[86]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[87]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[88]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[89]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[90]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[91]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[92]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[93]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[94]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[95]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[96]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[97]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[98]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[99]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[100]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[101]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[102]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[103]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[104]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[105]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[106]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[107]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[108]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[109]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[110]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[111]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[112]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[113]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[114]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[115]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[116]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[117]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[118]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[119]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[120]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[121]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[122]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[123]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 333, ed: 923, lv: 4, pw: 1246.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 255 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 125 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	330
[EFX-0000 INFO] EFX_FF          : 	429
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:39:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 349, ed: 967, lv: 4, pw: 1463.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	332
[EFX-0000 INFO] EFX_FF          : 	535
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:47:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 72 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 329, ed: 921, lv: 4, pw: 1449.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	328
[EFX-0000 INFO] EFX_FF          : 	535
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:48:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 329, ed: 921, lv: 4, pw: 1449.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	328
[EFX-0000 INFO] EFX_FF          : 	535
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:51:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:214)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_5e4e7b6ceff14c1081071dd14dd535a2(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_5e4e7b6ceff14c1081071dd14dd535a2(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_5e4e7b6ceff14c1081071dd14dd535a2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_5e4e7b6ceff14c1081071dd14dd535a2_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 329, ed: 921, lv: 4, pw: 1449.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	328
[EFX-0000 INFO] EFX_FF          : 	535
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:57:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_0bd74556a90d4f0791c122fa7b980a58(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_0bd74556a90d4f0791c122fa7b980a58(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_0bd74556a90d4f0791c122fa7b980a58(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 334, ed: 930, lv: 4, pw: 1455.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	331
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	32
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:02:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_0bd74556a90d4f0791c122fa7b980a58(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_0bd74556a90d4f0791c122fa7b980a58(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_0bd74556a90d4f0791c122fa7b980a58(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_0bd74556a90d4f0791c122fa7b980a58(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_0bd74556a90d4f0791c122fa7b980a58(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_0bd74556a90d4f0791c122fa7b980a58_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_a7860c96df4e4cf49cee03b97e293d74(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_a7860c96df4e4cf49cee03b97e293d74(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_a7860c96df4e4cf49cee03b97e293d74(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_a7860c96df4e4cf49cee03b97e293d74(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_a7860c96df4e4cf49cee03b97e293d74_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 328, ed: 912, lv: 4, pw: 1450.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	325
[EFX-0000 INFO] EFX_FF          : 	533
[EFX-0000 INFO] EFX_RAM_5K      : 	32
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:05:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 776, ed: 2271, lv: 4, pw: 2117.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 384 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 101 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 100 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	194
[EFX-0000 INFO] EFX_LUT4        : 	774
[EFX-0000 INFO] EFX_FF          : 	586
[EFX-0000 INFO] EFX_RAM_5K      : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:15:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 776, ed: 2271, lv: 4, pw: 2117.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 384 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 101 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 100 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	194
[EFX-0000 INFO] EFX_LUT4        : 	774
[EFX-0000 INFO] EFX_FF          : 	586
[EFX-0000 INFO] EFX_RAM_5K      : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:18:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 48 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 796, ed: 2361, lv: 4, pw: 2159.72
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 384 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 101 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 100 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	194
[EFX-0000 INFO] EFX_LUT4        : 	780
[EFX-0000 INFO] EFX_FF          : 	587
[EFX-0000 INFO] EFX_RAM_5K      : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:19:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 48 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 802, ed: 2368, lv: 4, pw: 2155.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 384 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 101 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 100 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	194
[EFX-0000 INFO] EFX_LUT4        : 	785
[EFX-0000 INFO] EFX_FF          : 	588
[EFX-0000 INFO] EFX_RAM_5K      : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:23:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 48 for port 'lcd_rgb' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:246)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_12a7facc55d4448da342178a150cbecf(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=24,RDATA_WIDTH=384,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_12a7facc55d4448da342178a150cbecf(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_12a7facc55d4448da342178a150cbecf(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_12a7facc55d4448da342178a150cbecf_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_03336422a0e043328d08f92ee321319e(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=16384,WDATA_WIDTH=128,WADDR_WIDTH=10,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_03336422a0e043328d08f92ee321319e(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_03336422a0e043328d08f92ee321319e(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_03336422a0e043328d08f92ee321319e(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_03336422a0e043328d08f92ee321319e_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 802, ed: 2368, lv: 4, pw: 2155.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 384 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 101 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 100 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	194
[EFX-0000 INFO] EFX_LUT4        : 	785
[EFX-0000 INFO] EFX_FF          : 	588
[EFX-0000 INFO] EFX_RAM_5K      : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:26:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_fc7d66036f45481185d105f968eb93de(MODE="FWFT",RD_DEPTH=32,WDATA_WIDTH=64,RDATA_WIDTH=1024,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 5 differs from formal bit length 6 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 5 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4816faa350b74f1a81c7bd3843f4d3b3(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 48 for port 'lcd_rgb' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:246)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_fc7d66036f45481185d105f968eb93de(MODE="FWFT",RD_DEPTH=32,WDATA_WIDTH=64,RDATA_WIDTH=1024,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_fc7d66036f45481185d105f968eb93de(MODE="FWFT",RD_DEPTH=32,WDATA_WIDTH=64,RDATA_WIDTH=1024,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4816faa350b74f1a81c7bd3843f4d3b3(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4816faa350b74f1a81c7bd3843f4d3b3(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 305, ed: 850, lv: 4, pw: 1354.54
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 340 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 75 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	151
[EFX-0000 INFO] EFX_LUT4        : 	287
[EFX-0000 INFO] EFX_FF          : 	487
[EFX-0000 INFO] EFX_RAM_5K      : 	72
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:28:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_fc7d66036f45481185d105f968eb93de(MODE="FWFT",RD_DEPTH=32,WDATA_WIDTH=64,RDATA_WIDTH=1024,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 5 differs from formal bit length 6 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 5 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_4816faa350b74f1a81c7bd3843f4d3b3(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_fc7d66036f45481185d105f968eb93de(MODE="FWFT",RD_DEPTH=32,WDATA_WIDTH=64,RDATA_WIDTH=1024,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_fc7d66036f45481185d105f968eb93de(MODE="FWFT",RD_DEPTH=32,WDATA_WIDTH=64,RDATA_WIDTH=1024,RADDR_WIDTH=5,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_fc7d66036f45481185d105f968eb93de(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_fc7d66036f45481185d105f968eb93de(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_fc7d66036f45481185d105f968eb93de(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_fc7d66036f45481185d105f968eb93de_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4816faa350b74f1a81c7bd3843f4d3b3(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_4816faa350b74f1a81c7bd3843f4d3b3(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_4816faa350b74f1a81c7bd3843f4d3b3(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_4816faa350b74f1a81c7bd3843f4d3b3(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_4816faa350b74f1a81c7bd3843f4d3b3_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 305, ed: 849, lv: 4, pw: 1350.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 340 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 75 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	151
[EFX-0000 INFO] EFX_LUT4        : 	287
[EFX-0000 INFO] EFX_FF          : 	487
[EFX-0000 INFO] EFX_RAM_5K      : 	72
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:30:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_e65fdfc0a6a64542bba5cbb63b329c4f(MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=2048,WDATA_WIDTH=64,RDATA_WIDTH=1024,WADDR_WIDTH=15,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 16 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 15 differs from formal bit length 16 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9a67fcc60e0f4923bab42567107321f2(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=262144,WDATA_WIDTH=128,WADDR_WIDTH=14,RADDR_WIDTH=18,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 19 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=19)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=18)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=17)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 18 differs from formal bit length 19 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_e65fdfc0a6a64542bba5cbb63b329c4f(MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=2048,WDATA_WIDTH=64,RDATA_WIDTH=1024,WADDR_WIDTH=15,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_e65fdfc0a6a64542bba5cbb63b329c4f(MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=2048,WDATA_WIDTH=64,RDATA_WIDTH=1024,WADDR_WIDTH=15,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9a67fcc60e0f4923bab42567107321f2(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=262144,WDATA_WIDTH=128,WADDR_WIDTH=14,RADDR_WIDTH=18,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9a67fcc60e0f4923bab42567107321f2(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=262144,WDATA_WIDTH=128,WADDR_WIDTH=14,RADDR_WIDTH=18,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1855, ed: 6316, lv: 5, pw: 4052.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 414 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	206
[EFX-0000 INFO] EFX_LUT4        : 	1836
[EFX-0000 INFO] EFX_FF          : 	705
[EFX-0000 INFO] EFX_RAM_5K      : 	1024
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:32:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_e65fdfc0a6a64542bba5cbb63b329c4f(MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=2048,WDATA_WIDTH=64,RDATA_WIDTH=1024,WADDR_WIDTH=15,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 16 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 15 differs from formal bit length 16 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9a67fcc60e0f4923bab42567107321f2(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=262144,WDATA_WIDTH=128,WADDR_WIDTH=14,RADDR_WIDTH=18,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 19 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=19)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=18)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=17)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 18 differs from formal bit length 19 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_e65fdfc0a6a64542bba5cbb63b329c4f(MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=2048,WDATA_WIDTH=64,RDATA_WIDTH=1024,WADDR_WIDTH=15,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_e65fdfc0a6a64542bba5cbb63b329c4f(MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=2048,WDATA_WIDTH=64,RDATA_WIDTH=1024,WADDR_WIDTH=15,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_e65fdfc0a6a64542bba5cbb63b329c4f(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_e65fdfc0a6a64542bba5cbb63b329c4f(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_e65fdfc0a6a64542bba5cbb63b329c4f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9a67fcc60e0f4923bab42567107321f2(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=262144,WDATA_WIDTH=128,WADDR_WIDTH=14,RADDR_WIDTH=18,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9a67fcc60e0f4923bab42567107321f2(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=262144,WDATA_WIDTH=128,WADDR_WIDTH=14,RADDR_WIDTH=18,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9a67fcc60e0f4923bab42567107321f2(WIDTH=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9a67fcc60e0f4923bab42567107321f2(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9a67fcc60e0f4923bab42567107321f2(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9a67fcc60e0f4923bab42567107321f2_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1855, ed: 6316, lv: 5, pw: 4052.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 414 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 105 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	206
[EFX-0000 INFO] EFX_LUT4        : 	1836
[EFX-0000 INFO] EFX_FF          : 	705
[EFX-0000 INFO] EFX_RAM_5K      : 	1024
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:33:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_8f086de2df844828b39cc0b2eb2cf1e0_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_8f086de2df844828b39cc0b2eb2cf1e0(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=64,RDATA_WIDTH=1024,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_8f086de2df844828b39cc0b2eb2cf1e0_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8f086de2df844828b39cc0b2eb2cf1e0(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8f086de2df844828b39cc0b2eb2cf1e0(STAGE=2,WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_45e5d5bcc4eb4f06af894bed7161aff7_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_45e5d5bcc4eb4f06af894bed7161aff7(MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=131072,WDATA_WIDTH=128,WADDR_WIDTH=13,RADDR_WIDTH=17,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_45e5d5bcc4eb4f06af894bed7161aff7_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 18 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=18)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_45e5d5bcc4eb4f06af894bed7161aff7(STAGE=2,WIDTH=18)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=18)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=17)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=15)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_45e5d5bcc4eb4f06af894bed7161aff7(STAGE=2,WIDTH=14)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 18 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8f086de2df844828b39cc0b2eb2cf1e0(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=64,RDATA_WIDTH=1024,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8f086de2df844828b39cc0b2eb2cf1e0(MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=1024,WDATA_WIDTH=64,RDATA_WIDTH=1024,WADDR_WIDTH=14,RADDR_WIDTH=10,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8f086de2df844828b39cc0b2eb2cf1e0(STAGE=2,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8f086de2df844828b39cc0b2eb2cf1e0(STAGE=2,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8f086de2df844828b39cc0b2eb2cf1e0(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8f086de2df844828b39cc0b2eb2cf1e0(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8f086de2df844828b39cc0b2eb2cf1e0(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8f086de2df844828b39cc0b2eb2cf1e0_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8f086de2df844828b39cc0b2eb2cf1e0_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8f086de2df844828b39cc0b2eb2cf1e0_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8f086de2df844828b39cc0b2eb2cf1e0_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_45e5d5bcc4eb4f06af894bed7161aff7(MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=131072,WDATA_WIDTH=128,WADDR_WIDTH=13,RADDR_WIDTH=17,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_45e5d5bcc4eb4f06af894bed7161aff7(MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=131072,WDATA_WIDTH=128,WADDR_WIDTH=13,RADDR_WIDTH=17,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_45e5d5bcc4eb4f06af894bed7161aff7(STAGE=2,WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_45e5d5bcc4eb4f06af894bed7161aff7(STAGE=2,WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_45e5d5bcc4eb4f06af894bed7161aff7(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_45e5d5bcc4eb4f06af894bed7161aff7(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_45e5d5bcc4eb4f06af894bed7161aff7(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_45e5d5bcc4eb4f06af894bed7161aff7_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_45e5d5bcc4eb4f06af894bed7161aff7_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_45e5d5bcc4eb4f06af894bed7161aff7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_45e5d5bcc4eb4f06af894bed7161aff7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1109, ed: 3418, lv: 5, pw: 2677.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 399 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 100 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	200
[EFX-0000 INFO] EFX_LUT4        : 	1090
[EFX-0000 INFO] EFX_FF          : 	644
[EFX-0000 INFO] EFX_RAM_5K      : 	512
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:36:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_68f68453fd794cef94d22d6528d36a33_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_68f68453fd794cef94d22d6528d36a33(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=64,WDATA_WIDTH=32,RDATA_WIDTH=512,WADDR_WIDTH=10,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_68f68453fd794cef94d22d6528d36a33_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_68f68453fd794cef94d22d6528d36a33(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_68f68453fd794cef94d22d6528d36a33(STAGE=2,WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_68f68453fd794cef94d22d6528d36a33(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_68f68453fd794cef94d22d6528d36a33(STAGE=2,WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_68f68453fd794cef94d22d6528d36a33(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 512 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 32 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 6 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_d493763d6d71428b8c65e0f48523f5bf_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0011 VERI-WARNING] attempt to divide by 0; returning x (VERI-1190) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:645)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_d493763d6d71428b8c65e0f48523f5bf(MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=32'sbx,RDATA_WIDTH=0,WADDR_WIDTH=10,RADDR_WIDTH=0,OUTPUT_REG=0,RAM_MUX_RATIO=32)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0010 VERI-ERROR] range index cannot contain 'x' or 'z' (VERI-1102) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] module 'efx_fifo_ram_d493763d6d71428b8c65e0f48523f5bf' remains a black box due to errors in its contents (VERI-1073) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] module 'efx_fifo_top_d493763d6d71428b8c65e0f48523f5bf' remains a black box due to errors in its contents (VERI-1073) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 1 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0012 VERI-INFO] module 'R0_FIFO' remains a black box due to errors in its contents (VERI-1073) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 2 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:150)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0012 VERI-INFO] module 'axi4_ctrl' remains a black box due to errors in its contents (VERI-1073) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0012 VERI-INFO] module 'T35_Sensor_DDR3_LCD_Test' remains a black box due to errors in its contents (VERI-1073) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0021 ERROR] Verific elaboration of module 'T35_Sensor_DDR3_LCD_Test' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:40:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_bced1d9b565d4abc89b43b4f9d2842c7_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_bced1d9b565d4abc89b43b4f9d2842c7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_bced1d9b565d4abc89b43b4f9d2842c7_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_bced1d9b565d4abc89b43b4f9d2842c7(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_bced1d9b565d4abc89b43b4f9d2842c7(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bced1d9b565d4abc89b43b4f9d2842c7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_bced1d9b565d4abc89b43b4f9d2842c7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_bced1d9b565d4abc89b43b4f9d2842c7(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_bced1d9b565d4abc89b43b4f9d2842c7(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_bced1d9b565d4abc89b43b4f9d2842c7(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_bced1d9b565d4abc89b43b4f9d2842c7(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_bced1d9b565d4abc89b43b4f9d2842c7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bced1d9b565d4abc89b43b4f9d2842c7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_bced1d9b565d4abc89b43b4f9d2842c7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bced1d9b565d4abc89b43b4f9d2842c7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_bced1d9b565d4abc89b43b4f9d2842c7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 349, ed: 967, lv: 4, pw: 1463.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 359 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	332
[EFX-0000 INFO] EFX_FF          : 	535
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:28:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0010 VERI-ERROR] port connections cannot be mixed ordered and named (VERI-1162) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:254)
[EFX-0010 VERI-ERROR] module 'T35_Sensor_DDR3_LCD_Test' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:270)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:30:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 272 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[0]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[1]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[2]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[3]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[4]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[5]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[6]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[8]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[9]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[10]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[11]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[12]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[13]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[14]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[15]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[16]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[17]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[18]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[19]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[20]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[21]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[22]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[23]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 325, ed: 909, lv: 4, pw: 1192.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 231 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 149 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	322
[EFX-0000 INFO] EFX_FF          : 	405
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:32:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[0]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[1]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[2]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[3]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[4]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[5]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[6]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[7]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[8]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[9]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[10]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[11]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[12]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[13]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[14]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[15]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[16]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[17]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[18]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[19]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[20]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[21]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[22]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[23]=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 328, ed: 911, lv: 4, pw: 1197.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 231 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 149 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	325
[EFX-0000 INFO] EFX_FF          : 	405
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:35:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0010 VERI-ERROR] syntax error near 'lcd_driver' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:234)
[EFX-0011 VERI-WARNING] data object 'lcd_green' is already declared (VERI-2170) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:247)
[EFX-0012 VERI-INFO] previous declaration of 'lcd_green' is from here (VERI-1967) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:228)
[EFX-0011 VERI-WARNING] second declaration of 'lcd_green' is ignored (VERI-1329) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:247)
[EFX-0012 VERI-INFO] previous declaration of 'lcd_blue' is from here (VERI-1967) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:229)
[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:247)
[EFX-0010 VERI-ERROR] module 'T35_Sensor_DDR3_LCD_Test' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:272)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:35:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_aa87e4a1a1ac4c3c9f3376916a438941(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=4096,WDATA_WIDTH=128,WADDR_WIDTH=8,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_aa87e4a1a1ac4c3c9f3376916a438941(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_aa87e4a1a1ac4c3c9f3376916a438941(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_aa87e4a1a1ac4c3c9f3376916a438941_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 325, ed: 909, lv: 4, pw: 1192.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 231 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 86 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 149 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	182
[EFX-0000 INFO] EFX_LUT4        : 	322
[EFX-0000 INFO] EFX_FF          : 	405
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:40:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_8285bbbad9c24f59a55a989c04bce230(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=256,WDATA_WIDTH=16,RDATA_WIDTH=256,WADDR_WIDTH=12,RADDR_WIDTH=8,OUTPUT_REG=0,RAM_MUX_RATIO=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_8285bbbad9c24f59a55a989c04bce230(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_8285bbbad9c24f59a55a989c04bce230(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_8285bbbad9c24f59a55a989c04bce230_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 325, ed: 902, lv: 4, pw: 1189.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 231 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 90 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 149 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	322
[EFX-0000 INFO] EFX_FF          : 	404
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:45:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 330, ed: 935, lv: 4, pw: 1211.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 237 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 94 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 149 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	184
[EFX-0000 INFO] EFX_LUT4        : 	329
[EFX-0000 INFO] EFX_FF          : 	416
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:46:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:252)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[16]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[17]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[18]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[19]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[20]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[21]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[22]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[23]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 349, ed: 974, lv: 4, pw: 1479.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 94 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	184
[EFX-0000 INFO] EFX_LUT4        : 	348
[EFX-0000 INFO] EFX_FF          : 	544
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:47:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:252)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[16]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[17]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[18]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[19]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[20]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[21]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[22]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[23]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 349, ed: 974, lv: 4, pw: 1479.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 94 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	184
[EFX-0000 INFO] EFX_LUT4        : 	348
[EFX-0000 INFO] EFX_FF          : 	544
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:53:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0010 VERI-ERROR] syntax error near '=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:234)
[EFX-0010 VERI-ERROR] module 'T35_Sensor_DDR3_LCD_Test' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:273)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:54:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0010 VERI-ERROR] syntax error near '=' (VERI-1137) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:234)
[EFX-0010 VERI-ERROR] module 'T35_Sensor_DDR3_LCD_Test' is ignored due to previous errors (VERI-1072) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:273)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:55:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 352, ed: 1000, lv: 4, pw: 1494.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	349
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:58:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 350, ed: 977, lv: 4, pw: 1478.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 94 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	184
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	542
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:05:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 350, ed: 977, lv: 4, pw: 1478.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 94 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	184
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	542
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:06:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 350, ed: 977, lv: 4, pw: 1478.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 94 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	184
[EFX-0000 INFO] EFX_LUT4        : 	347
[EFX-0000 INFO] EFX_FF          : 	542
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:16:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 353, ed: 980, lv: 4, pw: 1484.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	350
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:24:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1007, lv: 4, pw: 1494.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	358
[EFX-0000 INFO] EFX_FF          : 	546
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:27:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 998, lv: 4, pw: 1492.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	357
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:34:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1019, lv: 4, pw: 1500.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	356
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:37:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1015, lv: 4, pw: 1498.32
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	357
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:49:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1039, lv: 4, pw: 1506.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	363
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:51:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 363, ed: 1025, lv: 4, pw: 1499.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	360
[EFX-0000 INFO] EFX_FF          : 	546
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:55:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1040, lv: 4, pw: 1502.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	547
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:10:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 362, ed: 1001, lv: 5, pw: 1491.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	359
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:15:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 373, ed: 1056, lv: 4, pw: 1513.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	370
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:18:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1032, lv: 4, pw: 1501.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	363
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:20:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 371, ed: 1042, lv: 4, pw: 1507.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	368
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:22:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 371, ed: 1042, lv: 4, pw: 1507.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	368
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:26:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 373, ed: 1063, lv: 4, pw: 1515.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	370
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:29:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 372, ed: 1049, lv: 4, pw: 1513.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:30:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Tools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source/lcd_para.v' (VERI-1328) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] back to file 'D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v' (VERI-2320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_vs', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:217)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_de', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:218)
[EFX-0012 VERI-INFO] undeclared symbol 'lcd_data', assumed default net type 'wire' (VERI-2561) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0012 VERI-INFO] compiling module 'T35_Sensor_DDR3_LCD_Test' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:7)
[EFX-0012 VERI-INFO] compiling module 'etx_ddr3_reset_controller' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:49)
[EFX-0012 VERI-INFO] compiling module 'ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:116)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0012 VERI-INFO] compiling module 'VsyHsyGenerator' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\VsyHsyGenerator.v:7)
[EFX-0012 VERI-INFO] compiling module 'axi4_ctrl' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:2)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'W0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:199)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0012 VERI-INFO] compiling module 'R0_FIFO' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:376)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:668)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:986)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:199)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:287)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)' (VERI-1018) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:116)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0012 VERI-INFO] compiling module 'lcd_driver' (VERI-1018) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\lcd_driver.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Tools/Efinity/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:705)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:705)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35_Sensor_DDR3_LCD_Test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_reset_sequencer_f22535be44aa4f1699b3dab9b8079372" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "etx_ddr3_reset_controller" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "VsyHsyGenerator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_50601c1db1d8485bbd3701a3d4e0e7db(MODE="FWFT",WR_DEPTH=4096,WDATA_WIDTH=16,RDATA_WIDTH=128,WADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_50601c1db1d8485bbd3701a3d4e0e7db(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_50601c1db1d8485bbd3701a3d4e0e7db(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_50601c1db1d8485bbd3701a3d4e0e7db_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3e32dbd2fc7c4b9e9091bf52ed151b67(MODE="FWFT",WR_DEPTH=256,RD_DEPTH=2048,WDATA_WIDTH=128,RDATA_WIDTH=16,WADDR_WIDTH=8,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3e32dbd2fc7c4b9e9091bf52ed151b67(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3e32dbd2fc7c4b9e9091bf52ed151b67(STAGE=2,WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3e32dbd2fc7c4b9e9091bf52ed151b67_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35_Sensor_DDR3_LCD_Test" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 369, ed: 1032, lv: 4, pw: 1504.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 95 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 85 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 21 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	185
[EFX-0000 INFO] EFX_LUT4        : 	366
[EFX-0000 INFO] EFX_FF          : 	543
[EFX-0000 INFO] EFX_RAM_5K      : 	24
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
