Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Fri Jun  5 15:39:52 2020
| Host         : DESKTOP-71DUELB running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
| Design       : design_2_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/intr_enable_reg_reg/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[0]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[10]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[11]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[12]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[13]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[14]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[15]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[16]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[17]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[18]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[19]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[1]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[20]/CLR, design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/a_busD_reg[21]/CLR (the first 15 of 378 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on clk_debug_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>


