{
  "Top": "systolic_array_kernel",
  "RtlTop": "systolic_array_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "systolic_array_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "systolic_array_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "273",
    "Latency": "272"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "systolic_array_kernel",
    "Version": "1.0",
    "DisplayName": "Systolic_array_kernel",
    "Revision": "2114477303",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_systolic_array_kernel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/systolic.cpp",
      "..\/..\/systolic.h"
    ],
    "TestBench": ["..\/..\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/systolic_array_kernel_control_s_axi.vhd",
      "impl\/vhdl\/systolic_array_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/systolic_array_kernel_gmem0_m_axi.vhd",
      "impl\/vhdl\/systolic_array_kernel_gmem1_m_axi.vhd",
      "impl\/vhdl\/systolic_array_kernel_gmem2_m_axi.vhd",
      "impl\/vhdl\/systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1.vhd",
      "impl\/vhdl\/systolic_array_kernel_sparsemux_17_3_16_1_1.vhd",
      "impl\/vhdl\/systolic_array_kernel_systolic_array_kernel_Pipeline_CYCLE.vhd",
      "impl\/vhdl\/systolic_array_kernel_systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J.vhd",
      "impl\/vhdl\/systolic_array_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/systolic_array_kernel_control_s_axi.v",
      "impl\/verilog\/systolic_array_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/systolic_array_kernel_gmem0_m_axi.v",
      "impl\/verilog\/systolic_array_kernel_gmem1_m_axi.v",
      "impl\/verilog\/systolic_array_kernel_gmem2_m_axi.v",
      "impl\/verilog\/systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1.v",
      "impl\/verilog\/systolic_array_kernel_sparsemux_17_3_16_1_1.v",
      "impl\/verilog\/systolic_array_kernel_systolic_array_kernel_Pipeline_CYCLE.v",
      "impl\/verilog\/systolic_array_kernel_systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J.v",
      "impl\/verilog\/systolic_array_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/data\/systolic_array_kernel.mdd",
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/data\/systolic_array_kernel.tcl",
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/data\/systolic_array_kernel.yaml",
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/src\/xsystolic_array_kernel.c",
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/src\/xsystolic_array_kernel.h",
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/src\/xsystolic_array_kernel_hw.h",
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/src\/xsystolic_array_kernel_linux.c",
      "impl\/misc\/drivers\/systolic_array_kernel_v1_0\/src\/xsystolic_array_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/systolic_array_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem2",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        },
        {
          "offset": "0x28",
          "name": "C_1",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 31 to 0 of C"
            }]
        },
        {
          "offset": "0x2c",
          "name": "C_2",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 63 to 32 of C"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "C"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "A"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "B"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "C"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "C"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "systolic_array_kernel",
      "BindInstances": "control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "systolic_array_kernel_Pipeline_CYCLE",
          "InstanceName": "grp_systolic_array_kernel_Pipeline_CYCLE_fu_358",
          "BindInstances": "icmp_ln67_fu_2601_p2 add_ln67_fu_2607_p2 icmp_ln80_fu_2623_p2 add_ln81_fu_2639_p2 add_ln78_fu_2825_p2 icmp_ln80_1_fu_2841_p2 add_ln81_1_fu_2865_p2 add_ln78_1_fu_3021_p2 icmp_ln80_2_fu_3036_p2 add_ln81_2_fu_3070_p2 add_ln78_2_fu_3267_p2 icmp_ln80_3_fu_3282_p2 add_ln81_3_fu_3310_p2 add_ln78_3_fu_3555_p2 icmp_ln80_4_fu_3570_p2 add_ln81_4_fu_3604_p2 add_ln78_4_fu_3776_p2 icmp_ln80_5_fu_3791_p2 add_ln81_5_fu_3815_p2 add_ln78_5_fu_3959_p2 icmp_ln80_6_fu_3974_p2 add_ln81_6_fu_4012_p2 add_ln78_6_fu_4037_p2 icmp_ln80_7_fu_4052_p2 add_ln81_7_fu_4080_p2 add_ln94_fu_2680_p2 add_ln94_1_fu_2906_p2 add_ln94_2_fu_3111_p2 add_ln94_3_fu_3351_p2 add_ln94_4_fu_3645_p2 add_ln94_5_fu_3856_p2 add_ln94_6_fu_4121_p2 add_ln94_7_fu_4162_p2 mac_muladd_16s_16s_16ns_16_4_1_U47 mac_muladd_16s_16s_16ns_16_4_1_U47 mac_muladd_16s_16s_16ns_16_4_1_U48 mac_muladd_16s_16s_16ns_16_4_1_U48 mac_muladd_16s_16s_16ns_16_4_1_U53 mac_muladd_16s_16s_16ns_16_4_1_U53 mac_muladd_16s_16s_16ns_16_4_1_U54 mac_muladd_16s_16s_16ns_16_4_1_U54 mac_muladd_16s_16s_16ns_16_4_1_U55 mac_muladd_16s_16s_16ns_16_4_1_U55 mac_muladd_16s_16s_16ns_16_4_1_U59 mac_muladd_16s_16s_16ns_16_4_1_U59 mac_muladd_16s_16s_16ns_16_4_1_U61 mac_muladd_16s_16s_16ns_16_4_1_U61 mac_muladd_16s_16s_16ns_16_4_1_U62 mac_muladd_16s_16s_16ns_16_4_1_U62 mac_muladd_16s_16s_16ns_16_4_1_U49 mac_muladd_16s_16s_16ns_16_4_1_U49 mac_muladd_16s_16s_16ns_16_4_1_U33 mac_muladd_16s_16s_16ns_16_4_1_U33 mac_muladd_16s_16s_16ns_16_4_1_U38 mac_muladd_16s_16s_16ns_16_4_1_U38 mac_muladd_16s_16s_16ns_16_4_1_U40 mac_muladd_16s_16s_16ns_16_4_1_U40 mac_muladd_16s_16s_16ns_16_4_1_U42 mac_muladd_16s_16s_16ns_16_4_1_U42 mac_muladd_16s_16s_16ns_16_4_1_U44 mac_muladd_16s_16s_16ns_16_4_1_U44 mac_muladd_16s_16s_16ns_16_4_1_U45 mac_muladd_16s_16s_16ns_16_4_1_U45 mac_muladd_16s_16s_16ns_16_4_1_U50 mac_muladd_16s_16s_16ns_16_4_1_U50 mac_muladd_16s_16s_16ns_16_4_1_U56 mac_muladd_16s_16s_16ns_16_4_1_U56 mac_muladd_16s_16s_16ns_16_4_1_U39 mac_muladd_16s_16s_16ns_16_4_1_U39 mac_muladd_16s_16s_16ns_16_4_1_U1 mac_muladd_16s_16s_16ns_16_4_1_U1 mac_muladd_16s_16s_16ns_16_4_1_U2 mac_muladd_16s_16s_16ns_16_4_1_U2 mac_muladd_16s_16s_16ns_16_4_1_U3 mac_muladd_16s_16s_16ns_16_4_1_U3 mac_muladd_16s_16s_16ns_16_4_1_U25 mac_muladd_16s_16s_16ns_16_4_1_U25 mac_muladd_16s_16s_16ns_16_4_1_U34 mac_muladd_16s_16s_16ns_16_4_1_U34 mac_muladd_16s_16s_16ns_16_4_1_U35 mac_muladd_16s_16s_16ns_16_4_1_U35 mac_muladd_16s_16s_16ns_16_4_1_U57 mac_muladd_16s_16s_16ns_16_4_1_U57 mac_muladd_16s_16s_16ns_16_4_1_U41 mac_muladd_16s_16s_16ns_16_4_1_U41 mac_muladd_16s_16s_16ns_16_4_1_U4 mac_muladd_16s_16s_16ns_16_4_1_U4 mac_muladd_16s_16s_16ns_16_4_1_U5 mac_muladd_16s_16s_16ns_16_4_1_U5 mac_muladd_16s_16s_16ns_16_4_1_U6 mac_muladd_16s_16s_16ns_16_4_1_U6 mac_muladd_16s_16s_16ns_16_4_1_U7 mac_muladd_16s_16s_16ns_16_4_1_U7 mac_muladd_16s_16s_16ns_16_4_1_U8 mac_muladd_16s_16s_16ns_16_4_1_U8 mac_muladd_16s_16s_16ns_16_4_1_U9 mac_muladd_16s_16s_16ns_16_4_1_U9 mac_muladd_16s_16s_16ns_16_4_1_U58 mac_muladd_16s_16s_16ns_16_4_1_U58 mac_muladd_16s_16s_16ns_16_4_1_U43 mac_muladd_16s_16s_16ns_16_4_1_U43 mac_muladd_16s_16s_16ns_16_4_1_U10 mac_muladd_16s_16s_16ns_16_4_1_U10 mac_muladd_16s_16s_16ns_16_4_1_U11 mac_muladd_16s_16s_16ns_16_4_1_U11 mac_muladd_16s_16s_16ns_16_4_1_U12 mac_muladd_16s_16s_16ns_16_4_1_U12 mac_muladd_16s_16s_16ns_16_4_1_U13 mac_muladd_16s_16s_16ns_16_4_1_U13 mac_muladd_16s_16s_16ns_16_4_1_U14 mac_muladd_16s_16s_16ns_16_4_1_U14 mac_muladd_16s_16s_16ns_16_4_1_U15 mac_muladd_16s_16s_16ns_16_4_1_U15 mac_muladd_16s_16s_16ns_16_4_1_U60 mac_muladd_16s_16s_16ns_16_4_1_U60 mac_muladd_16s_16s_16ns_16_4_1_U46 mac_muladd_16s_16s_16ns_16_4_1_U46 mac_muladd_16s_16s_16ns_16_4_1_U26 mac_muladd_16s_16s_16ns_16_4_1_U26 mac_muladd_16s_16s_16ns_16_4_1_U16 mac_muladd_16s_16s_16ns_16_4_1_U16 mac_muladd_16s_16s_16ns_16_4_1_U17 mac_muladd_16s_16s_16ns_16_4_1_U17 mac_muladd_16s_16s_16ns_16_4_1_U18 mac_muladd_16s_16s_16ns_16_4_1_U18 mac_muladd_16s_16s_16ns_16_4_1_U19 mac_muladd_16s_16s_16ns_16_4_1_U19 mac_muladd_16s_16s_16ns_16_4_1_U20 mac_muladd_16s_16s_16ns_16_4_1_U20 mac_muladd_16s_16s_16ns_16_4_1_U63 mac_muladd_16s_16s_16ns_16_4_1_U63 mac_muladd_16s_16s_16ns_16_4_1_U51 mac_muladd_16s_16s_16ns_16_4_1_U51 mac_muladd_16s_16s_16ns_16_4_1_U36 mac_muladd_16s_16s_16ns_16_4_1_U36 mac_muladd_16s_16s_16ns_16_4_1_U21 mac_muladd_16s_16s_16ns_16_4_1_U21 mac_muladd_16s_16s_16ns_16_4_1_U22 mac_muladd_16s_16s_16ns_16_4_1_U22 mac_muladd_16s_16s_16ns_16_4_1_U23 mac_muladd_16s_16s_16ns_16_4_1_U23 mac_muladd_16s_16s_16ns_16_4_1_U24 mac_muladd_16s_16s_16ns_16_4_1_U24 mac_muladd_16s_16s_16ns_16_4_1_U27 mac_muladd_16s_16s_16ns_16_4_1_U27 mac_muladd_16s_16s_16ns_16_4_1_U64 mac_muladd_16s_16s_16ns_16_4_1_U64 mac_muladd_16s_16s_16ns_16_4_1_U52 mac_muladd_16s_16s_16ns_16_4_1_U52 mac_muladd_16s_16s_16ns_16_4_1_U37 mac_muladd_16s_16s_16ns_16_4_1_U37 mac_muladd_16s_16s_16ns_16_4_1_U28 mac_muladd_16s_16s_16ns_16_4_1_U28 mac_muladd_16s_16s_16ns_16_4_1_U29 mac_muladd_16s_16s_16ns_16_4_1_U29 mac_muladd_16s_16s_16ns_16_4_1_U30 mac_muladd_16s_16s_16ns_16_4_1_U30 mac_muladd_16s_16s_16ns_16_4_1_U31 mac_muladd_16s_16s_16ns_16_4_1_U31 mac_muladd_16s_16s_16ns_16_4_1_U32 mac_muladd_16s_16s_16ns_16_4_1_U32"
        },
        {
          "ModuleName": "systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J",
          "InstanceName": "grp_systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J_fu_434",
          "BindInstances": "icmp_ln160_fu_634_p2 add_ln160_fu_640_p2 icmp_ln161_fu_654_p2 select_ln160_fu_660_p3 add_ln160_1_fu_942_p2 select_ln160_1_fu_948_p3 sparsemux_17_3_16_1_1_U134 sparsemux_17_3_16_1_1_U135 sparsemux_17_3_16_1_1_U136 sparsemux_17_3_16_1_1_U137 sparsemux_17_3_16_1_1_U138 sparsemux_17_3_16_1_1_U139 sparsemux_17_3_16_1_1_U140 sparsemux_17_3_16_1_1_U141 sparsemux_17_3_16_1_1_U142 add_ln161_fu_928_p2"
        }
      ]
    },
    "Info": {
      "systolic_array_kernel_Pipeline_CYCLE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "systolic_array_kernel_Pipeline_CYCLE": {
        "Latency": {
          "LatencyBest": "196",
          "LatencyAvg": "196",
          "LatencyWorst": "196",
          "PipelineII": "184",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "CYCLE",
            "TripCount": "22",
            "Latency": "194",
            "PipelineII": "8",
            "PipelineDepth": "27"
          }],
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "5527",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "3854",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "EXTRACT_I_EXTRACT_J",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "167",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "521",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "systolic_array_kernel": {
        "Latency": {
          "LatencyBest": "272",
          "LatencyAvg": "272",
          "LatencyWorst": "272",
          "PipelineII": "273",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "64",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "8170",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "7224",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-12 10:23:52 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
