Timing Analyzer report for ov7725_hdmi
Thu Apr 18 17:16:31 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'cam_pclk'
 17. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 19. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 22. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'cam_pclk'
 25. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 26. Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'cam_pclk'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Setup: 'cam_pclk'
 40. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 42. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 46. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'cam_pclk'
 48. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 49. Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'cam_pclk'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Setup: 'cam_pclk'
 62. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 63. Fast 1200mV 0C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 64. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'cam_pclk'
 66. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 69. Fast 1200mV 0C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 70. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 71. Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'cam_pclk'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; ov7725_hdmi                                             ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.3%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   2.6%      ;
;     Processors 5-8         ;   1.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; ov7725_hdmi.out.sdc ; OK     ; Thu Apr 18 17:16:30 2024 ;
+---------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-----------+----------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period   ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+----------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------+
; cam_pclk                                                  ; Base      ; 20.000   ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                       ;                                                             ; { cam_pclk }                                                  ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000  ; 500.000 ;            ; 50        ; 1           ;       ;        ;           ;            ; false    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]       ; { ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk }         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384   ; 65.0 MHz  ; 0.000  ; 7.692   ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; sys_clk                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3.076    ; 325.1 MHz ; 0.000  ; 1.538   ; 50.00      ; 2         ; 13          ;       ;        ;           ;            ; false    ; sys_clk                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                   ; Base      ; 20.000   ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                       ;                                                             ; { sys_clk }                                                   ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; Generated ; 10.000   ; 100.0 MHz ; 0.000  ; 5.000   ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]     ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] }     ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]     ; Generated ; 10.000   ; 100.0 MHz ; -2.083 ; 2.917   ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]     ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] }     ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; Generated ; 20.000   ; 50.0 MHz  ; 0.000  ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]     ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] }     ;
+-----------------------------------------------------------+-----------+----------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 115.75 MHz ; 115.75 MHz      ; cam_pclk                                                  ;      ;
; 122.31 MHz ; 122.31 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 124.56 MHz ; 124.56 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ;      ;
; 159.41 MHz ; 159.41 MHz      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ;      ;
; 300.12 MHz ; 300.12 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ;      ;
; 397.93 MHz ; 397.93 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.659  ; -8.969        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; -3.498  ; -6.857        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.563   ; 0.000         ;
; cam_pclk                                                  ; 3.961   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 16.668  ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 993.727 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 0.433 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 0.434 ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 0.453 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454 ; 0.000         ;
; cam_pclk                                                  ; 0.469 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; cam_pclk                                                  ; 4.735  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.138 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.688 ; 0.000         ;
; cam_pclk                                                  ; 3.229 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 4.718   ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.410   ; 0.000         ;
; cam_pclk                                                  ; 9.680   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 9.718   ; 0.000         ;
; sys_clk                                                   ; 9.832   ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 499.779 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -4.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 5.708      ;
; -4.590 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10]                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 5.639      ;
; -4.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 5.358      ;
; -4.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 5.359      ;
; -4.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 5.351      ;
; -4.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 5.272      ;
; -4.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 5.268      ;
; -4.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 5.263      ;
; -4.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 5.242      ;
; -4.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 5.201      ;
; -3.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 4.939      ;
; 7.208  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.076      ;
; 7.218  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.066      ;
; 7.236  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.048      ;
; 7.244  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.050      ;
; 7.244  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.050      ;
; 7.246  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 8.038      ;
; 7.256  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 8.038      ;
; 7.355  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.929      ;
; 7.379  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.916      ;
; 7.379  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.916      ;
; 7.382  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.902      ;
; 7.383  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.901      ;
; 7.383  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.912      ;
; 7.383  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.912      ;
; 7.391  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.904      ;
; 7.392  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.892      ;
; 7.395  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.900      ;
; 7.495  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.789      ;
; 7.518  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.766      ;
; 7.523  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.761      ;
; 7.529  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.755      ;
; 7.546  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.738      ;
; 7.556  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.739      ;
; 7.556  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.739      ;
; 7.568  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.727      ;
; 7.594  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.692      ;
; 7.601  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.683      ;
; 7.629  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.655      ;
; 7.665  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.629      ;
; 7.669  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.615      ;
; 7.673  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.621      ;
; 7.689  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.606      ;
; 7.689  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.606      ;
; 7.692  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.592      ;
; 7.696  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.598      ;
; 7.701  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.594      ;
; 7.707  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.577      ;
; 7.735  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.549      ;
; 7.769  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.516      ;
; 7.775  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.509      ;
; 7.800  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.495      ;
; 7.804  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.491      ;
; 7.808  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.487      ;
; 7.812  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.483      ;
; 7.818  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.468      ;
; 7.831  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.464      ;
; 7.835  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.460      ;
; 7.848  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 7.438      ;
; 7.873  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.421      ;
; 7.873  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.421      ;
; 7.881  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.403      ;
; 7.885  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.409      ;
; 7.886  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.398      ;
; 7.888  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 7.408      ;
; 7.888  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 7.408      ;
; 7.900  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 7.396      ;
; 7.914  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.370      ;
; 7.915  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.370      ;
; 7.917  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.367      ;
; 7.945  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 7.340      ;
; 7.977  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.318      ;
; 7.985  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.310      ;
; 8.008  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.287      ;
; 8.030  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.258      ;
; 8.030  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.258      ;
; 8.030  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.258      ;
; 8.030  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.258      ;
; 8.030  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.258      ;
; 8.030  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.258      ;
; 8.044  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.240      ;
; 8.054  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.230      ;
; 8.060  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.224      ;
; 8.063  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.221      ;
; 8.093  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.191      ;
; 8.110  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.184      ;
; 8.110  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.185      ;
; 8.112  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.182      ;
; 8.117  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.167      ;
; 8.118  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.177      ;
; 8.123  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 7.161      ;
; 8.141  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 7.154      ;
; 8.165  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 7.124      ;
; 8.165  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 7.124      ;
; 8.165  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 7.124      ;
; 8.165  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 7.124      ;
; 8.165  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 7.124      ;
; 8.165  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 7.124      ;
; 8.169  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 7.120      ;
; 8.169  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 7.120      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.673      ;
; -3.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.323     ; 2.533      ;
; -3.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.323     ; 2.521      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.323     ; 2.460      ;
; -3.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.373      ;
; -3.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.323     ; 2.215      ;
; -3.016 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.191      ;
; -3.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.323     ; 2.187      ;
; -2.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.050      ;
; -2.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.323     ; 2.034      ;
; -2.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 1.773      ;
; 1.972  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.924      ;
; 1.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.922      ;
; 2.043  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.851      ;
; 2.045  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.849      ;
; 2.228  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.671      ;
; 2.249  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.647      ;
; 2.251  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.645      ;
; 2.337  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.561      ;
; 2.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.532      ;
; 2.365  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.531      ;
; 2.366  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.530      ;
; 2.367  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.529      ;
; 2.422  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.474      ;
; 2.423  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.470      ;
; 2.425  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.468      ;
; 2.435  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.459      ;
; 2.437  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.457      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.453      ;
; 2.458  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.435      ;
; 2.460  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.433      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.418      ;
; 2.491  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.402      ;
; 2.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.401      ;
; 2.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.400      ;
; 2.505  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.391      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.385      ;
; 2.564  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.335      ;
; 2.588  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.308      ;
; 2.614  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.281      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.288      ;
; 2.641  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.255      ;
; 2.643  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.253      ;
; 2.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.225      ;
; 2.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.211      ;
; 2.697  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.198      ;
; 2.699  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.197      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.181      ;
; 2.725  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.172      ;
; 2.757  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.139      ;
; 2.759  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.137      ;
; 2.773  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.123      ;
; 2.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.101      ;
; 2.795  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.098      ;
; 2.797  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.096      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.563 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.411      ;
; 0.564 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.410      ;
; 0.568 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.406      ;
; 0.569 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.405      ;
; 0.597 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.376      ;
; 0.597 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.376      ;
; 0.598 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.375      ;
; 0.598 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.375      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.373      ;
; 0.601 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.372      ;
; 0.601 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.372      ;
; 0.618 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.900      ;
; 0.629 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.345      ;
; 0.630 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.344      ;
; 0.630 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.344      ;
; 0.632 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.342      ;
; 0.633 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.341      ;
; 0.634 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.340      ;
; 0.638 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.336      ;
; 0.639 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.335      ;
; 0.644 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.332      ;
; 0.649 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.869      ;
; 0.667 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.306      ;
; 0.667 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.306      ;
; 0.668 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.305      ;
; 0.668 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.305      ;
; 0.670 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.303      ;
; 0.671 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.302      ;
; 0.671 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.302      ;
; 0.699 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.275      ;
; 0.700 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.274      ;
; 0.700 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.274      ;
; 0.702 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.272      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.262      ;
; 0.815 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.161      ;
; 0.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.143      ;
; 0.835 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.142      ;
; 0.836 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.141      ;
; 0.837 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.140      ;
; 0.881 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.966      ;
; 0.890 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.952      ;
; 0.904 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.073      ;
; 0.905 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.072      ;
; 0.906 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.071      ;
; 0.907 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.070      ;
; 0.909 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.065      ;
; 0.911 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.063      ;
; 0.915 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.059      ;
; 0.916 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 2.058      ;
; 0.944 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.032      ;
; 0.945 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.031      ;
; 0.947 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.029      ;
; 0.950 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.026      ;
; 0.963 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.010      ;
; 0.963 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.010      ;
; 0.964 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.009      ;
; 0.965 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.008      ;
; 0.967 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.006      ;
; 0.967 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.006      ;
; 0.968 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.005      ;
; 0.973 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.874      ;
; 0.983 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.859      ;
; 0.997 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.979      ;
; 1.004 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 1.970      ;
; 1.005 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 1.969      ;
; 1.006 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 1.968      ;
; 1.007 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 1.967      ;
; 1.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.962      ;
; 1.015 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.961      ;
; 1.017 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.959      ;
; 1.020 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.956      ;
; 1.085 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.438      ;
; 1.095 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.177     ; 1.785      ;
; 1.100 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.422      ;
; 1.117 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.405      ;
; 1.128 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.395      ;
; 1.131 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.391      ;
; 1.131 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.846      ;
; 1.132 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.845      ;
; 1.134 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.843      ;
; 1.136 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.841      ;
; 1.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.374      ;
; 1.172 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 1.802      ;
; 1.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.179     ; 1.680      ;
; 1.231 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 1.742      ;
; 1.240 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.182     ; 1.635      ;
; 1.247 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 1.727      ;
; 1.260 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.586      ;
; 1.265 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.711      ;
; 1.267 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.709      ;
; 1.269 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.707      ;
; 1.273 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.703      ;
; 1.292 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.684      ;
; 1.308 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.538      ;
; 1.327 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.549      ;
; 1.335 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.541      ;
; 1.339 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.180     ; 1.538      ;
; 1.353 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.493      ;
; 1.360 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.180     ; 1.517      ;
; 1.364 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.181     ; 1.512      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 3.961  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.118      ; 7.958      ;
; 4.603  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 7.309      ;
; 4.877  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 7.035      ;
; 4.969  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 6.943      ;
; 4.991  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.117      ; 6.927      ;
; 5.000  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.117      ; 6.918      ;
; 5.007  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.117      ; 6.911      ;
; 5.021  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 6.891      ;
; 5.111  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.117      ; 6.807      ;
; 5.141  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 6.771      ;
; 5.248  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.117      ; 6.670      ;
; 11.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.332     ; 8.328      ;
; 11.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.332     ; 7.887      ;
; 12.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.304     ; 7.141      ;
; 12.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.304     ; 7.108      ;
; 12.796 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.074     ; 7.151      ;
; 12.968 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.715     ; 6.338      ;
; 13.004 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 6.961      ;
; 13.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.715     ; 6.287      ;
; 13.079 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 6.886      ;
; 13.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.616     ; 6.261      ;
; 13.390 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 6.575      ;
; 13.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.715     ; 5.907      ;
; 13.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.715     ; 5.834      ;
; 13.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.715     ; 5.800      ;
; 13.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.715     ; 5.726      ;
; 13.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.616     ; 5.722      ;
; 13.838 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.332     ; 5.851      ;
; 13.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.616     ; 5.481      ;
; 14.068 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.616     ; 5.337      ;
; 14.421 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.476     ; 5.124      ;
; 14.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.476     ; 5.039      ;
; 14.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.476     ; 5.028      ;
; 14.802 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.532      ; 5.751      ;
; 14.895 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.074     ; 5.052      ;
; 14.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 5.561      ;
; 15.008 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.532      ; 5.545      ;
; 15.019 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 5.486      ;
; 15.032 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.532      ; 5.521      ;
; 15.067 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.332     ; 4.622      ;
; 15.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 4.862      ;
; 15.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 5.355      ;
; 15.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 5.331      ;
; 15.178 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 4.787      ;
; 15.225 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 5.280      ;
; 15.249 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 5.256      ;
; 15.275 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.532      ; 5.278      ;
; 15.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 5.175      ;
; 15.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 5.088      ;
; 15.432 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.332     ; 4.257      ;
; 15.489 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 4.476      ;
; 15.492 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 5.013      ;
; 15.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 4.969      ;
; 15.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.304     ; 4.174      ;
; 15.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 4.945      ;
; 15.702 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 4.593      ;
; 15.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 4.306      ;
; 15.764 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.532      ; 4.789      ;
; 15.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 4.702      ;
; 15.819 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.532      ; 4.734      ;
; 15.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 4.420      ;
; 15.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.304     ; 3.833      ;
; 15.906 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 4.599      ;
; 15.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 4.100      ;
; 15.914 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 4.381      ;
; 15.935 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 4.076      ;
; 15.938 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 4.357      ;
; 15.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 4.544      ;
; 15.981 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 4.524      ;
; 15.982 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 3.983      ;
; 16.031 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.049     ; 3.941      ;
; 16.036 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 4.469      ;
; 16.081 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 4.214      ;
; 16.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 4.190      ;
; 16.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.843      ;
; 16.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.833      ;
; 16.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 4.114      ;
; 16.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 4.213      ;
; 16.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.695      ;
; 16.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.484      ; 4.158      ;
; 16.348 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 3.947      ;
; 16.374 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.637      ;
; 16.380 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 3.585      ;
; 16.398 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.613      ;
; 16.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.489      ;
; 16.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.465      ;
; 16.667 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.344      ;
; 16.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.343      ;
; 16.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 3.625      ;
; 16.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.327      ;
; 16.722 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.289      ;
; 16.725 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 3.570      ;
; 16.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.181      ;
; 16.837 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 3.458      ;
; 16.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.137      ;
; 16.892 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.274      ; 3.403      ;
; 16.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.010     ; 3.113      ;
; 16.905 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 3.060      ;
; 16.905 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.431      ; 3.594      ;
; 16.905 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.431      ; 3.594      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 16.668 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.234      ;
; 16.677 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.225      ;
; 16.878 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.024      ;
; 16.886 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 3.014      ;
; 16.895 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 3.005      ;
; 17.011 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.891      ;
; 17.096 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.804      ;
; 17.105 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.795      ;
; 17.105 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.795      ;
; 17.109 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.793      ;
; 17.114 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.786      ;
; 17.114 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.786      ;
; 17.119 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.783      ;
; 17.229 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.671      ;
; 17.236 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.664      ;
; 17.289 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.613      ;
; 17.315 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.585      ;
; 17.315 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.585      ;
; 17.325 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.575      ;
; 17.327 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.573      ;
; 17.337 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.563      ;
; 17.377 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.523      ;
; 17.439 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.461      ;
; 17.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.452      ;
; 17.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.452      ;
; 17.461 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.441      ;
; 17.478 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.422      ;
; 17.499 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.401      ;
; 17.512 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.388      ;
; 17.542 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.358      ;
; 17.546 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.354      ;
; 17.546 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.354      ;
; 17.556 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.344      ;
; 17.556 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.344      ;
; 17.582 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.318      ;
; 17.601 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.299      ;
; 17.604 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.298      ;
; 17.624 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.276      ;
; 17.628 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.272      ;
; 17.652 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.248      ;
; 17.652 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.248      ;
; 17.653 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.247      ;
; 17.658 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.242      ;
; 17.683 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.217      ;
; 17.688 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.212      ;
; 17.747 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.153      ;
; 17.753 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.147      ;
; 17.770 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.130      ;
; 17.774 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.126      ;
; 17.774 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.126      ;
; 17.799 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.101      ;
; 17.801 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.099      ;
; 17.829 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.071      ;
; 17.831 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.069      ;
; 17.834 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.066      ;
; 17.835 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.065      ;
; 17.835 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.065      ;
; 17.888 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.012      ;
; 17.899 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.001      ;
; 17.920 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.980      ;
; 17.920 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.980      ;
; 17.921 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.979      ;
; 17.944 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.956      ;
; 17.947 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.953      ;
; 17.950 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.950      ;
; 17.953 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 1.949      ;
; 17.974 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.926      ;
; 17.975 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.925      ;
; 17.977 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.923      ;
; 18.033 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.867      ;
; 18.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.866      ;
; 18.039 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.861      ;
; 18.041 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.859      ;
; 18.062 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.838      ;
; 18.063 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.837      ;
; 18.066 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.834      ;
; 18.067 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.833      ;
; 18.390 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.510      ;
; 18.617 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.283      ;
; 18.625 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.275      ;
; 18.626 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.274      ;
; 18.630 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.270      ;
; 18.643 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.257      ;
; 18.645 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.255      ;
; 18.649 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.251      ;
; 19.062 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.342     ; 0.858      ;
; 19.102 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.342     ; 0.818      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                               ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 993.727 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 6.178      ;
; 994.237 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 5.668      ;
; 994.453 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 5.452      ;
; 994.676 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 5.229      ;
; 994.756 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.063     ; 5.172      ;
; 994.820 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 5.085      ;
; 994.935 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.978      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.949 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.965      ;
; 994.974 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.939      ;
; 994.982 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.931      ;
; 995.025 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.101     ; 4.865      ;
; 995.033 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.104     ; 4.854      ;
; 995.048 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.844      ;
; 995.048 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.844      ;
; 995.048 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.844      ;
; 995.048 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.844      ;
; 995.048 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.844      ;
; 995.048 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.844      ;
; 995.048 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.844      ;
; 995.071 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 4.839      ;
; 995.077 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.101     ; 4.813      ;
; 995.086 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.101     ; 4.804      ;
; 995.145 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 4.765      ;
; 995.157 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.756      ;
; 995.202 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 4.708      ;
; 995.238 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.675      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.242 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.672      ;
; 995.280 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.104     ; 4.607      ;
; 995.285 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.628      ;
; 995.285 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 4.625      ;
; 995.295 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.597      ;
; 995.295 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.597      ;
; 995.295 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.597      ;
; 995.295 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.597      ;
; 995.295 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.597      ;
; 995.295 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.597      ;
; 995.295 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 4.597      ;
; 995.300 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.613      ;
; 995.315 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.598      ;
; 995.319 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.102     ; 4.570      ;
; 995.328 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.585      ;
; 995.341 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.101     ; 4.549      ;
; 995.342 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.571      ;
; 995.349 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.564      ;
; 995.355 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 4.550      ;
; 995.355 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[9]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.559      ;
; 995.378 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.535      ;
; 995.386 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.101     ; 4.504      ;
; 995.392 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.521      ;
; 995.396 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.517      ;
; 995.416 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.497      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.489      ;
; 995.442 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.471      ;
; 995.476 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.437      ;
; 995.479 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[7]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.101     ; 4.411      ;
; 995.480 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.063     ; 4.448      ;
; 995.481 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.432      ;
; 995.495 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.418      ;
; 995.499 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.415      ;
; 995.516 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.398      ;
; 995.523 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.390      ;
; 995.528 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.063     ; 4.400      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.536 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.378      ;
; 995.537 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.077     ; 4.377      ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.433 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.746      ;
; 0.451 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.764      ;
; 0.744 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 1.075 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.368      ;
; 1.075 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.368      ;
; 1.098 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.391      ;
; 1.100 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.404      ;
; 1.117 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.120 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.413      ;
; 1.149 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.442      ;
; 1.156 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.449      ;
; 1.215 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.508      ;
; 1.231 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.233 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.526      ;
; 1.240 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.242 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.535      ;
; 1.247 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.549      ;
; 1.258 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.551      ;
; 1.289 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.582      ;
; 1.369 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.662      ;
; 1.371 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.664      ;
; 1.373 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.666      ;
; 1.378 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.671      ;
; 1.382 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.675      ;
; 1.387 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 1.695      ;
; 1.389 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.682      ;
; 1.391 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.684      ;
; 1.396 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.689      ;
; 1.400 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.693      ;
; 1.429 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.722      ;
; 1.489 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.782      ;
; 1.509 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.802      ;
; 1.513 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.806      ;
; 1.518 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.811      ;
; 1.527 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.820      ;
; 1.531 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.824      ;
; 1.540 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.833      ;
; 1.569 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.862      ;
; 1.613 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.906      ;
; 1.643 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.936      ;
; 1.649 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.942      ;
; 1.657 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.950      ;
; 1.671 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.964      ;
; 1.742 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.049      ;
; 1.752 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.045      ;
; 1.753 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.046      ;
; 1.902 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.195      ;
; 1.910 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.203      ;
; 1.918 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.211      ;
; 1.918 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.211      ;
; 1.995 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.302      ;
; 2.042 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.335      ;
; 2.058 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.351      ;
; 2.058 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.351      ;
; 2.058 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.351      ;
; 2.155 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.462      ;
; 2.198 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.491      ;
; 2.215 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.522      ;
; 2.223 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.530      ;
; 2.231 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.538      ;
; 2.276 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.569      ;
; 2.276 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.569      ;
; 2.276 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.569      ;
; 2.276 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.569      ;
; 2.371 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.678      ;
; 2.416 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.709      ;
; 2.416 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.709      ;
; 2.589 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.896      ;
; 2.589 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.896      ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.166      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.200      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.776      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.503 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.263      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.541 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.197      ;
; 0.545 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.837      ;
; 0.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.838      ;
; 0.547 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.202      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.554 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.209      ;
; 0.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.850      ;
; 0.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.212      ;
; 0.586 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.241      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.982      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.983      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.009      ;
; 0.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.007      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.010      ;
; 0.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.013      ;
; 0.723 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.024      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.397      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.453 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.501 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.794      ;
; 0.536 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.829      ;
; 0.541 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.834      ;
; 0.542 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.835      ;
; 0.553 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.846      ;
; 0.665 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.958      ;
; 0.691 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.984      ;
; 0.700 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.995      ;
; 0.711 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.003      ;
; 0.721 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.014      ;
; 0.744 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.042      ;
; 0.774 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.067      ;
; 0.778 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.071      ;
; 0.778 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.071      ;
; 0.780 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.073      ;
; 0.782 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.075      ;
; 0.785 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.078      ;
; 0.788 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.084      ;
; 0.798 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.091      ;
; 0.799 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.092      ;
; 0.808 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.101      ;
; 0.814 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.107      ;
; 0.838 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.131      ;
; 0.839 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.132      ;
; 0.892 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.184      ;
; 0.901 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.193      ;
; 0.904 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.197      ;
; 0.908 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.201      ;
; 0.910 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.202      ;
; 0.936 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.083      ; 1.231      ;
; 0.954 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.247      ;
; 0.973 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.266      ;
; 1.018 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[13]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.084      ; 1.314      ;
; 1.049 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[3]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.078      ; 1.339      ;
; 1.094 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.387      ;
; 1.098 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.400      ;
; 1.110 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.403      ;
; 1.116 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.119 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.412      ;
; 1.125 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.418      ;
; 1.133 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.426      ;
; 1.142 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.436      ;
; 1.150 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.444      ;
; 1.152 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.445      ;
; 1.152 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.445      ;
; 1.152 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.445      ;
; 1.152 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.445      ;
; 1.159 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.452      ;
; 1.159 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.452      ;
; 1.161 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.454      ;
; 1.161 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.454      ;
; 1.187 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.480      ;
; 1.201 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.494      ;
; 1.204 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.497      ;
; 1.216 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.509      ;
; 1.228 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.521      ;
; 1.229 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.525      ;
; 1.236 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[4]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.083      ; 1.531      ;
; 1.238 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[14]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[6]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.084      ; 1.534      ;
; 1.238 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.533      ;
; 1.247 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.540      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.500 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.206      ;
; 0.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.215      ;
; 0.571 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.220      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.230      ;
; 0.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.233      ;
; 0.586 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.235      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.265      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.664 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.957      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.705 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.708 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.709 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.709 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.010      ;
; 0.728 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.021      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.378      ;
; 0.742 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.761 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.765 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.774 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.778 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.070      ;
; 0.779 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.071      ;
; 0.780 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.782 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.075      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.788 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.788 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.790 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.791 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.819 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.112      ;
; 0.822 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.115      ;
; 0.826 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.119      ;
; 0.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.120      ;
; 0.831 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.124      ;
; 0.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.500      ;
; 0.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.560      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.572      ;
; 0.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.217      ;
; 0.926 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.219      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.234      ;
; 0.962 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.968 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.261      ;
; 0.976 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.269      ;
; 0.987 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.281      ;
; 0.989 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.283      ;
; 0.990 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.284      ;
; 0.990 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.284      ;
; 0.991 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.285      ;
; 0.994 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.288      ;
; 1.011 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.304      ;
; 1.011 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.304      ;
; 1.013 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.306      ;
; 1.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.307      ;
; 1.014 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.307      ;
; 1.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.307      ;
; 1.015 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.308      ;
; 1.015 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.308      ;
; 1.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.331      ;
; 1.053 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.345      ;
; 1.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.347      ;
; 1.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.347      ;
; 1.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.347      ;
; 1.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.347      ;
; 1.057 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.350      ;
; 1.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.357      ;
; 1.066 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.715      ;
; 1.068 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.365      ;
; 1.068 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.069 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.369      ;
; 1.079 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.376      ;
; 1.082 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.375      ;
; 1.083 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.377      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.579 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.871      ;
; 0.597 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.889      ;
; 0.599 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.891      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.892      ;
; 0.601 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.893      ;
; 0.643 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.646 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.646 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.646 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.938      ;
; 0.647 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.647 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.648 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.941      ;
; 0.649 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.941      ;
; 0.651 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.943      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.743 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.756 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.184      ;
; 0.773 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.786 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.078      ;
; 0.787 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.084      ;
; 0.791 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.084      ;
; 0.791 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.084      ;
; 0.793 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.085      ;
; 0.793 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.085      ;
; 0.794 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.086      ;
; 0.798 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.090      ;
; 0.800 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.229      ;
; 0.804 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.233      ;
; 0.806 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.235      ;
; 0.806 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.235      ;
; 0.808 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.237      ;
; 0.808 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.237      ;
; 0.812 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.241      ;
; 0.813 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.242      ;
; 0.813 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.242      ;
; 0.814 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.243      ;
; 0.816 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.245      ;
; 0.818 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.247      ;
; 0.822 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.114      ;
; 0.822 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.114      ;
; 0.848 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.277      ;
; 0.849 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.278      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.142      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.142      ;
; 0.851 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.143      ;
; 0.859 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.288      ;
; 0.869 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.297      ;
; 0.872 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.164      ;
; 0.885 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.314      ;
; 0.917 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.209      ;
; 0.917 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.209      ;
; 0.920 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.212      ;
; 0.921 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.213      ;
; 0.922 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.214      ;
; 0.940 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.369      ;
; 0.966 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.395      ;
; 0.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.401      ;
; 0.975 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.404      ;
; 0.996 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.425      ;
; 0.996 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.425      ;
; 1.006 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.434      ;
; 1.007 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.297      ;
; 1.009 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.438      ;
; 1.010 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.302      ;
; 1.013 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.305      ;
; 1.016 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.445      ;
; 1.022 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.314      ;
; 1.022 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.314      ;
; 1.054 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.343      ;
; 1.056 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.348      ;
; 1.057 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.349      ;
; 1.064 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.492      ;
; 1.065 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.357      ;
; 1.069 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.361      ;
; 1.081 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.372      ;
; 1.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.267      ;
; 1.094 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.277      ;
; 1.094 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.386      ;
; 1.094 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.386      ;
; 1.097 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.389      ;
; 1.097 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.389      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.469 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.436      ;
; 0.481 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.448      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.492 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.459      ;
; 0.497 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                             ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.521 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.685      ; 1.460      ;
; 0.521 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.488      ;
; 0.536 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.804      ;
; 0.536 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.355      ; 1.145      ;
; 0.537 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.805      ;
; 0.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.390      ; 1.184      ;
; 0.547 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.355      ; 1.156      ;
; 0.549 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.817      ;
; 0.551 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                          ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.057      ; 0.820      ;
; 0.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.427      ; 1.239      ;
; 0.562 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.355      ; 1.171      ;
; 0.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.399      ; 1.221      ;
; 0.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.035     ; 0.827      ;
; 0.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.055      ; 0.919      ;
; 0.664 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.116      ; 0.992      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.103      ; 0.994      ;
; 0.720 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.988      ;
; 0.755 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.992      ;
; 0.755 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.992      ;
; 0.756 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.021      ;
; 0.756 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.993      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.022      ;
; 0.757 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.994      ;
; 0.759 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.355      ; 1.368      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.025      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.028      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.361      ; 1.336      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.055      ; 1.033      ;
; 0.767 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.685      ; 1.706      ;
; 0.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.035     ; 0.949      ;
; 0.793 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.061      ;
; 0.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.067      ;
; 0.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.068      ;
; 0.803 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.685      ; 1.742      ;
; 0.831 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.685      ; 1.770      ;
; 0.841 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.685      ; 1.780      ;
; 0.847 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.418      ; 1.519      ;
; 0.848 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.685      ; 1.787      ;
; 0.849 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.035     ; 1.026      ;
; 0.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.418      ; 1.523      ;
; 0.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.390      ; 1.504      ;
; 0.862 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.355      ; 1.471      ;
; 0.862 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.427      ; 1.543      ;
; 0.863 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.035     ; 1.040      ;
; 0.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.274     ; 0.810      ;
; 0.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.140      ;
; 0.875 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.327      ; 1.456      ;
; 0.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.274     ; 0.835      ;
; 0.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.035     ; 1.081      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.399      ; 1.561      ;
; 0.914 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.117      ; 1.243      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[4]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.127     ; 1.018      ;
; 0.942 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.418      ; 1.614      ;
; 0.943 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                          ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.211      ;
; 0.973 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[5]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.158     ; 1.027      ;
; 0.973 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.055      ; 1.240      ;
; 0.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[9]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.203     ; 0.996      ;
; 0.993 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.280      ; 1.527      ;
; 0.998 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.252      ; 1.504      ;
; 1.011 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.280      ; 1.545      ;
; 1.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.274     ; 0.950      ;
; 1.015 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.274     ; 0.953      ;
; 1.048 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.035     ; 1.225      ;
; 1.052 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.320      ;
; 1.053 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.280      ; 1.587      ;
; 1.068 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.333      ;
; 1.083 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.274     ; 1.021      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.274     ; 1.023      ;
; 1.087 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.274     ; 1.025      ;
; 1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.361      ; 1.668      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[2]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.031     ; 1.288      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.045     ; 1.278      ;
; 1.113 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.381      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.387      ;
; 1.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.274     ; 1.066      ;
; 1.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[3]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.031     ; 1.312      ;
; 1.135 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.400      ;
; 1.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.274     ; 1.075      ;
; 1.143 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.411      ;
; 1.145 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.418      ; 1.817      ;
; 1.145 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.413      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.361      ; 1.721      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 4.735  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.043      ; 7.109      ;
; 4.815  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.043      ; 7.029      ;
; 4.833  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.043      ; 7.011      ;
; 4.943  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.974      ;
; 4.943  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.974      ;
; 4.943  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.974      ;
; 4.943  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.974      ;
; 4.943  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.974      ;
; 4.943  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.974      ;
; 4.943  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.974      ;
; 5.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.894      ;
; 5.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.894      ;
; 5.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.894      ;
; 5.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.894      ;
; 5.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.894      ;
; 5.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.894      ;
; 5.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.894      ;
; 5.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.876      ;
; 5.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.876      ;
; 5.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.876      ;
; 5.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.876      ;
; 5.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.876      ;
; 5.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.876      ;
; 5.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.116      ; 6.876      ;
; 5.088  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.357      ; 7.070      ;
; 5.137  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 7.070      ;
; 5.137  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 7.070      ;
; 5.137  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 7.070      ;
; 5.137  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 7.070      ;
; 5.137  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 7.070      ;
; 5.137  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 7.070      ;
; 5.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.357      ; 6.990      ;
; 5.184  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.357      ; 6.974      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.653      ;
; 5.200  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.031      ; 6.632      ;
; 5.200  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.031      ; 6.632      ;
; 5.217  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.990      ;
; 5.217  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.990      ;
; 5.217  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.990      ;
; 5.217  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.990      ;
; 5.217  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.990      ;
; 5.217  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.990      ;
; 5.233  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.974      ;
; 5.233  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.974      ;
; 5.233  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.974      ;
; 5.233  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.974      ;
; 5.233  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.974      ;
; 5.233  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.406      ; 6.974      ;
; 5.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.653      ;
; 5.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.653      ;
; 5.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.653      ;
; 5.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.653      ;
; 5.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.653      ;
; 5.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.653      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.582      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.276  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.048      ; 6.573      ;
; 5.280  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.031      ; 6.552      ;
; 5.280  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.031      ; 6.552      ;
; 5.280  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.031      ; 6.552      ;
; 5.280  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.031      ; 6.552      ;
; 5.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.582      ;
; 5.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.582      ;
; 5.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.582      ;
; 5.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.582      ;
; 5.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.582      ;
; 5.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.582      ;
; 5.316  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.573      ;
; 5.316  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.573      ;
; 5.316  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.573      ;
; 5.316  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.573      ;
; 5.316  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.573      ;
; 5.316  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.088      ; 6.573      ;
; 12.856 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 20.000       ; -0.636     ; 6.419      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 12.138 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 3.145      ;
; 12.404 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.879      ;
; 12.404 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.879      ;
; 12.404 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.879      ;
; 12.404 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.879      ;
; 12.404 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.879      ;
; 12.420 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.864      ;
; 12.420 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.864      ;
; 12.420 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.864      ;
; 12.420 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.864      ;
; 12.420 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.864      ;
; 12.739 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.544      ;
; 12.739 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.544      ;
; 12.739 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.544      ;
; 12.739 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.544      ;
; 12.739 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.544      ;
; 12.739 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 2.544      ;
; 12.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.496      ;
; 12.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.496      ;
; 12.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.496      ;
; 12.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.496      ;
; 12.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.496      ;
; 12.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.496      ;
; 13.071 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.214      ;
; 13.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.200      ;
; 13.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.200      ;
; 13.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.200      ;
; 13.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 2.200      ;
; 13.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.170      ;
; 13.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.170      ;
; 13.141 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.145      ;
; 13.141 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.145      ;
; 13.141 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.145      ;
; 13.141 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.145      ;
; 13.141 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.145      ;
; 13.141 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.145      ;
; 13.141 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.145      ;
; 13.141 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.145      ;
; 13.141 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 2.145      ;
; 13.154 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.131      ;
; 13.154 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.131      ;
; 13.154 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.131      ;
; 13.154 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.131      ;
; 13.154 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.131      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.982      ;
; 1.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.982      ;
; 1.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.982      ;
; 1.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.982      ;
; 1.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.982      ;
; 1.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.988      ;
; 1.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.988      ;
; 1.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.988      ;
; 1.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.988      ;
; 1.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.988      ;
; 1.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.988      ;
; 1.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.988      ;
; 1.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.988      ;
; 1.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.988      ;
; 1.703 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.997      ;
; 1.703 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.997      ;
; 1.750 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.043      ;
; 1.750 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.043      ;
; 1.750 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.043      ;
; 1.750 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.043      ;
; 1.760 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.054      ;
; 2.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.294      ;
; 2.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.294      ;
; 2.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.294      ;
; 2.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.294      ;
; 2.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.294      ;
; 2.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.294      ;
; 2.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.326      ;
; 2.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.326      ;
; 2.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.326      ;
; 2.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.326      ;
; 2.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.326      ;
; 2.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.326      ;
; 2.323 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.615      ;
; 2.323 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.615      ;
; 2.323 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.615      ;
; 2.323 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.615      ;
; 2.323 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.615      ;
; 2.331 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.622      ;
; 2.331 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.622      ;
; 2.331 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.622      ;
; 2.331 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.622      ;
; 2.331 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.622      ;
; 2.530 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.821      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 3.229 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.217      ;
; 3.229 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.217      ;
; 3.229 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.217      ;
; 3.229 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.217      ;
; 3.229 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.217      ;
; 3.229 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.217      ;
; 3.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 6.188      ;
; 3.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 6.188      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.217      ;
; 3.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.593      ;
; 3.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.593      ;
; 3.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.593      ;
; 3.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.593      ;
; 3.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.593      ;
; 3.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.593      ;
; 3.307 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.295      ;
; 3.307 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.295      ;
; 3.307 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.295      ;
; 3.307 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.295      ;
; 3.307 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.295      ;
; 3.307 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.295      ;
; 3.325 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.896      ; 6.593      ;
; 3.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 6.275      ;
; 3.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 6.275      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.295      ;
; 3.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.351      ;
; 3.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.351      ;
; 3.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.351      ;
; 3.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.351      ;
; 3.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.351      ;
; 3.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.616      ; 6.351      ;
; 3.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.692      ;
; 3.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.692      ;
; 3.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.692      ;
; 3.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.692      ;
; 3.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.692      ;
; 3.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.692      ;
; 3.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 6.322      ;
; 3.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 6.322      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 6.351      ;
; 3.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.727      ;
; 3.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.727      ;
; 3.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.727      ;
; 3.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.727      ;
; 3.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.727      ;
; 3.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.947      ; 6.727      ;
; 3.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.896      ; 6.692      ;
; 3.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.476      ;
; 3.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.476      ;
; 3.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.476      ;
; 3.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.476      ;
; 3.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.476      ;
; 3.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.476      ;
; 3.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.476      ;
; 3.459 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.896      ; 6.727      ;
; 3.558 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.575      ;
; 3.558 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.575      ;
; 3.558 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.575      ;
; 3.558 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.575      ;
; 3.558 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.575      ;
; 3.558 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.575      ;
; 3.558 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.575      ;
; 3.593 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.610      ;
; 3.593 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.610      ;
; 3.593 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.610      ;
; 3.593 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.610      ;
; 3.593 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.610      ;
; 3.593 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.610      ;
; 3.593 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.645      ; 6.610      ;
; 3.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 6.609      ;
; 3.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 6.708      ;
; 3.802 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 6.743      ;
; 5.359 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 0.000        ; 0.057      ; 5.708      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.404 ns




+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 120.66 MHz ; 120.66 MHz      ; cam_pclk                                                  ;                                                ;
; 129.57 MHz ; 129.57 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 131.29 MHz ; 131.29 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ;                                                ;
; 168.69 MHz ; 168.69 MHz      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ;                                                ;
; 319.59 MHz ; 319.59 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ;                                                ;
; 429.37 MHz ; 402.09 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.537  ; -8.733        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; -3.130  ; -6.093        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.747   ; 0.000         ;
; cam_pclk                                                  ; 4.041   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 16.871  ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 994.072 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 0.382 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 0.401 ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 0.402 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; cam_pclk                                                  ; 0.414 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; cam_pclk                                                  ; 5.043  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.316 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.513 ; 0.000         ;
; cam_pclk                                                  ; 3.107 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 4.716   ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.409   ; 0.000         ;
; cam_pclk                                                  ; 9.577   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 9.718   ; 0.000         ;
; sys_clk                                                   ; 9.835   ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 499.767 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -4.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 5.478      ;
; -4.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10]                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 5.412      ;
; -4.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 5.137      ;
; -4.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 5.135      ;
; -4.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 5.115      ;
; -4.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 5.034      ;
; -4.090 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 5.031      ;
; -4.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 5.026      ;
; -4.082 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 5.023      ;
; -4.025 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 4.966      ;
; -3.796 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 4.737      ;
; 7.666  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.623      ;
; 7.674  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 7.627      ;
; 7.674  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 7.627      ;
; 7.677  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.612      ;
; 7.679  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.610      ;
; 7.685  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 7.616      ;
; 7.690  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.599      ;
; 7.785  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.504      ;
; 7.792  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.497      ;
; 7.796  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.493      ;
; 7.797  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.506      ;
; 7.797  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.506      ;
; 7.801  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.502      ;
; 7.801  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.502      ;
; 7.805  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.484      ;
; 7.808  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.495      ;
; 7.812  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.491      ;
; 7.911  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.378      ;
; 7.947  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.356      ;
; 7.947  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.356      ;
; 7.958  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.345      ;
; 7.998  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.296      ;
; 8.009  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.285      ;
; 8.018  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.276      ;
; 8.029  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.260      ;
; 8.029  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.265      ;
; 8.039  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.256      ;
; 8.040  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.249      ;
; 8.071  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.232      ;
; 8.071  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.232      ;
; 8.074  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 7.227      ;
; 8.081  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 7.220      ;
; 8.082  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.221      ;
; 8.101  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 7.200      ;
; 8.124  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.170      ;
; 8.144  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.150      ;
; 8.155  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 7.134      ;
; 8.159  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.135      ;
; 8.178  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.116      ;
; 8.185  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.110      ;
; 8.189  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.105      ;
; 8.197  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.106      ;
; 8.201  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.102      ;
; 8.204  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.099      ;
; 8.208  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.095      ;
; 8.224  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 7.071      ;
; 8.224  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.079      ;
; 8.228  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 7.075      ;
; 8.235  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 7.069      ;
; 8.235  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 7.069      ;
; 8.246  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 7.058      ;
; 8.268  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 7.033      ;
; 8.268  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 7.033      ;
; 8.279  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 7.022      ;
; 8.285  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 7.009      ;
; 8.304  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.990      ;
; 8.311  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.982      ;
; 8.324  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.970      ;
; 8.343  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.951      ;
; 8.347  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 6.956      ;
; 8.354  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.940      ;
; 8.354  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 6.949      ;
; 8.374  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 6.929      ;
; 8.377  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 6.912      ;
; 8.390  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 6.899      ;
; 8.420  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.874      ;
; 8.428  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 6.869      ;
; 8.428  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 6.869      ;
; 8.428  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 6.869      ;
; 8.428  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 6.869      ;
; 8.428  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 6.869      ;
; 8.428  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.069     ; 6.869      ;
; 8.437  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.856      ;
; 8.469  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 6.825      ;
; 8.471  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 6.832      ;
; 8.476  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.817      ;
; 8.478  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 6.825      ;
; 8.494  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 6.807      ;
; 8.496  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 6.805      ;
; 8.496  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 6.793      ;
; 8.498  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 6.805      ;
; 8.523  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 6.770      ;
; 8.551  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 6.748      ;
; 8.551  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 6.748      ;
; 8.551  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 6.748      ;
; 8.551  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 6.748      ;
; 8.551  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 6.748      ;
; 8.551  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 6.748      ;
; 8.555  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 6.744      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.506      ;
; -2.963 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 2.338      ;
; -2.958 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 2.333      ;
; -2.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 2.228      ;
; -2.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.148      ;
; -2.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 2.050      ;
; -2.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.026      ;
; -2.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 2.013      ;
; -2.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 1.927      ;
; -2.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 1.889      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 1.630      ;
; 2.383  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.522      ;
; 2.385  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.520      ;
; 2.401  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.504      ;
; 2.403  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.502      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.332      ;
; 2.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.330      ;
; 2.605  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.301      ;
; 2.683  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.224      ;
; 2.757  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.148      ;
; 2.759  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.146      ;
; 2.759  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.146      ;
; 2.761  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.144      ;
; 2.777  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.128      ;
; 2.779  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.126      ;
; 2.813  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.092      ;
; 2.815  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.090      ;
; 2.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.089      ;
; 2.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.071      ;
; 2.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.062      ;
; 2.845  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.060      ;
; 2.864  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.041      ;
; 2.866  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.039      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.000      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.956      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.961      ;
; 2.951  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.954      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.970  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.940      ;
; 2.993  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.913      ;
; 3.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.908      ;
; 3.005  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.901      ;
; 3.006  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.899      ;
; 3.071  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.836      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.824      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.827      ;
; 3.133  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.772      ;
; 3.135  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.770      ;
; 3.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.766      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.764      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.769      ;
; 3.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.755      ;
; 3.169  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.737      ;
; 3.189  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.716      ;
; 3.190  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.715      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.747 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.235      ;
; 0.748 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.234      ;
; 0.752 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.230      ;
; 0.753 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.229      ;
; 0.763 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.798      ;
; 0.775 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.207      ;
; 0.776 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.206      ;
; 0.776 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.206      ;
; 0.776 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.206      ;
; 0.778 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.204      ;
; 0.779 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.203      ;
; 0.779 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.203      ;
; 0.796 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.186      ;
; 0.797 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.185      ;
; 0.801 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 2.182      ;
; 0.801 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.181      ;
; 0.802 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 2.181      ;
; 0.802 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.180      ;
; 0.803 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.758      ;
; 0.803 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 2.180      ;
; 0.804 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 2.179      ;
; 0.824 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.160      ;
; 0.824 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.158      ;
; 0.825 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.157      ;
; 0.825 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.157      ;
; 0.825 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.157      ;
; 0.827 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.155      ;
; 0.828 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.154      ;
; 0.828 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.154      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 2.133      ;
; 0.851 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 2.132      ;
; 0.852 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 2.131      ;
; 0.853 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 2.130      ;
; 0.873 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.111      ;
; 0.948 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.036      ;
; 0.984 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.866      ;
; 0.989 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.866      ;
; 1.010 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.976      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.975      ;
; 1.013 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.973      ;
; 1.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.972      ;
; 1.056 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.926      ;
; 1.057 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.925      ;
; 1.059 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.927      ;
; 1.060 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.926      ;
; 1.061 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.921      ;
; 1.062 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.920      ;
; 1.062 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.924      ;
; 1.063 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.923      ;
; 1.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.898      ;
; 1.085 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.897      ;
; 1.085 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.897      ;
; 1.085 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.897      ;
; 1.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.763      ;
; 1.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.895      ;
; 1.088 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.894      ;
; 1.088 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.894      ;
; 1.092 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.763      ;
; 1.110 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.873      ;
; 1.111 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.872      ;
; 1.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.871      ;
; 1.113 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.870      ;
; 1.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.870      ;
; 1.115 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.869      ;
; 1.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.868      ;
; 1.120 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.864      ;
; 1.133 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.851      ;
; 1.163 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.821      ;
; 1.164 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.820      ;
; 1.165 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.819      ;
; 1.169 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.815      ;
; 1.205 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.361      ;
; 1.217 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.348      ;
; 1.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.155     ; 1.675      ;
; 1.236 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.329      ;
; 1.257 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.308      ;
; 1.258 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.308      ;
; 1.271 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.712      ;
; 1.276 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.289      ;
; 1.310 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.158     ; 1.590      ;
; 1.319 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.667      ;
; 1.320 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.666      ;
; 1.322 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.664      ;
; 1.323 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.663      ;
; 1.329 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.653      ;
; 1.333 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.160     ; 1.565      ;
; 1.334 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.650      ;
; 1.346 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.508      ;
; 1.389 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.595      ;
; 1.400 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.456      ;
; 1.423 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.561      ;
; 1.424 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.560      ;
; 1.425 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.559      ;
; 1.429 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.555      ;
; 1.430 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.159     ; 1.469      ;
; 1.436 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.159     ; 1.463      ;
; 1.439 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.159     ; 1.460      ;
; 1.449 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.077     ; 1.405      ;
; 1.459 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.159     ; 1.440      ;
; 1.470 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.159     ; 1.429      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 4.041  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.901      ; 7.662      ;
; 4.745  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.897      ; 6.954      ;
; 4.954  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.897      ; 6.745      ;
; 5.034  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.667      ;
; 5.038  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.897      ; 6.661      ;
; 5.049  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.652      ;
; 5.062  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.639      ;
; 5.117  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.897      ; 6.582      ;
; 5.143  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.558      ;
; 5.199  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.897      ; 6.500      ;
; 5.271  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.430      ;
; 11.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.317     ; 7.993      ;
; 12.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.317     ; 7.498      ;
; 12.901 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.285     ; 6.836      ;
; 12.934 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.285     ; 6.803      ;
; 13.090 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.062     ; 6.870      ;
; 13.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.679     ; 6.093      ;
; 13.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.679     ; 6.032      ;
; 13.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 6.625      ;
; 13.384 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 6.587      ;
; 13.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.586     ; 5.980      ;
; 13.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 6.276      ;
; 13.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.679     ; 5.637      ;
; 13.774 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.679     ; 5.569      ;
; 13.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.679     ; 5.538      ;
; 13.879 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.679     ; 5.464      ;
; 13.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.586     ; 5.449      ;
; 14.056 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.317     ; 5.649      ;
; 14.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.586     ; 5.240      ;
; 14.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.586     ; 5.139      ;
; 14.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.458     ; 4.894      ;
; 14.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.458     ; 4.804      ;
; 14.871 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.458     ; 4.693      ;
; 15.037 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.516      ; 5.501      ;
; 15.090 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.062     ; 4.870      ;
; 15.225 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.516      ; 5.313      ;
; 15.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 5.256      ;
; 15.242 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.516      ; 5.296      ;
; 15.270 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 5.218      ;
; 15.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.317     ; 4.398      ;
; 15.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 4.625      ;
; 15.384 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 4.587      ;
; 15.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 5.068      ;
; 15.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 5.051      ;
; 15.458 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 5.030      ;
; 15.475 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 5.013      ;
; 15.480 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.516      ; 5.058      ;
; 15.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.907      ;
; 15.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.317     ; 4.046      ;
; 15.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.813      ;
; 15.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 4.276      ;
; 15.713 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.775      ;
; 15.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.285     ; 4.007      ;
; 15.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.719      ;
; 15.786 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.702      ;
; 15.916 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 4.367      ;
; 15.936 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.516      ; 4.602      ;
; 15.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 4.034      ;
; 15.990 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.516      ; 4.548      ;
; 16.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.464      ;
; 16.101 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.285     ; 3.636      ;
; 16.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 4.179      ;
; 16.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 4.162      ;
; 16.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.357      ;
; 16.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 4.132      ;
; 16.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.846      ;
; 16.169 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.319      ;
; 16.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.829      ;
; 16.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.303      ;
; 16.223 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.265      ;
; 16.233 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 3.738      ;
; 16.273 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.044     ; 3.705      ;
; 16.339 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 3.944      ;
; 16.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 3.927      ;
; 16.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 3.924      ;
; 16.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.591      ;
; 16.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.581      ;
; 16.480 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 4.008      ;
; 16.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.466      ; 3.954      ;
; 16.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.454      ;
; 16.581 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 3.390      ;
; 16.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 3.689      ;
; 16.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.393      ;
; 16.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.376      ;
; 16.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.266      ;
; 16.765 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.249      ;
; 16.815 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 3.468      ;
; 16.869 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 3.414      ;
; 16.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.142      ;
; 16.879 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.135      ;
; 16.914 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.100      ;
; 16.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 3.081      ;
; 17.040 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 2.974      ;
; 17.050 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.261      ; 3.233      ;
; 17.053 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.427      ; 3.396      ;
; 17.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.008     ; 2.954      ;
; 17.063 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.389      ; 3.385      ;
; 17.064 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.384      ; 3.379      ;
; 17.064 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.384      ; 3.379      ;
; 17.076 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                            ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.102     ; 2.844      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 16.871 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.041      ;
; 16.879 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.033      ;
; 17.048 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.864      ;
; 17.112 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.797      ;
; 17.120 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.789      ;
; 17.174 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.738      ;
; 17.289 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.620      ;
; 17.299 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.613      ;
; 17.307 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.605      ;
; 17.317 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.592      ;
; 17.317 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.592      ;
; 17.325 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.584      ;
; 17.325 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.584      ;
; 17.415 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.494      ;
; 17.461 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.451      ;
; 17.494 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.415      ;
; 17.494 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.415      ;
; 17.495 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.414      ;
; 17.540 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.369      ;
; 17.548 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.361      ;
; 17.578 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.331      ;
; 17.594 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.318      ;
; 17.617 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.292      ;
; 17.620 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.289      ;
; 17.620 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.289      ;
; 17.680 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.229      ;
; 17.706 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.203      ;
; 17.725 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.184      ;
; 17.745 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.164      ;
; 17.745 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.164      ;
; 17.753 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.156      ;
; 17.753 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.156      ;
; 17.767 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.145      ;
; 17.776 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.133      ;
; 17.815 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.094      ;
; 17.830 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.079      ;
; 17.851 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.058      ;
; 17.855 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.054      ;
; 17.859 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.050      ;
; 17.865 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.044      ;
; 17.865 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.044      ;
; 17.898 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.011      ;
; 17.902 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.007      ;
; 17.937 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.972      ;
; 17.941 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.968      ;
; 17.977 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.932      ;
; 17.981 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.928      ;
; 17.982 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.927      ;
; 17.985 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.924      ;
; 17.990 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.919      ;
; 18.024 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.885      ;
; 18.026 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.883      ;
; 18.037 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.872      ;
; 18.037 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.872      ;
; 18.063 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.846      ;
; 18.065 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.844      ;
; 18.067 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.842      ;
; 18.077 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 1.835      ;
; 18.105 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.804      ;
; 18.107 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.802      ;
; 18.108 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.801      ;
; 18.108 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.801      ;
; 18.116 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.793      ;
; 18.149 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.760      ;
; 18.152 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.757      ;
; 18.154 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.755      ;
; 18.188 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.721      ;
; 18.189 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.720      ;
; 18.191 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.718      ;
; 18.213 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.696      ;
; 18.229 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.680      ;
; 18.230 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.679      ;
; 18.230 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.679      ;
; 18.231 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.678      ;
; 18.234 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.675      ;
; 18.234 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.675      ;
; 18.237 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.672      ;
; 18.523 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.386      ;
; 18.750 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.159      ;
; 18.758 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.151      ;
; 18.758 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.151      ;
; 18.762 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.147      ;
; 18.772 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.137      ;
; 18.773 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.136      ;
; 18.777 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.132      ;
; 19.160 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.312     ; 0.770      ;
; 19.194 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.312     ; 0.736      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 994.072 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 5.844      ;
; 994.524 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 5.392      ;
; 994.848 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 5.068      ;
; 994.943 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 4.973      ;
; 995.096 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 4.820      ;
; 995.162 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.054     ; 4.776      ;
; 995.231 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.691      ;
; 995.301 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.621      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.613      ;
; 995.331 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.591      ;
; 995.334 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.569      ;
; 995.375 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.528      ;
; 995.383 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.537      ;
; 995.415 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.507      ;
; 995.417 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.486      ;
; 995.447 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.473      ;
; 995.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.455      ;
; 995.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.455      ;
; 995.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.455      ;
; 995.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.455      ;
; 995.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.455      ;
; 995.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.455      ;
; 995.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.455      ;
; 995.462 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.458      ;
; 995.468 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.094     ; 4.430      ;
; 995.493 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.429      ;
; 995.531 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.391      ;
; 995.552 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.090     ; 4.350      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.566 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.356      ;
; 995.569 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.353      ;
; 995.582 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.340      ;
; 995.588 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 4.328      ;
; 995.616 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.287      ;
; 995.626 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.294      ;
; 995.635 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.287      ;
; 995.643 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.279      ;
; 995.651 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.271      ;
; 995.658 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.245      ;
; 995.660 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.243      ;
; 995.660 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.243      ;
; 995.660 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.243      ;
; 995.660 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.243      ;
; 995.660 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.243      ;
; 995.660 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.243      ;
; 995.660 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.243      ;
; 995.660 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.262      ;
; 995.674 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.248      ;
; 995.680 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.094     ; 4.218      ;
; 995.692 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.230      ;
; 995.695 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[9]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.069     ; 4.228      ;
; 995.698 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.224      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.223      ;
; 995.711 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.211      ;
; 995.716 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.206      ;
; 995.719 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.203      ;
; 995.748 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[7]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 4.155      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.760 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.162      ;
; 995.790 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 4.126      ;
; 995.797 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.125      ;
; 995.802 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.120      ;
; 995.803 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.119      ;
; 995.803 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.119      ;
; 995.803 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.119      ;
; 995.803 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.070     ; 4.119      ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                           ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.382 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.168     ; 0.669      ;
; 0.406 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.168     ; 0.693      ;
; 0.691 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.699 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.967      ;
; 0.990 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.258      ;
; 0.990 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.258      ;
; 1.014 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.018 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.288      ;
; 1.029 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.302      ;
; 1.066 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.334      ;
; 1.069 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.337      ;
; 1.104 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.372      ;
; 1.112 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.380      ;
; 1.116 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.384      ;
; 1.116 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.384      ;
; 1.136 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.405      ;
; 1.141 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.409      ;
; 1.152 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.420      ;
; 1.205 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.473      ;
; 1.234 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.502      ;
; 1.234 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.502      ;
; 1.238 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.506      ;
; 1.255 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.535      ;
; 1.259 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.527      ;
; 1.259 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.527      ;
; 1.259 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.527      ;
; 1.263 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.531      ;
; 1.263 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.531      ;
; 1.274 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.542      ;
; 1.278 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.546      ;
; 1.323 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.591      ;
; 1.356 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.624      ;
; 1.359 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.627      ;
; 1.360 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.628      ;
; 1.381 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.649      ;
; 1.381 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.649      ;
; 1.385 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.653      ;
; 1.400 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.668      ;
; 1.437 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.705      ;
; 1.478 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.746      ;
; 1.507 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.775      ;
; 1.511 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.779      ;
; 1.528 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.796      ;
; 1.539 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.807      ;
; 1.588 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.868      ;
; 1.639 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.907      ;
; 1.639 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.907      ;
; 1.741 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.009      ;
; 1.741 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.009      ;
; 1.754 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.022      ;
; 1.754 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.022      ;
; 1.761 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.029      ;
; 1.789 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.069      ;
; 1.855 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.123      ;
; 1.868 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.136      ;
; 1.871 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.139      ;
; 1.871 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.139      ;
; 1.954 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.234      ;
; 1.985 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.253      ;
; 2.006 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.286      ;
; 2.019 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.299      ;
; 2.026 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.306      ;
; 2.079 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.347      ;
; 2.079 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.347      ;
; 2.079 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.347      ;
; 2.079 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.347      ;
; 2.136 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.416      ;
; 2.193 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.461      ;
; 2.193 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.461      ;
; 2.344 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.624      ;
; 2.344 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.624      ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.469 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.102      ;
; 0.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.108      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.111      ;
; 0.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.123      ;
; 0.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.123      ;
; 0.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.135      ;
; 0.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.154      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.615 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.659 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.926      ;
; 0.660 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.662 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.929      ;
; 0.663 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.663 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.665 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.268      ;
; 0.705 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.709 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.713 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.717 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.721 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.723 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.725 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.731 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.733 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.735 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.022      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.030      ;
; 0.765 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.032      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.035      ;
; 0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.040      ;
; 0.774 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.041      ;
; 0.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.352      ;
; 0.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.406      ;
; 0.838 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.106      ;
; 0.845 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.112      ;
; 0.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.121      ;
; 0.859 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.437      ;
; 0.864 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.869 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.876 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.145      ;
; 0.879 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.148      ;
; 0.879 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.148      ;
; 0.880 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.149      ;
; 0.883 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.152      ;
; 0.894 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.163      ;
; 0.897 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.165      ;
; 0.898 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.166      ;
; 0.898 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.164      ;
; 0.898 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.164      ;
; 0.899 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.167      ;
; 0.900 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.166      ;
; 0.901 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.167      ;
; 0.902 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.168      ;
; 0.920 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.195      ;
; 0.933 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.203      ;
; 0.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.211      ;
; 0.955 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 0.963 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.231      ;
; 0.964 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.234      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.247      ;
; 0.975 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 0.977 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.252      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.244      ;
; 0.979 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.246      ;
; 0.980 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.982 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.249      ;
; 0.985 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.252      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.063      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.443 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.096      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.714      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.722      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.148      ;
; 0.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.764      ;
; 0.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.766      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.769      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.093      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.779      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.095      ;
; 0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.784      ;
; 0.521 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.102      ;
; 0.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.789      ;
; 0.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.106      ;
; 0.550 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.131      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.861      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.864      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.904      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.906      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.906      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.906      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.910      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.911      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.650 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.917      ;
; 0.650 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.917      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.656 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.926      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[6]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.402 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.472 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.493 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.760      ;
; 0.505 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.772      ;
; 0.510 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.777      ;
; 0.515 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.782      ;
; 0.616 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.883      ;
; 0.629 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.894      ;
; 0.647 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.914      ;
; 0.656 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.923      ;
; 0.670 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.937      ;
; 0.693 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.963      ;
; 0.700 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.967      ;
; 0.720 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.987      ;
; 0.724 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.991      ;
; 0.725 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.991      ;
; 0.728 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.995      ;
; 0.730 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.996      ;
; 0.731 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.997      ;
; 0.731 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.998      ;
; 0.735 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.002      ;
; 0.736 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.003      ;
; 0.737 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.003      ;
; 0.738 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.005      ;
; 0.740 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.006      ;
; 0.747 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.014      ;
; 0.759 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.026      ;
; 0.762 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.028      ;
; 0.778 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.045      ;
; 0.781 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.048      ;
; 0.827 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.093      ;
; 0.833 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.098      ;
; 0.835 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.100      ;
; 0.839 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.104      ;
; 0.844 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.110      ;
; 0.865 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.132      ;
; 0.881 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.148      ;
; 0.895 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.162      ;
; 0.908 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[13]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.176      ;
; 0.937 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[3]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.068      ; 1.200      ;
; 1.012 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.279      ;
; 1.015 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.283      ;
; 1.018 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.287      ;
; 1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.290      ;
; 1.027 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.294      ;
; 1.029 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.297      ;
; 1.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.301      ;
; 1.038 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.305      ;
; 1.047 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.314      ;
; 1.050 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.316      ;
; 1.055 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.322      ;
; 1.056 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.322      ;
; 1.057 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.323      ;
; 1.057 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.324      ;
; 1.059 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.326      ;
; 1.060 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.326      ;
; 1.062 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.329      ;
; 1.064 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.330      ;
; 1.065 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.331      ;
; 1.070 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.337      ;
; 1.070 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.337      ;
; 1.071 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.337      ;
; 1.072 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.338      ;
; 1.079 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.345      ;
; 1.094 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.361      ;
; 1.107 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.374      ;
; 1.113 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.380      ;
; 1.114 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.381      ;
; 1.116 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.382      ;
; 1.116 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.383      ;
; 1.117 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.384      ;
; 1.123 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[4]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.390      ;
; 1.124 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.391      ;
; 1.126 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[14]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[6]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.394      ;
; 1.134 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.401      ;
; 1.137 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 1.402      ;
; 1.138 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.405      ;
; 1.140 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.075      ; 1.410      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.538 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.805      ;
; 0.562 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.829      ;
; 0.564 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.831      ;
; 0.565 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.832      ;
; 0.566 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.833      ;
; 0.599 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.870      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.603 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.871      ;
; 0.603 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.870      ;
; 0.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.872      ;
; 0.606 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.873      ;
; 0.607 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.158      ; 1.079      ;
; 0.691 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.708 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.105      ;
; 0.715 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.982      ;
; 0.717 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.110      ;
; 0.719 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.722 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.112      ;
; 0.723 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.113      ;
; 0.723 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.114      ;
; 0.724 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.114      ;
; 0.726 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.117      ;
; 0.728 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.118      ;
; 0.728 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.119      ;
; 0.729 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.120      ;
; 0.730 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.120      ;
; 0.731 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.001      ;
; 0.735 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.735 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.736 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.736 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.737 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.004      ;
; 0.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.134      ;
; 0.747 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.139      ;
; 0.748 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.140      ;
; 0.767 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.034      ;
; 0.767 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.034      ;
; 0.768 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.158      ;
; 0.789 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.179      ;
; 0.794 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.061      ;
; 0.794 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.061      ;
; 0.795 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.062      ;
; 0.813 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.080      ;
; 0.821 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.211      ;
; 0.836 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.226      ;
; 0.857 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.124      ;
; 0.857 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.124      ;
; 0.860 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.127      ;
; 0.861 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.128      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.253      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.130      ;
; 0.867 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.257      ;
; 0.871 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.261      ;
; 0.885 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.161      ; 1.277      ;
; 0.888 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.278      ;
; 0.900 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.290      ;
; 0.903 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.167      ;
; 0.904 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.294      ;
; 0.911 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.301      ;
; 0.912 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.177      ;
; 0.912 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.177      ;
; 0.923 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.190      ;
; 0.927 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.194      ;
; 0.938 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.201      ;
; 0.939 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.329      ;
; 0.975 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.242      ;
; 0.977 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.132      ;
; 0.978 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.243      ;
; 0.987 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.142      ;
; 0.995 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.260      ;
; 0.995 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.260      ;
; 1.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.157      ;
; 1.002 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.269      ;
; 1.035 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.302      ;
; 1.036 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.303      ;
; 1.038 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.305      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.661      ; 1.305      ;
; 0.427 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.661      ; 1.318      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.436 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.661      ; 1.327      ;
; 0.445 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                             ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.464 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.661      ; 1.355      ;
; 0.477 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.619      ; 1.326      ;
; 0.494 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.740      ;
; 0.496 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.742      ;
; 0.506 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.752      ;
; 0.510 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.300      ; 1.040      ;
; 0.516 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                          ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.383      ; 1.129      ;
; 0.518 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.300      ; 1.048      ;
; 0.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.327      ; 1.081      ;
; 0.533 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.300      ; 1.063      ;
; 0.541 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.341      ; 1.112      ;
; 0.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.031     ; 0.764      ;
; 0.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.847      ;
; 0.607 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.112      ; 0.914      ;
; 0.643 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.889      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.089      ; 0.928      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.341      ; 1.195      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.047      ; 0.923      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.047      ; 0.924      ;
; 0.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.046      ; 0.931      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.046      ; 0.934      ;
; 0.699 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.619      ; 1.548      ;
; 0.701 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.017      ; 0.913      ;
; 0.701 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.017      ; 0.913      ;
; 0.702 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.017      ; 0.914      ;
; 0.703 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.017      ; 0.915      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.031     ; 0.874      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.957      ;
; 0.724 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.619      ; 1.573      ;
; 0.734 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.980      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.047      ; 0.993      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.047      ; 0.994      ;
; 0.752 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.619      ; 1.601      ;
; 0.756 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.300      ; 1.286      ;
; 0.760 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.619      ; 1.609      ;
; 0.766 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.619      ; 1.615      ;
; 0.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.369      ; 1.374      ;
; 0.779 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.369      ; 1.378      ;
; 0.780 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.031     ; 0.944      ;
; 0.792 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.383      ; 1.405      ;
; 0.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.031     ; 0.961      ;
; 0.809 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.261     ; 0.743      ;
; 0.809 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.327      ; 1.366      ;
; 0.811 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.047      ; 1.053      ;
; 0.826 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.258      ; 1.314      ;
; 0.829 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.300      ; 1.359      ;
; 0.837 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.031     ; 1.001      ;
; 0.842 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.261     ; 0.776      ;
; 0.842 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.103      ; 1.140      ;
; 0.849 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.341      ; 1.420      ;
; 0.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 1.107      ;
; 0.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[4]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.121     ; 0.935      ;
; 0.868 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.369      ; 1.467      ;
; 0.883 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                          ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.129      ;
; 0.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[5]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.159     ; 0.920      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[9]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.203     ; 0.891      ;
; 0.925 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.234      ; 1.389      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.261     ; 0.875      ;
; 0.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.234      ; 1.407      ;
; 0.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.261     ; 0.878      ;
; 0.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.192      ; 1.366      ;
; 0.973 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.234      ; 1.437      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.341      ; 1.510      ;
; 0.976 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.031     ; 1.140      ;
; 0.986 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.232      ;
; 0.989 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.261     ; 0.923      ;
; 0.999 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[2]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.042     ; 1.152      ;
; 0.999 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.048     ; 1.146      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.046      ; 1.243      ;
; 1.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.261     ; 0.942      ;
; 1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.261     ; 0.947      ;
; 1.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.265      ;
; 1.020 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[3]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.042     ; 1.173      ;
; 1.023 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.269      ;
; 1.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.228      ; 1.450      ;
; 1.039 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.369      ; 1.638      ;
; 1.043 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.047      ; 1.285      ;
; 1.044 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.341      ; 1.580      ;
; 1.049 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.103      ; 1.347      ;
; 1.052 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.298      ;
; 1.054 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.300      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 5.043  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.821      ; 6.580      ;
; 5.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.821      ; 6.499      ;
; 5.127  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.821      ; 6.496      ;
; 5.257  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.444      ;
; 5.257  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.444      ;
; 5.257  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.444      ;
; 5.257  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.444      ;
; 5.257  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.444      ;
; 5.257  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.444      ;
; 5.257  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.444      ;
; 5.324  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.377      ;
; 5.324  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.377      ;
; 5.324  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.377      ;
; 5.324  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.377      ;
; 5.324  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.377      ;
; 5.324  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.377      ;
; 5.324  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.377      ;
; 5.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.363      ;
; 5.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.363      ;
; 5.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.363      ;
; 5.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.363      ;
; 5.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.363      ;
; 5.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.363      ;
; 5.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.899      ; 6.363      ;
; 5.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.136      ; 6.544      ;
; 5.445  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.544      ;
; 5.445  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.544      ;
; 5.445  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.544      ;
; 5.445  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.544      ;
; 5.445  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.544      ;
; 5.445  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.544      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.177      ;
; 5.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.136      ; 6.484      ;
; 5.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.815      ; 6.149      ;
; 5.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.815      ; 6.149      ;
; 5.475  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.136      ; 6.463      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.177      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.177      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.177      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.177      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.177      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.177      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.135      ;
; 5.505  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.484      ;
; 5.505  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.484      ;
; 5.505  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.484      ;
; 5.505  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.484      ;
; 5.505  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.484      ;
; 5.505  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.484      ;
; 5.510  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.815      ; 6.107      ;
; 5.510  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.815      ; 6.107      ;
; 5.526  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.463      ;
; 5.526  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.463      ;
; 5.526  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.463      ;
; 5.526  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.463      ;
; 5.526  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.463      ;
; 5.526  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.187      ; 6.463      ;
; 5.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.135      ;
; 5.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.135      ;
; 5.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.135      ;
; 5.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.135      ;
; 5.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.135      ;
; 5.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.135      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.575  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.826      ; 6.053      ;
; 5.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.815      ; 6.032      ;
; 5.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.815      ; 6.032      ;
; 5.617  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.053      ;
; 5.617  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.053      ;
; 5.617  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.053      ;
; 5.617  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.053      ;
; 5.617  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.053      ;
; 5.617  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.868      ; 6.053      ;
; 13.316 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 20.000       ; -0.612     ; 5.984      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 12.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 2.974      ;
; 12.575 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.717      ;
; 12.575 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.717      ;
; 12.575 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.717      ;
; 12.575 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.717      ;
; 12.575 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 2.717      ;
; 12.588 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.705      ;
; 12.588 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.705      ;
; 12.588 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.705      ;
; 12.588 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.705      ;
; 12.588 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.705      ;
; 12.886 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.407      ;
; 12.886 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.407      ;
; 12.886 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.407      ;
; 12.886 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.407      ;
; 12.886 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.407      ;
; 12.886 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.407      ;
; 12.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.357      ;
; 12.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.357      ;
; 12.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.357      ;
; 12.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.357      ;
; 12.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.357      ;
; 12.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.357      ;
; 13.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 2.080      ;
; 13.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.065      ;
; 13.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.065      ;
; 13.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.065      ;
; 13.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 2.065      ;
; 13.261 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.034      ;
; 13.261 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.034      ;
; 13.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.009      ;
; 13.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.009      ;
; 13.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.009      ;
; 13.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.009      ;
; 13.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.009      ;
; 13.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.009      ;
; 13.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.009      ;
; 13.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.009      ;
; 13.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 2.009      ;
; 13.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 1.995      ;
; 13.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 1.995      ;
; 13.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 1.995      ;
; 13.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 1.995      ;
; 13.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 1.995      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.782      ;
; 1.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.782      ;
; 1.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.782      ;
; 1.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.782      ;
; 1.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.782      ;
; 1.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.782      ;
; 1.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.782      ;
; 1.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.782      ;
; 1.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.782      ;
; 1.515 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.780      ;
; 1.515 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.780      ;
; 1.515 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.780      ;
; 1.515 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.780      ;
; 1.515 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.780      ;
; 1.524 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.793      ;
; 1.524 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.793      ;
; 1.560 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.828      ;
; 1.560 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.828      ;
; 1.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.842      ;
; 1.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.050      ;
; 1.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.050      ;
; 1.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.050      ;
; 1.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.050      ;
; 1.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.050      ;
; 1.782 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.050      ;
; 1.816 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.083      ;
; 1.816 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.083      ;
; 1.816 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.083      ;
; 1.816 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.083      ;
; 1.816 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.083      ;
; 1.816 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.083      ;
; 2.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.342      ;
; 2.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.342      ;
; 2.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.342      ;
; 2.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.342      ;
; 2.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.342      ;
; 2.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.353      ;
; 2.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.353      ;
; 2.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.353      ;
; 2.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.353      ;
; 2.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.353      ;
; 2.262 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.527      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 3.107 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.797      ;
; 3.107 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.797      ;
; 3.107 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.797      ;
; 3.107 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.797      ;
; 3.107 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.797      ;
; 3.107 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.797      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.799      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.799      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.132      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.132      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.132      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.132      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.132      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.799      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.799      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.799      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.132      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.799      ;
; 3.135 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.280      ; 5.770      ;
; 3.135 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.280      ; 5.770      ;
; 3.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.280      ; 5.779      ;
; 3.144 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.280      ; 5.779      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.797      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.799      ;
; 3.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.615      ; 6.132      ;
; 3.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.193      ;
; 3.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.193      ;
; 3.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.193      ;
; 3.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.193      ;
; 3.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.193      ;
; 3.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.193      ;
; 3.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.868      ;
; 3.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.868      ;
; 3.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.868      ;
; 3.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.868      ;
; 3.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.868      ;
; 3.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.335      ; 5.868      ;
; 3.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.280      ; 5.848      ;
; 3.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.280      ; 5.848      ;
; 3.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.243      ;
; 3.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.243      ;
; 3.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.243      ;
; 3.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.243      ;
; 3.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.243      ;
; 3.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.668      ; 6.243      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.292      ; 5.868      ;
; 3.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.615      ; 6.193      ;
; 3.273 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.615      ; 6.243      ;
; 3.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.029      ;
; 3.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.029      ;
; 3.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.029      ;
; 3.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.029      ;
; 3.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.029      ;
; 3.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.029      ;
; 3.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.029      ;
; 3.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.097      ;
; 3.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.097      ;
; 3.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.097      ;
; 3.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.097      ;
; 3.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.097      ;
; 3.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.097      ;
; 3.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.097      ;
; 3.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.140      ;
; 3.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.140      ;
; 3.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.140      ;
; 3.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.140      ;
; 3.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.140      ;
; 3.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.140      ;
; 3.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.368      ; 6.140      ;
; 3.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.286      ; 6.143      ;
; 3.586 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.286      ; 6.227      ;
; 3.613 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.286      ; 6.254      ;
; 5.005 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 0.000        ; 0.008      ; 5.288      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.500 ns




+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.801  ; -3.345        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; -1.345  ; -2.653        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.979   ; 0.000         ;
; cam_pclk                                                  ; 7.166   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 18.600  ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 997.171 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 0.156 ; 0.000         ;
; cam_pclk                                                  ; 0.162 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 0.166 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 0.187 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; cam_pclk                                                  ; 7.632  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.901 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.709 ; 0.000         ;
; cam_pclk                                                  ; 1.225 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.076   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 4.734   ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.429   ; 0.000         ;
; cam_pclk                                                  ; 9.163   ; 0.000         ;
; sys_clk                                                   ; 9.423   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 9.797   ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 499.766 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 2.612      ;
; -1.789 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10]                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 2.600      ;
; -1.661 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 2.472      ;
; -1.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 2.404      ;
; -1.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 2.354      ;
; -1.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 2.332      ;
; -1.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 2.330      ;
; -1.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 2.320      ;
; -1.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 2.312      ;
; -1.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 2.286      ;
; -1.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 2.262      ;
; 11.723 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.588      ;
; 11.723 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.588      ;
; 11.727 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.584      ;
; 11.727 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.584      ;
; 11.793 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.518      ;
; 11.794 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.526      ;
; 11.795 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.525      ;
; 11.797 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.514      ;
; 11.803 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.517      ;
; 11.869 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.453      ;
; 11.870 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.452      ;
; 11.870 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.452      ;
; 11.871 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.451      ;
; 11.878 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.444      ;
; 11.879 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.443      ;
; 11.897 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.414      ;
; 11.897 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.414      ;
; 11.918 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.393      ;
; 11.922 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.389      ;
; 11.938 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.384      ;
; 11.939 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.383      ;
; 11.947 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.375      ;
; 11.960 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.354      ;
; 11.964 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.350      ;
; 11.967 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.344      ;
; 11.970 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.350      ;
; 11.975 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.339      ;
; 11.977 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.343      ;
; 11.979 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.335      ;
; 11.993 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.327      ;
; 11.997 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.325      ;
; 11.998 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.324      ;
; 12.006 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.316      ;
; 12.020 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 3.297      ;
; 12.045 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.277      ;
; 12.046 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.276      ;
; 12.052 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.270      ;
; 12.053 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.267      ;
; 12.053 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.269      ;
; 12.054 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.266      ;
; 12.055 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.259      ;
; 12.059 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.255      ;
; 12.062 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.258      ;
; 12.068 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.254      ;
; 12.069 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.253      ;
; 12.083 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.228      ;
; 12.083 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.228      ;
; 12.092 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.219      ;
; 12.104 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 3.213      ;
; 12.111 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 3.206      ;
; 12.111 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 3.206      ;
; 12.111 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 3.206      ;
; 12.111 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 3.206      ;
; 12.111 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 3.206      ;
; 12.111 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 3.206      ;
; 12.113 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 3.210      ;
; 12.114 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 3.209      ;
; 12.114 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.208      ;
; 12.121 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.201      ;
; 12.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.192      ;
; 12.122 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 3.201      ;
; 12.127 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 3.190      ;
; 12.134 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.180      ;
; 12.135 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.179      ;
; 12.137 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.185      ;
; 12.139 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.175      ;
; 12.149 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.165      ;
; 12.153 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.040     ; 3.158      ;
; 12.157 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.157      ;
; 12.164 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.156      ;
; 12.166 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.031     ; 3.154      ;
; 12.173 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.149      ;
; 12.180 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.142      ;
; 12.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 3.133      ;
; 12.186 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.133      ;
; 12.186 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.133      ;
; 12.186 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.133      ;
; 12.186 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.133      ;
; 12.186 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.133      ;
; 12.186 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.133      ;
; 12.187 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.132      ;
; 12.187 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.132      ;
; 12.187 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.132      ;
; 12.187 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.132      ;
; 12.187 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.132      ;
; 12.187 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 3.132      ;
; 12.195 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 3.119      ;
; 12.196 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.029     ; 3.126      ;
; 12.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 3.115      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.127      ;
; -1.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.090      ;
; -1.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.078      ;
; -1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.052      ;
; -1.233 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[8]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.015      ;
; -1.170 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.952      ;
; -1.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[10]        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.946      ;
; -1.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.942      ;
; -1.092 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[6]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.874      ;
; -1.086 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.868      ;
; -0.991 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[7]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.773      ;
; 6.419  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.508      ;
; 6.422  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.505      ;
; 6.469  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.458      ;
; 6.472  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.455      ;
; 6.483  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.444      ;
; 6.486  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.441      ;
; 6.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.413      ;
; 6.578  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.351      ;
; 6.582  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.345      ;
; 6.584  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.343      ;
; 6.618  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.309      ;
; 6.632  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.295      ;
; 6.634  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.293      ;
; 6.638  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.289      ;
; 6.641  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.286      ;
; 6.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.281      ;
; 6.648  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.279      ;
; 6.663  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.265      ;
; 6.668  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.259      ;
; 6.682  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.505     ; 1.660      ;
; 6.682  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.245      ;
; 6.702  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.225      ;
; 6.705  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.222      ;
; 6.715  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.212      ;
; 6.718  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.209      ;
; 6.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.211      ;
; 6.724  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.203      ;
; 6.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.200      ;
; 6.751  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.177      ;
; 6.766  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.162      ;
; 6.781  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.147      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.137      ;
; 6.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.126      ;
; 6.803  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.124      ;
; 6.807  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.119      ;
; 6.814  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.115      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.821  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.110      ;
; 6.829  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.100      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.834  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.097      ;
; 6.835  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.093      ;
; 6.835  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.093      ;
; 6.837  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.090      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.085      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.843  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.088      ;
; 6.844  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.085      ;
; 6.857  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.069      ;
; 6.861  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.066      ;
; 6.864  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.063      ;
; 6.865  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.062      ;
; 6.867  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.060      ;
; 6.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.055      ;
; 6.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.051      ;
; 6.878  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.050      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.979 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.832      ;
; 1.990 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 1.014      ;
; 1.991 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 1.013      ;
; 1.995 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 1.009      ;
; 1.996 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 1.008      ;
; 1.997 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.814      ;
; 2.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.993      ;
; 2.012 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.992      ;
; 2.016 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.988      ;
; 2.018 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.986      ;
; 2.020 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.982      ;
; 2.021 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.981      ;
; 2.021 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.981      ;
; 2.022 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.980      ;
; 2.024 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.978      ;
; 2.024 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.978      ;
; 2.025 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.977      ;
; 2.032 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.973      ;
; 2.038 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.965      ;
; 2.039 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.964      ;
; 2.040 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.963      ;
; 2.041 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.962      ;
; 2.045 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.960      ;
; 2.046 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.956      ;
; 2.047 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.955      ;
; 2.047 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.955      ;
; 2.048 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.954      ;
; 2.050 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.952      ;
; 2.051 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.951      ;
; 2.051 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.951      ;
; 2.061 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.943      ;
; 2.062 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.942      ;
; 2.065 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.940      ;
; 2.066 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.938      ;
; 2.068 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.936      ;
; 2.069 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.934      ;
; 2.070 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.933      ;
; 2.071 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.932      ;
; 2.073 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.930      ;
; 2.096 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.906      ;
; 2.097 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.905      ;
; 2.097 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.905      ;
; 2.098 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.904      ;
; 2.100 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.902      ;
; 2.101 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.901      ;
; 2.101 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.901      ;
; 2.110 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.896      ;
; 2.111 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.895      ;
; 2.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.894      ;
; 2.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.892      ;
; 2.115 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.890      ;
; 2.119 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.884      ;
; 2.120 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.883      ;
; 2.121 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.882      ;
; 2.123 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.880      ;
; 2.124 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.832      ;
; 2.127 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.829      ;
; 2.143 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.863      ;
; 2.144 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.862      ;
; 2.145 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.807      ;
; 2.145 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.861      ;
; 2.147 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.859      ;
; 2.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.804      ;
; 2.152 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 0.811      ;
; 2.157 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.849      ;
; 2.159 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.847      ;
; 2.160 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.846      ;
; 2.164 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.842      ;
; 2.190 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.816      ;
; 2.192 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.814      ;
; 2.193 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.813      ;
; 2.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.810      ;
; 2.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.809      ;
; 2.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.809      ;
; 2.199 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.807      ;
; 2.200 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.806      ;
; 2.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.083     ; 0.746      ;
; 2.219 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.596      ;
; 2.219 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.595      ;
; 2.224 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.590      ;
; 2.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.775      ;
; 2.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.583      ;
; 2.237 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.577      ;
; 2.241 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.041     ; 0.761      ;
; 2.242 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.572      ;
; 2.244 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.087     ; 0.712      ;
; 2.247 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.756      ;
; 2.251 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.755      ;
; 2.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.753      ;
; 2.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.751      ;
; 2.259 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.747      ;
; 2.274 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.731      ;
; 2.284 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.721      ;
; 2.294 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.085     ; 0.664      ;
; 2.295 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.085     ; 0.663      ;
; 2.298 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.659      ;
; 2.305 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.085     ; 0.653      ;
; 2.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.085     ; 0.651      ;
; 2.308 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.649      ;
; 2.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.086     ; 0.645      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 7.166  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.985      ; 3.606      ;
; 7.599  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.982      ; 3.170      ;
; 7.692  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.079      ;
; 7.719  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.052      ;
; 7.719  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.982      ; 3.050      ;
; 7.726  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.045      ;
; 7.732  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.039      ;
; 7.752  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.982      ; 3.017      ;
; 7.766  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.982      ; 3.003      ;
; 7.791  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.982      ; 2.978      ;
; 7.794  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 2.977      ;
; 16.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.135     ; 3.686      ;
; 16.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.135     ; 3.423      ;
; 16.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.129     ; 3.105      ;
; 16.796 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.129     ; 3.082      ;
; 16.851 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.048     ; 3.108      ;
; 16.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.316     ; 2.819      ;
; 16.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.316     ; 2.732      ;
; 16.963 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 3.020      ;
; 16.988 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.266     ; 2.753      ;
; 17.017 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 2.966      ;
; 17.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 2.859      ;
; 17.165 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.316     ; 2.526      ;
; 17.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.316     ; 2.496      ;
; 17.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.316     ; 2.493      ;
; 17.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.266     ; 2.488      ;
; 17.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.135     ; 2.607      ;
; 17.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.316     ; 2.425      ;
; 17.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.266     ; 2.411      ;
; 17.405 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.266     ; 2.336      ;
; 17.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.204     ; 2.226      ;
; 17.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.204     ; 2.199      ;
; 17.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.204     ; 2.189      ;
; 17.706 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.048     ; 2.253      ;
; 17.715 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.221      ; 2.513      ;
; 17.781 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.221      ; 2.447      ;
; 17.789 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.221      ; 2.439      ;
; 17.797 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.425      ;
; 17.818 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 2.165      ;
; 17.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.371      ;
; 17.863 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.359      ;
; 17.871 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.351      ;
; 17.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 2.111      ;
; 17.888 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.135     ; 1.984      ;
; 17.917 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.305      ;
; 17.925 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.297      ;
; 17.949 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.221      ; 2.279      ;
; 17.957 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.135     ; 1.915      ;
; 17.958 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.264      ;
; 17.979 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 2.004      ;
; 17.988 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.129     ; 1.890      ;
; 18.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.198      ;
; 18.031 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.191      ;
; 18.032 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.190      ;
; 18.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.137      ;
; 18.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 2.037      ;
; 18.114 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.221      ; 2.114      ;
; 18.148 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.221      ; 2.080      ;
; 18.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.129     ; 1.711      ;
; 18.170 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.971      ;
; 18.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.963      ;
; 18.189 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.821      ;
; 18.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.030      ;
; 18.196 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 2.026      ;
; 18.230 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 1.992      ;
; 18.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 1.972      ;
; 18.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.755      ;
; 18.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.885      ;
; 18.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.747      ;
; 18.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 1.938      ;
; 18.310 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 1.673      ;
; 18.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.819      ;
; 18.330 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.022     ; 1.655      ;
; 18.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.811      ;
; 18.338 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.803      ;
; 18.357 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 1.865      ;
; 18.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.215      ; 1.831      ;
; 18.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.609      ;
; 18.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.587      ;
; 18.467 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.543      ;
; 18.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.535      ;
; 18.476 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                       ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 1.507      ;
; 18.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.533      ;
; 18.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.658      ;
; 18.503 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.638      ;
; 18.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.604      ;
; 18.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.467      ;
; 18.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.459      ;
; 18.588 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.422      ;
; 18.613 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.173      ; 1.567      ;
; 18.617 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.393      ;
; 18.622 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.388      ;
; 18.631 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                         ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 1.352      ;
; 18.632 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 1.378      ;
; 18.639 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.173      ; 1.541      ;
; 18.651 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.202      ; 1.580      ;
; 18.651 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.202      ; 1.580      ;
; 18.653 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.205      ; 1.581      ;
; 18.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 1.486      ;
; 18.657 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.190      ; 1.562      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 18.600 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.329      ;
; 18.601 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.328      ;
; 18.688 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.241      ;
; 18.694 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.236      ;
; 18.698 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.232      ;
; 18.745 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.184      ;
; 18.776 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.153      ;
; 18.779 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.150      ;
; 18.783 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.146      ;
; 18.785 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.145      ;
; 18.787 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.143      ;
; 18.787 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.143      ;
; 18.787 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.143      ;
; 18.794 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.136      ;
; 18.794 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.136      ;
; 18.828 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.102      ;
; 18.842 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.088      ;
; 18.850 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.080      ;
; 18.857 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.072      ;
; 18.862 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.068      ;
; 18.868 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.062      ;
; 18.880 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.050      ;
; 18.891 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.039      ;
; 18.891 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.039      ;
; 18.894 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.036      ;
; 18.898 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.032      ;
; 18.904 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.026      ;
; 18.924 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.006      ;
; 18.934 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.996      ;
; 18.939 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.991      ;
; 18.942 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.988      ;
; 18.942 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.988      ;
; 18.955 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.975      ;
; 18.955 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.975      ;
; 18.957 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.973      ;
; 18.961 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.969      ;
; 18.961 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.969      ;
; 18.961 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.969      ;
; 18.962 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.968      ;
; 18.966 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.964      ;
; 18.972 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.958      ;
; 18.976 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.953      ;
; 18.976 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.954      ;
; 18.990 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.940      ;
; 18.991 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.939      ;
; 19.007 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.923      ;
; 19.012 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.918      ;
; 19.025 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.905      ;
; 19.029 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.901      ;
; 19.030 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.900      ;
; 19.030 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.900      ;
; 19.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.896      ;
; 19.040 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.890      ;
; 19.040 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.890      ;
; 19.044 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.886      ;
; 19.064 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.866      ;
; 19.065 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.865      ;
; 19.075 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.855      ;
; 19.080 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.850      ;
; 19.093 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.837      ;
; 19.094 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.836      ;
; 19.098 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.832      ;
; 19.098 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.832      ;
; 19.102 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.828      ;
; 19.102 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.828      ;
; 19.108 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.822      ;
; 19.111 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.819      ;
; 19.112 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.818      ;
; 19.134 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.795      ;
; 19.143 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.787      ;
; 19.143 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.787      ;
; 19.143 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.787      ;
; 19.148 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.782      ;
; 19.176 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.754      ;
; 19.176 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.754      ;
; 19.179 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.751      ;
; 19.179 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.751      ;
; 19.302 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.628      ;
; 19.382 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.548      ;
; 19.383 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.547      ;
; 19.384 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.546      ;
; 19.384 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.546      ;
; 19.391 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.539      ;
; 19.394 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.536      ;
; 19.395 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.535      ;
; 19.591 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 0.359      ;
; 19.600 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 0.350      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 997.171 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 2.765      ;
; 997.370 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 2.566      ;
; 997.483 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 2.453      ;
; 997.607 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 2.329      ;
; 997.621 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 2.315      ;
; 997.624 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.318      ;
; 997.682 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.260      ;
; 997.690 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.252      ;
; 997.728 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.028     ; 2.221      ;
; 997.730 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.212      ;
; 997.780 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.151      ;
; 997.794 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.049     ; 2.134      ;
; 997.798 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.143      ;
; 997.800 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.131      ;
; 997.804 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.127      ;
; 997.825 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.117      ;
; 997.835 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.107      ;
; 997.848 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.094      ;
; 997.848 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.093      ;
; 997.860 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.081      ;
; 997.867 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.075      ;
; 997.871 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[9]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.069      ;
; 997.876 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 2.057      ;
; 997.876 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 2.057      ;
; 997.876 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 2.057      ;
; 997.876 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 2.057      ;
; 997.876 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 2.057      ;
; 997.876 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 2.057      ;
; 997.876 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 2.057      ;
; 997.883 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.059      ;
; 997.894 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.048      ;
; 997.901 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.041      ;
; 997.903 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.039      ;
; 997.910 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.032      ;
; 997.916 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.049     ; 2.012      ;
; 997.916 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.048     ; 2.013      ;
; 997.927 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.004      ;
; 997.927 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.015      ;
; 997.937 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.003      ;
; 997.938 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.004      ;
; 997.939 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.001      ;
; 997.941 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.000      ;
; 997.946 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 1.985      ;
; 997.948 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 1.988      ;
; 997.956 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 1.986      ;
; 997.963 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 1.979      ;
; 997.964 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 1.978      ;
; 997.975 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 1.967      ;
; 997.990 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 1.952      ;
; 997.990 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[7]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 1.941      ;
; 997.990 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.993 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.950      ;
; 997.998 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 1.935      ;
; 997.998 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 1.935      ;
; 997.998 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 1.935      ;
; 997.998 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 1.935      ;
; 997.998 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 1.935      ;
; 997.998 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 1.935      ;
; 997.998 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.044     ; 1.935      ;
; 997.998 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 1.944      ;
; 998.024 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 1.918      ;
; 998.029 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 1.911      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.034 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.909      ;
; 998.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 1.903      ;
; 998.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.904      ;
; 998.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.904      ;
; 998.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.904      ;
; 998.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.904      ;
; 998.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.904      ;
; 998.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.904      ;
; 998.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.904      ;
; 998.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 1.904      ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.169 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.516      ;
; 0.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.490      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.492      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.498      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.502      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.224 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.509      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[6]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.219      ; 0.485      ;
; 0.170 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.216      ; 0.490      ;
; 0.194 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.174      ; 0.472      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.204      ; 0.503      ;
; 0.196 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.320      ; 0.620      ;
; 0.196 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.174      ; 0.474      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.308      ; 0.613      ;
; 0.202 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.308      ; 0.614      ;
; 0.203 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.308      ; 0.615      ;
; 0.203 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.174      ; 0.481      ;
; 0.208 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                             ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.218 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                          ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.308      ; 0.630      ;
; 0.222 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.330      ;
; 0.225 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.333      ;
; 0.226 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.334      ;
; 0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.393      ;
; 0.260 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.174      ; 0.538      ;
; 0.260 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.045      ; 0.389      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.374      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.017     ; 0.341      ;
; 0.275 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.383      ;
; 0.290 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.013      ; 0.387      ;
; 0.291 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.013      ; 0.388      ;
; 0.291 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.013      ; 0.388      ;
; 0.292 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.013      ; 0.389      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.402      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.403      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.405      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 0.545      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.408      ;
; 0.303 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.174      ; 0.581      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.219      ; 0.626      ;
; 0.307 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.320      ; 0.731      ;
; 0.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.207      ; 0.619      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.416      ;
; 0.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.207      ; 0.621      ;
; 0.318 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.186      ; 0.608      ;
; 0.319 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.320      ; 0.743      ;
; 0.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.017     ; 0.387      ;
; 0.322 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.430      ;
; 0.325 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.060      ; 0.469      ;
; 0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.435      ;
; 0.329 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.216      ; 0.649      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.438      ;
; 0.332 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.320      ; 0.756      ;
; 0.335 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.320      ; 0.759      ;
; 0.337 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.320      ; 0.761      ;
; 0.338 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.017     ; 0.405      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.204      ; 0.648      ;
; 0.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.017     ; 0.414      ;
; 0.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.207      ; 0.667      ;
; 0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.466      ;
; 0.360 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                          ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.468      ;
; 0.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[5]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.049     ; 0.401      ;
; 0.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[4]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.054     ; 0.400      ;
; 0.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.017     ; 0.439      ;
; 0.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[9]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.070     ; 0.386      ;
; 0.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.154      ; 0.630      ;
; 0.379 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.134     ; 0.329      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.134     ; 0.334      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.492      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.142      ; 0.646      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.017     ; 0.470      ;
; 0.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.142      ; 0.654      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.219      ; 0.740      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.142      ; 0.663      ;
; 0.419 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.527      ;
; 0.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.529      ;
; 0.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[2]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.003      ; 0.512      ;
; 0.432 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.540      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 0.679      ;
; 0.433 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                           ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.060      ; 0.577      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[3]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.003      ; 0.522      ;
; 0.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.134     ; 0.387      ;
; 0.441 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.134     ; 0.391      ;
; 0.446 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.207      ; 0.757      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.219      ; 0.773      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.134     ; 0.402      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.134     ; 0.403      ;
; 0.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.563      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.134     ; 0.406      ;
; 0.462 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.570      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 0.658      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.026     ; 0.524      ;
; 0.470 ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.578      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                           ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.166 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.307      ;
; 0.173 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.314      ;
; 0.296 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.444 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.565      ;
; 0.445 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.566      ;
; 0.447 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.569      ;
; 0.454 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.457 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.477 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.598      ;
; 0.510 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.515 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.636      ;
; 0.519 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.522 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.646      ;
; 0.528 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.649      ;
; 0.574 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.695      ;
; 0.576 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.697      ;
; 0.577 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.699      ;
; 0.581 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.702      ;
; 0.587 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.709      ;
; 0.591 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.712      ;
; 0.592 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.713      ;
; 0.595 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.716      ;
; 0.610 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.731      ;
; 0.623 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.751      ;
; 0.639 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.760      ;
; 0.640 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.761      ;
; 0.643 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.764      ;
; 0.644 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.765      ;
; 0.654 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.775      ;
; 0.658 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.779      ;
; 0.661 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.783      ;
; 0.663 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.784      ;
; 0.673 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.794      ;
; 0.699 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.820      ;
; 0.699 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.820      ;
; 0.706 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.827      ;
; 0.724 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.845      ;
; 0.771 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.899      ;
; 0.785 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.906      ;
; 0.785 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.906      ;
; 0.788 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.916      ;
; 0.789 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.910      ;
; 0.818 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.939      ;
; 0.818 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.939      ;
; 0.848 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.976      ;
; 0.858 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.979      ;
; 0.870 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.991      ;
; 0.870 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.991      ;
; 0.871 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.992      ;
; 0.921 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.042      ;
; 0.950 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.078      ;
; 0.956 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.084      ;
; 0.957 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.078      ;
; 0.957 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.078      ;
; 0.957 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.078      ;
; 0.957 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.078      ;
; 0.969 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.097      ;
; 1.014 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.135      ;
; 1.019 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.147      ;
; 1.021 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.142      ;
; 1.112 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.240      ;
; 1.119 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.247      ;
+-------+------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.492      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.495      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.495      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.499      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.502      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.503      ;
; 0.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.516      ;
; 0.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.563      ;
; 0.285 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_reg                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.302 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.306 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.313 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.609      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.457      ;
; 0.339 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.632      ;
; 0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.479      ;
; 0.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.652      ;
; 0.376 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.376 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.384 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.505      ;
; 0.387 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.508      ;
; 0.387 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.508      ;
; 0.390 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.511      ;
; 0.392 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.513      ;
; 0.393 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.514      ;
; 0.394 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.396 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.398 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.517      ;
; 0.398 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.517      ;
; 0.399 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.518      ;
; 0.400 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.519      ;
; 0.401 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.520      ;
; 0.406 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.526      ;
; 0.406 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.526      ;
; 0.407 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.527      ;
; 0.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.528      ;
; 0.413 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.541      ;
; 0.417 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.539      ;
; 0.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.540      ;
; 0.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.541      ;
; 0.427 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.548      ;
; 0.429 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.555      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.712      ;
; 0.435 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.563      ;
; 0.436 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.558      ;
; 0.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.558      ;
; 0.439 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.567      ;
; 0.439 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.559      ;
; 0.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.569      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.241 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.362      ;
; 0.243 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.364      ;
; 0.244 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.365      ;
; 0.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.366      ;
; 0.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.366      ;
; 0.251 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.084      ; 0.455      ;
; 0.252 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.275 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.481      ;
; 0.277 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.482      ;
; 0.278 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.483      ;
; 0.278 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.484      ;
; 0.279 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.484      ;
; 0.279 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.484      ;
; 0.279 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.484      ;
; 0.280 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.485      ;
; 0.281 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.486      ;
; 0.281 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.486      ;
; 0.282 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.487      ;
; 0.285 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.490      ;
; 0.292 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.498      ;
; 0.292 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.498      ;
; 0.293 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.299 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.509      ;
; 0.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.306 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.513      ;
; 0.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.518      ;
; 0.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.440      ;
; 0.332 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.537      ;
; 0.337 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.458      ;
; 0.337 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.458      ;
; 0.339 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.545      ;
; 0.342 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.548      ;
; 0.342 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.548      ;
; 0.345 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.466      ;
; 0.349 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.471      ;
; 0.350 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.471      ;
; 0.351 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.557      ;
; 0.352 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.557      ;
; 0.355 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.561      ;
; 0.359 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.564      ;
; 0.362 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.567      ;
; 0.376 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.497      ;
; 0.376 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.497      ;
; 0.378 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.499      ;
; 0.379 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.500      ;
; 0.381 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.502      ;
; 0.390 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.084      ; 0.594      ;
; 0.394 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.515      ;
; 0.398 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.516      ;
; 0.398 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.519      ;
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.521      ;
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.521      ;
; 0.409 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.525      ;
; 0.418 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.088      ; 0.626      ;
; 0.418 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.419 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.426 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.547      ;
; 0.428 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.549      ;
; 0.429 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.549      ;
; 0.436 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.557      ;
; 0.436 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.557      ;
; 0.439 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.560      ;
; 0.439 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.560      ;
; 0.441 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.562      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.213 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.335      ;
; 0.219 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.339      ;
; 0.223 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.343      ;
; 0.267 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.388      ;
; 0.272 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.392      ;
; 0.279 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.402      ;
; 0.298 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.421      ;
; 0.312 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.443      ;
; 0.328 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.448      ;
; 0.334 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.453      ;
; 0.335 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.454      ;
; 0.338 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.457      ;
; 0.338 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.459      ;
; 0.342 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.462      ;
; 0.348 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.469      ;
; 0.375 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.495      ;
; 0.381 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.501      ;
; 0.383 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.503      ;
; 0.409 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[13]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.530      ;
; 0.425 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[3]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.544      ;
; 0.433 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.553      ;
; 0.448 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.568      ;
; 0.456 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.582      ;
; 0.465 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.598      ;
; 0.478 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[4]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.601      ;
; 0.482 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.602      ;
; 0.483 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.603      ;
; 0.483 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.603      ;
; 0.484 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[14]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[6]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.605      ;
; 0.490 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.611      ;
; 0.495 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.615      ;
; 0.499 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[15]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[7]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.620      ;
; 0.502 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[9]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[1]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.623      ;
; 0.503 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.624      ;
; 0.504 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.624      ;
; 0.505 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.625      ;
; 0.509 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.629      ;
; 0.511 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.631      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 7.632  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.969      ; 3.124      ;
; 7.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.086      ;
; 7.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.086      ;
; 7.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.086      ;
; 7.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.086      ;
; 7.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.086      ;
; 7.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.086      ;
; 7.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.086      ;
; 7.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.969      ; 3.069      ;
; 7.691  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.969      ; 3.065      ;
; 7.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.031      ;
; 7.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.031      ;
; 7.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.031      ;
; 7.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.031      ;
; 7.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.031      ;
; 7.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.031      ;
; 7.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.031      ;
; 7.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.089      ; 3.132      ;
; 7.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.027      ;
; 7.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.027      ;
; 7.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.027      ;
; 7.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.027      ;
; 7.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.027      ;
; 7.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.027      ;
; 7.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.984      ; 3.027      ;
; 7.761  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.132      ;
; 7.761  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.132      ;
; 7.761  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.132      ;
; 7.761  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.132      ;
; 7.761  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.132      ;
; 7.761  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.132      ;
; 7.799  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.089      ; 3.077      ;
; 7.800  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.944      ;
; 7.800  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.944      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.801  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.958      ;
; 7.803  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.089      ; 3.073      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.958      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.958      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.958      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.958      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.958      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.958      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.077      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.077      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.077      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.077      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.077      ;
; 7.816  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.077      ;
; 7.820  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.073      ;
; 7.820  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.073      ;
; 7.820  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.073      ;
; 7.820  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.073      ;
; 7.820  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.073      ;
; 7.820  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.106      ; 3.073      ;
; 7.855  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.889      ;
; 7.855  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.889      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.903      ;
; 7.859  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.885      ;
; 7.859  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.885      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.860  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.972      ; 2.899      ;
; 7.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.903      ;
; 7.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.903      ;
; 7.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.903      ;
; 7.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.903      ;
; 7.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.903      ;
; 7.871  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.903      ;
; 7.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.899      ;
; 7.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.899      ;
; 7.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.899      ;
; 7.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.899      ;
; 7.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.899      ;
; 7.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.987      ; 2.899      ;
; 16.830 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 20.000       ; -0.215     ; 2.852      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 13.901 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.411      ;
; 13.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.313      ;
; 13.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.313      ;
; 13.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.313      ;
; 13.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.313      ;
; 13.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.313      ;
; 14.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.300      ;
; 14.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.300      ;
; 14.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.300      ;
; 14.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.300      ;
; 14.014 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.300      ;
; 14.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.151      ;
; 14.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.151      ;
; 14.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.151      ;
; 14.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.151      ;
; 14.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.151      ;
; 14.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.151      ;
; 14.181 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.133      ;
; 14.181 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.133      ;
; 14.181 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.133      ;
; 14.181 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.133      ;
; 14.181 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.133      ;
; 14.181 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.133      ;
; 14.310 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.006      ;
; 14.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 0.997      ;
; 14.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 0.997      ;
; 14.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 0.997      ;
; 14.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 0.997      ;
; 14.340 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 0.973      ;
; 14.340 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 0.973      ;
; 14.340 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 0.973      ;
; 14.340 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 0.973      ;
; 14.340 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 0.973      ;
; 14.342 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 0.974      ;
; 14.342 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 0.974      ;
; 14.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 0.974      ;
; 14.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 0.974      ;
; 14.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 0.974      ;
; 14.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 0.974      ;
; 14.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 0.974      ;
; 14.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 0.974      ;
; 14.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 0.974      ;
; 14.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 0.974      ;
; 14.343 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.034     ; 0.974      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.711 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.830      ;
; 0.711 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.830      ;
; 0.711 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.830      ;
; 0.711 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.830      ;
; 0.711 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.830      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.834      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.834      ;
; 0.721 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.841      ;
; 0.721 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.841      ;
; 0.721 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.841      ;
; 0.721 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.841      ;
; 0.730 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.851      ;
; 0.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.954      ;
; 0.852 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.970      ;
; 0.852 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.970      ;
; 0.852 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.970      ;
; 0.852 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.970      ;
; 0.852 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.970      ;
; 0.852 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.970      ;
; 0.978 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.097      ;
; 0.978 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.097      ;
; 0.993 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.111      ;
; 0.993 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.111      ;
; 0.993 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.111      ;
; 0.993 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.111      ;
; 0.993 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.111      ;
; 1.086 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.203      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.706      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.706      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.706      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.706      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.706      ;
; 1.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.706      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.689      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.689      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.706      ;
; 1.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.727      ;
; 1.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.727      ;
; 1.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.727      ;
; 1.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.727      ;
; 1.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.727      ;
; 1.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.727      ;
; 1.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.710      ;
; 1.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.710      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.727      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.756      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.756      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.756      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.756      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.756      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.237      ; 2.756      ;
; 1.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.739      ;
; 1.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.739      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.222      ; 2.756      ;
; 1.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.908      ;
; 1.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.908      ;
; 1.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.908      ;
; 1.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.908      ;
; 1.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.908      ;
; 1.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.908      ;
; 1.321 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.908      ;
; 1.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.929      ;
; 1.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.929      ;
; 1.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.929      ;
; 1.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.929      ;
; 1.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.929      ;
; 1.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.929      ;
; 1.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.929      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.958      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.958      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.958      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.958      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.958      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.361      ; 2.958      ;
; 1.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.839      ;
; 1.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.839      ;
; 1.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.839      ;
; 1.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.839      ;
; 1.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.839      ;
; 1.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.839      ;
; 1.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.839      ;
; 1.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 2.958      ;
; 1.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.860      ;
; 1.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.860      ;
; 1.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.860      ;
; 1.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.860      ;
; 1.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.860      ;
; 1.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.860      ;
; 1.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.860      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.889      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.889      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.889      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.889      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.889      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.889      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.234      ; 2.889      ;
; 1.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.218      ; 2.897      ;
; 1.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.218      ; 2.918      ;
; 1.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.218      ; 2.947      ;
; 2.271 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; ov7725_dri:u_ov7725_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 0.000        ; 0.107      ; 2.542      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.944 ns




+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -4.659  ; 0.156 ; 4.735    ; 0.709   ; 0.589               ;
;  cam_pclk                                                  ; 3.961   ; 0.162 ; 4.735    ; 1.225   ; 9.163               ;
;  ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 993.727 ; 0.187 ; N/A      ; N/A     ; 499.766             ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.659  ; 0.186 ; 12.138   ; 0.709   ; 7.409               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.563   ; 0.186 ; N/A      ; N/A     ; 0.589               ;
;  sys_clk                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; -3.498  ; 0.156 ; N/A      ; N/A     ; 4.716               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 16.668  ; 0.166 ; N/A      ; N/A     ; 9.718               ;
; Design-wide TNS                                            ; -15.826 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  cam_pclk                                                  ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -8.969  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; -6.857  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sgm_ctrl   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cam_sda                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[0]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_rst_n               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_pclk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_href                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_vsync               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_sgm_ctrl   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_sgm_ctrl   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_sgm_ctrl   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; led[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; led[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                                  ; cam_pclk                                                  ; 408      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; cam_pclk                                                  ; 21       ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 1109     ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 8543     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169      ; 0        ; 0        ; 0        ;
; cam_pclk                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 33       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 5680     ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 95       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                                  ; cam_pclk                                                  ; 408      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; cam_pclk                                                  ; 21       ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; 1109     ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 8543     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169      ; 0        ; 0        ; 0        ;
; cam_pclk                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 33       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; 5680     ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; 95       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; cam_pclk                                                  ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; cam_pclk                                                  ; 99       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; cam_pclk                                                  ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; cam_pclk                                                  ; 99       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 597   ; 597  ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 68    ; 68   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; cam_pclk                                                  ; cam_pclk                                                  ; Base      ; Constrained ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk         ; Generated ; Constrained ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; sys_clk                                                   ; sys_clk                                                   ; Base      ; Constrained ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]     ; Generated ; Constrained ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]     ; Generated ; Constrained ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]     ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; cam_data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_vsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cam_scl        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_sda        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; cam_data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_vsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cam_scl        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_sda        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 18 17:16:28 2024
Info: Command: quartus_sta ov7725_hdmi -c ov7725_hdmi
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_5mj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_ilj1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Info (332104): Reading SDC File: 'ov7725_hdmi.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam_pclk (Rise) to cam_pclk (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.659              -8.969 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.498              -6.857 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.563               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.961               0.000 cam_pclk 
    Info (332119):    16.668               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   993.727               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.434               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.453               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.469               0.000 cam_pclk 
Info (332146): Worst-case recovery slack is 4.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.735               0.000 cam_pclk 
    Info (332119):    12.138               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.688               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.229               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.718               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.410               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.680               0.000 cam_pclk 
    Info (332119):     9.718               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.832               0.000 sys_clk 
    Info (332119):   499.779               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.404 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam_pclk (Rise) to cam_pclk (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.537              -8.733 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.130              -6.093 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.747               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.041               0.000 cam_pclk 
    Info (332119):    16.871               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   994.072               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.402               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.414               0.000 cam_pclk 
Info (332146): Worst-case recovery slack is 5.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.043               0.000 cam_pclk 
    Info (332119):    12.316               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.107               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.716               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.409               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.577               0.000 cam_pclk 
    Info (332119):     9.718               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.835               0.000 sys_clk 
    Info (332119):   499.767               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.500 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam_pclk (Rise) to cam_pclk (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.801
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.801              -3.345 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.345              -2.653 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.979               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.166               0.000 cam_pclk 
    Info (332119):    18.600               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   997.171               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.162               0.000 cam_pclk 
    Info (332119):     0.166               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is 7.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.632               0.000 cam_pclk 
    Info (332119):    13.901               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.709               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.225               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.076               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.734               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.429               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.163               0.000 cam_pclk 
    Info (332119):     9.423               0.000 sys_clk 
    Info (332119):     9.797               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   499.766               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.944 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Thu Apr 18 17:16:31 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


