# Automatically generated by Amaranth 0.6.0.dev13. Do not edit.
attribute \generator "Amaranth"
attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:43"
attribute \top 1
module \top

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:59"
  wire width 1 \sample_clock_ce

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:58"
  wire width 1 \rst

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:60"
  wire width 64 signed \phase_increment

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:73"
  wire width 64 signed \phase_increment$26

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:74"
  wire width 12 signed \lo_sinewave

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:63"
  wire width 12 signed \sinewave

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:75"
  wire width 12 signed \lo_cosinewave

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:64"
  wire width 12 signed \cosinewave

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:33"
  wire width 1 \rf_in

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:28"
  wire width 1 \rf_in$32

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:34"
  wire width 12 signed \sinewave_in

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:35"
  wire width 12 signed \cosinewave_in

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:94"
  wire width 1 \diff_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:38"
  wire width 1 \rf_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:92"
  wire width 12 signed \mix_sinewave

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:39"
  wire width 12 signed \sinewave_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:93"
  wire width 12 signed \mix_cosinewave

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:40"
  wire width 12 signed \cosinewave_out

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:918"
  wire width 1 \antenna_0__rf_in__i

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:33"
  wire width 8 \gain

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:138"
  wire width 8 \cic_gain

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:34"
  wire width 12 signed \data_in

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:140"
  wire width 12 \cic_sine_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:37"
  wire width 12 signed \data_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:141"
  wire width 1 \cic_sine_clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:38"
  wire width 1 \data_clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:33"
  wire width 8 \gain$49

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:34"
  wire width 12 signed \data_in$50

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:156"
  wire width 12 \cic_cosine_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:37"
  wire width 12 signed \data_out$52

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:157"
  wire width 1 \cic_cosine_clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:38"
  wire width 1 \data_clk$54

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:37"
  wire width 1 \enable

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:35"
  wire width 12 signed \inphase

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:36"
  wire width 12 signed \quadrature

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:173"
  wire width 12 \amdemod_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:40"
  wire width 12 \amdemod_out$59

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:33"
  wire width 12 \data_in$60

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:31"
  wire width 1 \pwm_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:36"
  wire width 1 \pwm_out$62

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_p1__o

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:32"
  wire width 1 \pwm_out_p1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_p2__o

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:33"
  wire width 1 \pwm_out_p2

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_p3__o

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:34"
  wire width 1 \pwm_out_p3

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_p4__o

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:35"
  wire width 1 \pwm_out_p4

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_n1__o

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:36"
  wire width 1 \pwm_out_n1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_n2__o

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:37"
  wire width 1 \pwm_out_n2

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_n3__o

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:38"
  wire width 1 \pwm_out_n3

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_n4__o

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:39"
  wire width 1 \pwm_out_n4

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out__o

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:27"
  wire width 1 \i_Rx_Serial

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:27"
  wire width 1 \rx_serial

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:303"
  wire width 1 \rx_data_valid1

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:29"
  wire width 1 \o_Rx_DV

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:304"
  wire width 8 \rx_byte1

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:30"
  wire width 8 \o_Rx_Byte

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:918"
  wire width 1 \uart_0__rx__i

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_0__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_1__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_2__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_3__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_4__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_5__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_6__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_7__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:1008"
  wire width 1 \clk

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:918"
  wire width 1 \clk25_0__i

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 input 0  \antenna_0__rf_in__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 1  \pwm_0__pwm_out_p1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 2  \pwm_0__pwm_out_p2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 3  \pwm_0__pwm_out_p3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 4  \pwm_0__pwm_out_p4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 5  \pwm_0__pwm_out_n1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 6  \pwm_0__pwm_out_n2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 7  \pwm_0__pwm_out_n3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 8  \pwm_0__pwm_out_n4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 9  \pwm_0__pwm_out__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 input 10  \uart_0__rx__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 11  \uart_0__tx__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 input 12  \uart_0__rts__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 input 13  \uart_0__dtr__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 14  \led_0__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 15  \led_1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 16  \led_2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 17  \led_3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 18  \led_4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 19  \led_5__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 20  \led_6__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 output 21  \led_7__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:217"
  wire width 1 input 22  \clk25_0__io

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:69"
  cell \top.sine_cosine_generator \sine_cosine_generator
    connect \sinewave \lo_sinewave [11:0]
    connect \cosinewave \lo_cosinewave [11:0]
    connect \clk \clk [0]
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:90"
  cell \top.mixer \mixer
    connect \sinewave_in \lo_sinewave [11:0]
    connect \cosinewave_in \lo_cosinewave [11:0]
    connect \rf_in \rf_in [0]
    connect \clk \clk [0]
    connect \rf_in_delayed_1 \diff_out [0]
    connect \sinewave_out \mix_sinewave [11:0]
    connect \cosinewave_out \mix_cosinewave [11:0]
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:135"
  cell \top.cic_sine \cic_sine
    connect \clk \clk [0]
    connect \data_in \mix_sinewave [11:0]
    connect \data_clk \cic_sine_clk [0]
    connect \data_out \cic_sine_out [11:0]
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:152"
  cell \top.cic_cosine \cic_cosine
    connect \clk \clk [0]
    connect \data_in \mix_cosinewave [11:0]
    connect \data_clk \cic_cosine_clk [0]
    connect \data_out \cic_cosine_out [11:0]
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:171"
  cell \top.amdemod \amdemod
    connect \clk \clk [0]
    connect \enable \cic_sine_clk [0]
    connect \inphase \cic_sine_out [11:0]
    connect \quadrature \cic_cosine_out [11:0]
    connect \amdemod_out \amdemod_out [11:0]
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:187"
  cell \top.pwm \pwm
    connect \clk \clk [0]
    connect \data_in \amdemod_out [11:0]
    connect \pwm_out \pwm_out [0]
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/top.py:301"
  cell \top.uart_rx \uart_rx
    connect \i_Rx_Serial \i_Rx_Serial [0]
    connect \clk \clk [0]
    connect \o_Rx_DV \rx_data_valid1 [0]
    connect \o_Rx_Byte \rx_byte1 [7:0]
  end

  cell \top.cd_sync \cd_sync
    connect \clk \clk [0]
  end

  cell \top.pin_antenna_0__rf_in \pin_antenna_0__rf_in
    connect \antenna_0__rf_in__i \rf_in [0]
    connect \antenna_0__rf_in__io \antenna_0__rf_in__io [0]
  end

  cell \top.pin_pwm_0__pwm_out_p1 \pin_pwm_0__pwm_out_p1
    connect \pwm_0__pwm_out_p1__io \pwm_0__pwm_out_p1__io [0]
  end

  cell \top.pin_pwm_0__pwm_out_p2 \pin_pwm_0__pwm_out_p2
    connect \pwm_0__pwm_out_p2__io \pwm_0__pwm_out_p2__io [0]
  end

  cell \top.pin_pwm_0__pwm_out_p3 \pin_pwm_0__pwm_out_p3
    connect \pwm_0__pwm_out_p3__io \pwm_0__pwm_out_p3__io [0]
  end

  cell \top.pin_pwm_0__pwm_out_p4 \pin_pwm_0__pwm_out_p4
    connect \pwm_0__pwm_out_p4__io \pwm_0__pwm_out_p4__io [0]
  end

  cell \top.pin_pwm_0__pwm_out_n1 \pin_pwm_0__pwm_out_n1
    connect \pwm_0__pwm_out_n1__io \pwm_0__pwm_out_n1__io [0]
  end

  cell \top.pin_pwm_0__pwm_out_n2 \pin_pwm_0__pwm_out_n2
    connect \pwm_0__pwm_out_n2__io \pwm_0__pwm_out_n2__io [0]
  end

  cell \top.pin_pwm_0__pwm_out_n3 \pin_pwm_0__pwm_out_n3
    connect \pwm_0__pwm_out_n3__io \pwm_0__pwm_out_n3__io [0]
  end

  cell \top.pin_pwm_0__pwm_out_n4 \pin_pwm_0__pwm_out_n4
    connect \pwm_0__pwm_out_n4__io \pwm_0__pwm_out_n4__io [0]
  end

  cell \top.pin_pwm_0__pwm_out \pin_pwm_0__pwm_out
    connect \o \pwm_out [0]
    connect \pwm_0__pwm_out__io \pwm_0__pwm_out__io [0]
  end

  cell \top.pin_uart_0__rx \pin_uart_0__rx
    connect \uart_0__rx__i \i_Rx_Serial [0]
    connect \uart_0__rx__io \uart_0__rx__io [0]
  end

  cell \top.pin_uart_0__tx \pin_uart_0__tx
    connect \uart_0__tx__io \uart_0__tx__io [0]
  end

  cell \top.pin_uart_0__rts \pin_uart_0__rts
    connect \uart_0__rts__io \uart_0__rts__io [0]
  end

  cell \top.pin_uart_0__dtr \pin_uart_0__dtr
    connect \uart_0__dtr__io \uart_0__dtr__io [0]
  end

  cell \top.pin_led_0 \pin_led_0
    connect \o \rx_byte1 [0]
    connect \led_0__io \led_0__io [0]
  end

  cell \top.pin_led_1 \pin_led_1
    connect \o \rx_byte1 [1]
    connect \led_1__io \led_1__io [0]
  end

  cell \top.pin_led_2 \pin_led_2
    connect \o \rx_byte1 [2]
    connect \led_2__io \led_2__io [0]
  end

  cell \top.pin_led_3 \pin_led_3
    connect \o \rx_byte1 [3]
    connect \led_3__io \led_3__io [0]
  end

  cell \top.pin_led_4 \pin_led_4
    connect \o \rx_byte1 [4]
    connect \led_4__io \led_4__io [0]
  end

  cell \top.pin_led_5 \pin_led_5
    connect \o \rx_byte1 [5]
    connect \led_5__io \led_5__io [0]
  end

  cell \top.pin_led_6 \pin_led_6
    connect \o \rx_byte1 [6]
    connect \led_6__io \led_6__io [0]
  end

  cell \top.pin_led_7 \pin_led_7
    connect \o \rx_byte1 [7]
    connect \led_7__io \led_7__io [0]
  end

  cell \top.pin_clk25_0 \pin_clk25_0
    connect \clk25_0__i \clk [0]
    connect \clk25_0__io \clk25_0__io [0]
  end

connect \sample_clock_ce 1'1
connect \rst 1'0
connect \phase_increment 64'0000000000000000000000000000000000000000000000000000000000000000
connect \phase_increment$26 64'0000000000000000000000000000000000000000000000000000000000000000
connect \sinewave \lo_sinewave [11:0]
connect \cosinewave \lo_cosinewave [11:0]
connect \rf_in$32 \rf_in [0]
connect \sinewave_in \lo_sinewave [11:0]
connect \cosinewave_in \lo_cosinewave [11:0]
connect \rf_out \diff_out [0]
connect \sinewave_out \mix_sinewave [11:0]
connect \cosinewave_out \mix_cosinewave [11:0]
connect \antenna_0__rf_in__i \rf_in [0]
connect \gain 8'00000000
connect \cic_gain 8'00000000
connect \data_in \mix_sinewave [11:0]
connect \data_out \cic_sine_out [11:0]
connect \data_clk \cic_sine_clk [0]
connect \gain$49 8'00000000
connect \data_in$50 \mix_cosinewave [11:0]
connect \data_out$52 \cic_cosine_out [11:0]
connect \data_clk$54 \cic_cosine_clk [0]
connect \enable \cic_sine_clk [0]
connect \inphase \cic_sine_out [11:0]
connect \quadrature \cic_cosine_out [11:0]
connect \amdemod_out$59 \amdemod_out [11:0]
connect \data_in$60 \amdemod_out [11:0]
connect \pwm_out$62 \pwm_out [0]
connect \pwm_0__pwm_out_p1__o 1'0
connect \pwm_out_p1 1'0
connect \pwm_0__pwm_out_p2__o 1'0
connect \pwm_out_p2 1'0
connect \pwm_0__pwm_out_p3__o 1'0
connect \pwm_out_p3 1'0
connect \pwm_0__pwm_out_p4__o 1'0
connect \pwm_out_p4 1'0
connect \pwm_0__pwm_out_n1__o 1'0
connect \pwm_out_n1 1'0
connect \pwm_0__pwm_out_n2__o 1'0
connect \pwm_out_n2 1'0
connect \pwm_0__pwm_out_n3__o 1'0
connect \pwm_out_n3 1'0
connect \pwm_0__pwm_out_n4__o 1'0
connect \pwm_out_n4 1'0
connect \pwm_0__pwm_out__o \pwm_out [0]
connect \rx_serial \i_Rx_Serial [0]
connect \o_Rx_DV \rx_data_valid1 [0]
connect \o_Rx_Byte \rx_byte1 [7:0]
connect \uart_0__rx__i \i_Rx_Serial [0]
connect \led_0__o \rx_byte1 [0]
connect \led_1__o \rx_byte1 [1]
connect \led_2__o \rx_byte1 [2]
connect \led_3__o \rx_byte1 [3]
connect \led_4__o \rx_byte1 [4]
connect \led_5__o \rx_byte1 [5]
connect \led_6__o \rx_byte1 [6]
connect \led_7__o \rx_byte1 [7]
connect \clk25_0__i \clk [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:67"
module \top.sine_cosine_generator

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:81"
  memory width 12 size 256 \memory

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:58"
  wire width 1 \rst

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:59"
  wire width 1 \sample_clock_ce

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:70"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 \phase_accumulator

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:60"
  wire width 64 signed \phase_increment

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/memory.py:240"
  wire width 8 \rd_port_sine__addr

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/memory.py:241"
  wire width 12 \rd_port_sine__data

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/memory.py:240"
  wire width 8 \rd_port_cosine__addr

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/memory.py:241"
  wire width 12 \rd_port_cosine__data

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/memory.py:241"
  wire width 12 output 0  signed \sinewave

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/memory.py:241"
  wire width 12 output 1  signed \cosinewave

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:1008"
  wire width 1 input 2  \clk

  wire width 66 $1

  wire width 9 $2

  wire width 9 $3

  wire width 64 $4

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:77"
  cell $add $5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 66
    connect \A \phase_accumulator [63:0]
    connect \B {  }
    connect \Y $1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:90"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \phase_accumulator [63:56]
    connect \B 7'1000000
    connect \Y $2
  end

  wire width 9 $7

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:90"
  cell $modfloor $8
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 9
    connect \A $2 [8:0]
    connect \B 9'100000000
    connect \Y $7
  end

  wire width 1 $9

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:90"
  cell $reduce_bool $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A 9'100000000
    connect \Y $9
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:90"
  cell $mux $11
    parameter \WIDTH 9
    connect \S $9
    connect \A 9'000000000
    connect \B $7
    connect \Y $3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:81"
  cell $meminit_v2 $12
    parameter \MEMID "\\memory"
    parameter \ABITS 0
    parameter \WIDTH 12
    parameter \WORDS 256
    parameter \PRIORITY 0
    connect \ADDR {  }
    connect \DATA 3072'111111100111111110110101111110000011111101010001111100011111111011101101111010111011111010001010111001011001111000101000110111110111110111000110110110010110110101100111110100110111110100001000110011011010110010101100110001111111110001010010110000100101101111111010101111001111101110100100101101111010101101010001101100101001101100000001101011011011101010110101101010001111101001101011101001000111101000100101101000000011100111100010100111000010100110100011100110000101100101101001100101001101100100110010100100011000100011111111100011101000100011010001100010111011100010100111100010010100100010000010100001110001100001100001100001010010100001000101100000111001100000101110100000100100100000011011100000010100100000001110100000001001100000000101100000000011100000000010100000000010100000000011100000000101100000001001100000001110100000010100100000011011100000100100100000101110100000111001100001000101100001010010100001100001100001110001100010000010100010010100100010100111100010111011100011010001100011101000100011111111100100011000100100110010100101001101100101101001100110000101100110100011100111000010100111100010101000000011101000100101101001000111101001101011101010001111101010110101101011011011101100000001101100101001101101010001101101111010101110100100101111001111101111111010110000100101110001010010110001111111110010101100110011011010110100001000110100110111110101100111110110010110110111000110110111110111111000101000111001011001111010001010111010111011111011101101111100011111111101010001111110000011111110110101111111100111000000011001000001001011000001111101000010101111000011100001000100010011000101000101000101110110000110100111000111011000001000001001001000111010001001101010001010011001001011001001001011111000001100100110001101010100001110000001001110101110001111011011010000000110010000110001010001011100010010000110010010101111010011010111010011111111010100100101010101001011010101110001010110010101010110111001010111011011010111111101011000011110011000111110011001011101011001111011011010010111011010110011011011001110011011101000011100000001011100011000011100101111011101000101011101011001011101101100011101111110011110001111011110011111011110101110011110111011011111000111011111010010011111011100011111100101011111101100011111110010011111110111011111111011011111111101011111111110011111111110011111111101011111111011011111110111011111110010011111101100011111100101011111011100011111010010011111000111011110111011011110101110011110011111011110001111011101111110011101101100011101011001011101000101011100101111011100011000011100000001011011101000011011001110011010110011011010010111011001111011011001011101011000111110011000011110010111111101010111011011010110111001010110010101010101110001010101001011010100100101010011111111010011010111010010101111010010000110010001011100010000110001010000000110001111011011001110101110001110000001001101010100001100100110001011111000001011001001001010011001001001101010001000111010001000001001000111011000000110100111000101110110000101000101000100010011000011100001000010101111000001111101000001001011000000011001
    connect \EN 12'111111111111
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/memory.py:241"
  cell $memrd_v2 $13
    parameter \MEMID "\\memory"
    parameter \ABITS 8
    parameter \WIDTH 12
    parameter \TRANSPARENCY_MASK 0'0
    parameter \COLLISION_X_MASK 0'0
    parameter \ARST_VALUE 12'xxxxxxxxxxxx
    parameter \SRST_VALUE 12'xxxxxxxxxxxx
    parameter \INIT_VALUE 12'xxxxxxxxxxxx
    parameter \CE_OVER_SRST 0
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    connect \ADDR \phase_accumulator [63:56]
    connect \DATA \sinewave
    connect \ARST 1'0
    connect \SRST 1'0
    connect \EN 1'1
    connect \CLK \clk [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/memory.py:241"
  cell $memrd_v2 $14
    parameter \MEMID "\\memory"
    parameter \ABITS 8
    parameter \WIDTH 12
    parameter \TRANSPARENCY_MASK 0'0
    parameter \COLLISION_X_MASK 0'0
    parameter \ARST_VALUE 12'xxxxxxxxxxxx
    parameter \SRST_VALUE 12'xxxxxxxxxxxx
    parameter \INIT_VALUE 12'xxxxxxxxxxxx
    parameter \CE_OVER_SRST 0
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    connect \ADDR $3 [7:0]
    connect \DATA \cosinewave
    connect \ARST 1'0
    connect \SRST 1'0
    connect \EN 1'1
    connect \CLK \clk [0]
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:70"
  process $15
    assign $4 [63:0] \phase_accumulator [63:0]
    switch 2'10
      case 2'-1
        assign $4 [63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
      case 2'1-
        assign $4 [63:0] $1 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sine_cosine_generator_lut.py:70"
  cell $dff $16
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $4 [63:0]
    connect \CLK \clk [0]
    connect \Q \phase_accumulator
  end

connect \rst 1'0
connect \sample_clock_ce 1'1
connect \phase_increment 64'0000000000000000000000000000000000000000000000000000000000000000
connect \rd_port_sine__addr \phase_accumulator [63:56]
connect \rd_port_sine__data \sinewave [11:0]
connect \rd_port_cosine__addr $3 [7:0]
connect \rd_port_cosine__data \cosinewave [11:0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:48"
module \top.mixer

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:44"
  attribute \init 1'1
  wire width 1 \rf_in_delayed_2

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:38"
  attribute \init 1'1
  wire width 1 \rf_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:34"
  wire width 12 input 0  signed \sinewave_in

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:35"
  wire width 12 input 1  signed \cosinewave_in

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:33"
  wire width 1 input 2  \rf_in

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:1008"
  wire width 1 input 3  \clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:38"
  attribute \init 1'1
  wire width 1 output 4  \rf_in_delayed_1

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:39"
  attribute \init 12'000000000000
  wire width 12 output 5  signed \sinewave_out

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:40"
  attribute \init 12'000000000000
  wire width 12 output 6  signed \cosinewave_out

  wire width 1 $1

  wire width 13 $2

  wire width 13 $3

  wire width 12 $4

  wire width 12 $5

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:57"
  cell $eq $6
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 1
    connect \A \rf_in_delayed_2 [0]
    connect \B {  }
    connect \Y $1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:64"
  cell $neg $7
    parameter \A_SIGNED 1
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A \sinewave_in [11:0]
    connect \Y $2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:65"
  cell $neg $8
    parameter \A_SIGNED 1
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A \cosinewave_in [11:0]
    connect \Y $3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:43"
  cell $dff $9
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D \rf_in [0]
    connect \CLK \clk [0]
    connect \Q \rf_in_delayed_1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:44"
  cell $dff $10
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D \rf_in_delayed_1 [0]
    connect \CLK \clk [0]
    connect \Q \rf_in_delayed_2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:39"
  process $11
    assign $4 [11:0] \sinewave_out [11:0]
    switch $1 [0]
      case 1'1
        assign $4 [11:0] \sinewave_in [11:0]
      case
        assign $4 [11:0] $2 [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:39"
  cell $dff $12
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $4 [11:0]
    connect \CLK \clk [0]
    connect \Q \sinewave_out
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:40"
  process $13
    assign $5 [11:0] \cosinewave_out [11:0]
    switch $1 [0]
      case 1'1
        assign $5 [11:0] \cosinewave_in [11:0]
      case
        assign $5 [11:0] $3 [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/mixer.py:40"
  cell $dff $14
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $5 [11:0]
    connect \CLK \clk [0]
    connect \Q \cosinewave_out
  end

connect \rf_out \rf_in_delayed_1 [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:41"
module \top.cic_sine

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:52"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator1

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:53"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator2

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:54"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator3

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:55"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator4

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:56"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator5

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:70"
  attribute \init 12'000000000000
  wire width 12 \count

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:48"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator_tmp

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:73"
  attribute \init 1'0
  wire width 1 \decimation_clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:72"
  attribute \init 1'0
  wire width 1 \valid_comb

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:49"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator_d_tmp

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:59"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb6

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:60"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb_d6

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:61"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb7

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:62"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb_d7

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:63"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb8

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:64"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb_d8

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:65"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb9

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:66"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb_d9

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:67"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb10

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:69"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \scaled_output

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:33"
  wire width 8 \gain

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:1008"
  wire width 1 input 0  \clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:34"
  wire width 12 input 1  signed \data_in

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:38"
  attribute \init 1'0
  wire width 1 output 2  \data_clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:37"
  attribute \init 12'000000000000
  wire width 12 output 3  signed \data_out

  wire width 65 $1

  wire width 65 $2

  wire width 65 $3

  wire width 65 $4

  wire width 65 $5

  wire width 1 $6

  wire width 1 $7

  wire width 13 $8

  wire width 13 $9

  wire width 65 $10

  wire width 65 $11

  wire width 65 $12

  wire width 65 $13

  wire width 65 $14

  wire width 9 $15

  wire width 64 $16

  wire width 12 $17

  wire width 64 $18

  wire width 1 $19

  wire width 1 $20

  wire width 64 $21

  wire width 64 $22

  wire width 64 $23

  wire width 64 $24

  wire width 64 $25

  wire width 64 $26

  wire width 64 $27

  wire width 64 $28

  wire width 64 $29

  wire width 64 $30

  wire width 64 $31

  wire width 12 $32

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:77"
  cell $add $33
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 12
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \data_in [11:0]
    connect \B \integrator1 [63:0]
    connect \Y $1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:78"
  cell $add $34
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator1 [63:0]
    connect \B \integrator2 [63:0]
    connect \Y $2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:79"
  cell $add $35
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator2 [63:0]
    connect \B \integrator3 [63:0]
    connect \Y $3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:80"
  cell $add $36
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator3 [63:0]
    connect \B \integrator4 [63:0]
    connect \Y $4
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:81"
  cell $add $37
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator4 [63:0]
    connect \B \integrator5 [63:0]
    connect \Y $5
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:85"
  cell $eq $38
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \count [11:0]
    connect \B 12'111111111111
    connect \Y $6
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:93"
  cell $eq $39
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \count [11:0]
    connect \B 12'100000000000
    connect \Y $7
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:96"
  cell $add $40
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A \count [11:0]
    connect \B 1'1
    connect \Y $8
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:101"
  cell $add $41
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A \count [11:0]
    connect \B 1'1
    connect \Y $9
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:112"
  cell $sub $42
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator_tmp [63:0]
    connect \B \integrator_d_tmp [63:0]
    connect \Y $10
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:115"
  cell $sub $43
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \comb6 [63:0]
    connect \B \comb_d6 [63:0]
    connect \Y $11
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:118"
  cell $sub $44
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \comb7 [63:0]
    connect \B \comb_d7 [63:0]
    connect \Y $12
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:121"
  cell $sub $45
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \comb8 [63:0]
    connect \B \comb_d8 [63:0]
    connect \Y $13
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:124"
  cell $sub $46
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \comb9 [63:0]
    connect \B \comb_d9 [63:0]
    connect \Y $14
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:128"
  cell $sub $47
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 9
    connect \A 6'110100
    connect \B {  }
    connect \Y $15
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:128"
  cell $sshr $48
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 64
    connect \A \comb10 [63:0]
    connect \B $15 [8:0]
    connect \Y $16
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:52"
  cell $dff $49
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $1 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:53"
  cell $dff $50
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $2 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:54"
  cell $dff $51
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $3 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:55"
  cell $dff $52
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $4 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator4
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:56"
  cell $dff $53
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $5 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator5
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:70"
  process $54
    assign $17 [11:0] \count [11:0]
    switch { $7 [0] $6 [0] }
      case 2'-1
        assign $17 [11:0] 12'000000000000
      case 2'1-
        assign $17 [11:0] $8 [11:0]
      case
        assign $17 [11:0] $9 [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:70"
  cell $dff $55
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $17 [11:0]
    connect \CLK \clk [0]
    connect \Q \count
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:48"
  process $56
    assign $18 [63:0] \integrator_tmp [63:0]
    switch { $7 [0] $6 [0] }
      case 2'-1
        assign $18 [63:0] \integrator5 [63:0]
      case 2'1-
      case
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:48"
  cell $dff $57
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $18 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator_tmp
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:73"
  process $58
    assign $19 [0] \decimation_clk [0]
    switch { $7 [0] $6 [0] }
      case 2'-1
        assign $19 [0] 1'1
      case 2'1-
        assign $19 [0] 1'0
      case
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:73"
  cell $dff $59
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D $19 [0]
    connect \CLK \clk [0]
    connect \Q \decimation_clk
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:72"
  process $60
    assign $20 [0] \valid_comb [0]
    switch { $7 [0] $6 [0] }
      case 2'-1
        assign $20 [0] 1'1
      case 2'1-
        assign $20 [0] 1'0
      case
        assign $20 [0] 1'0
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:72"
  cell $dff $61
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D $20 [0]
    connect \CLK \clk [0]
    connect \Q \valid_comb
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:38"
  cell $dff $62
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D \decimation_clk [0]
    connect \CLK \clk [0]
    connect \Q \data_clk
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:49"
  process $63
    assign $21 [63:0] \integrator_d_tmp [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $21 [63:0] \integrator_tmp [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:49"
  cell $dff $64
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $21 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator_d_tmp
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:59"
  process $65
    assign $22 [63:0] \comb6 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $22 [63:0] $10 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:59"
  cell $dff $66
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $22 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb6
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:60"
  process $67
    assign $23 [63:0] \comb_d6 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $23 [63:0] \comb6 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:60"
  cell $dff $68
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $23 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb_d6
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:61"
  process $69
    assign $24 [63:0] \comb7 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $24 [63:0] $11 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:61"
  cell $dff $70
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $24 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb7
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:62"
  process $71
    assign $25 [63:0] \comb_d7 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $25 [63:0] \comb7 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:62"
  cell $dff $72
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $25 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb_d7
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:63"
  process $73
    assign $26 [63:0] \comb8 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $26 [63:0] $12 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:63"
  cell $dff $74
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $26 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb8
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:64"
  process $75
    assign $27 [63:0] \comb_d8 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $27 [63:0] \comb8 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:64"
  cell $dff $76
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $27 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb_d8
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:65"
  process $77
    assign $28 [63:0] \comb9 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $28 [63:0] $13 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:65"
  cell $dff $78
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $28 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb9
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:66"
  process $79
    assign $29 [63:0] \comb_d9 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $29 [63:0] \comb9 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:66"
  cell $dff $80
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $29 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb_d9
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:67"
  process $81
    assign $30 [63:0] \comb10 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $30 [63:0] $14 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:67"
  cell $dff $82
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $30 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb10
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:69"
  process $83
    assign $31 [63:0] \scaled_output [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $31 [63:0] \comb10 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:69"
  cell $dff $84
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $31 [63:0]
    connect \CLK \clk [0]
    connect \Q \scaled_output
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:37"
  process $85
    assign $32 [11:0] \data_out [11:0]
    switch \valid_comb [0]
      case 1'1
        assign $32 [11:0] $16 [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:37"
  cell $dff $86
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $32 [11:0]
    connect \CLK \clk [0]
    connect \Q \data_out
  end

connect \gain 8'00000000

end

attribute \generator "Amaranth"
attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:41"
module \top.cic_cosine

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:52"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator1

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:53"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator2

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:54"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator3

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:55"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator4

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:56"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator5

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:70"
  attribute \init 12'000000000000
  wire width 12 \count

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:48"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator_tmp

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:73"
  attribute \init 1'0
  wire width 1 \decimation_clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:72"
  attribute \init 1'0
  wire width 1 \valid_comb

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:49"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \integrator_d_tmp

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:59"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb6

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:60"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb_d6

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:61"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb7

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:62"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb_d7

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:63"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb8

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:64"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb_d8

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:65"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb9

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:66"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb_d9

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:67"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \comb10

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:69"
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 signed \scaled_output

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:33"
  wire width 8 \gain

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:1008"
  wire width 1 input 0  \clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:34"
  wire width 12 input 1  signed \data_in

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:38"
  attribute \init 1'0
  wire width 1 output 2  \data_clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:37"
  attribute \init 12'000000000000
  wire width 12 output 3  signed \data_out

  wire width 65 $1

  wire width 65 $2

  wire width 65 $3

  wire width 65 $4

  wire width 65 $5

  wire width 1 $6

  wire width 1 $7

  wire width 13 $8

  wire width 13 $9

  wire width 65 $10

  wire width 65 $11

  wire width 65 $12

  wire width 65 $13

  wire width 65 $14

  wire width 9 $15

  wire width 64 $16

  wire width 12 $17

  wire width 64 $18

  wire width 1 $19

  wire width 1 $20

  wire width 64 $21

  wire width 64 $22

  wire width 64 $23

  wire width 64 $24

  wire width 64 $25

  wire width 64 $26

  wire width 64 $27

  wire width 64 $28

  wire width 64 $29

  wire width 64 $30

  wire width 64 $31

  wire width 12 $32

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:77"
  cell $add $33
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 12
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \data_in [11:0]
    connect \B \integrator1 [63:0]
    connect \Y $1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:78"
  cell $add $34
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator1 [63:0]
    connect \B \integrator2 [63:0]
    connect \Y $2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:79"
  cell $add $35
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator2 [63:0]
    connect \B \integrator3 [63:0]
    connect \Y $3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:80"
  cell $add $36
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator3 [63:0]
    connect \B \integrator4 [63:0]
    connect \Y $4
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:81"
  cell $add $37
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator4 [63:0]
    connect \B \integrator5 [63:0]
    connect \Y $5
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:85"
  cell $eq $38
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \count [11:0]
    connect \B 12'111111111111
    connect \Y $6
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:93"
  cell $eq $39
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \count [11:0]
    connect \B 12'100000000000
    connect \Y $7
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:96"
  cell $add $40
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A \count [11:0]
    connect \B 1'1
    connect \Y $8
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:101"
  cell $add $41
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A \count [11:0]
    connect \B 1'1
    connect \Y $9
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:112"
  cell $sub $42
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \integrator_tmp [63:0]
    connect \B \integrator_d_tmp [63:0]
    connect \Y $10
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:115"
  cell $sub $43
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \comb6 [63:0]
    connect \B \comb_d6 [63:0]
    connect \Y $11
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:118"
  cell $sub $44
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \comb7 [63:0]
    connect \B \comb_d7 [63:0]
    connect \Y $12
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:121"
  cell $sub $45
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \comb8 [63:0]
    connect \B \comb_d8 [63:0]
    connect \Y $13
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:124"
  cell $sub $46
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \comb9 [63:0]
    connect \B \comb_d9 [63:0]
    connect \Y $14
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:128"
  cell $sub $47
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 9
    connect \A 6'110100
    connect \B {  }
    connect \Y $15
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:128"
  cell $sshr $48
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 64
    connect \A \comb10 [63:0]
    connect \B $15 [8:0]
    connect \Y $16
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:52"
  cell $dff $49
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $1 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:53"
  cell $dff $50
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $2 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:54"
  cell $dff $51
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $3 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:55"
  cell $dff $52
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $4 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator4
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:56"
  cell $dff $53
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $5 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator5
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:70"
  process $54
    assign $17 [11:0] \count [11:0]
    switch { $7 [0] $6 [0] }
      case 2'-1
        assign $17 [11:0] 12'000000000000
      case 2'1-
        assign $17 [11:0] $8 [11:0]
      case
        assign $17 [11:0] $9 [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:70"
  cell $dff $55
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $17 [11:0]
    connect \CLK \clk [0]
    connect \Q \count
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:48"
  process $56
    assign $18 [63:0] \integrator_tmp [63:0]
    switch { $7 [0] $6 [0] }
      case 2'-1
        assign $18 [63:0] \integrator5 [63:0]
      case 2'1-
      case
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:48"
  cell $dff $57
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $18 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator_tmp
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:73"
  process $58
    assign $19 [0] \decimation_clk [0]
    switch { $7 [0] $6 [0] }
      case 2'-1
        assign $19 [0] 1'1
      case 2'1-
        assign $19 [0] 1'0
      case
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:73"
  cell $dff $59
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D $19 [0]
    connect \CLK \clk [0]
    connect \Q \decimation_clk
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:72"
  process $60
    assign $20 [0] \valid_comb [0]
    switch { $7 [0] $6 [0] }
      case 2'-1
        assign $20 [0] 1'1
      case 2'1-
        assign $20 [0] 1'0
      case
        assign $20 [0] 1'0
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:72"
  cell $dff $61
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D $20 [0]
    connect \CLK \clk [0]
    connect \Q \valid_comb
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:38"
  cell $dff $62
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D \decimation_clk [0]
    connect \CLK \clk [0]
    connect \Q \data_clk
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:49"
  process $63
    assign $21 [63:0] \integrator_d_tmp [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $21 [63:0] \integrator_tmp [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:49"
  cell $dff $64
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $21 [63:0]
    connect \CLK \clk [0]
    connect \Q \integrator_d_tmp
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:59"
  process $65
    assign $22 [63:0] \comb6 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $22 [63:0] $10 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:59"
  cell $dff $66
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $22 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb6
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:60"
  process $67
    assign $23 [63:0] \comb_d6 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $23 [63:0] \comb6 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:60"
  cell $dff $68
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $23 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb_d6
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:61"
  process $69
    assign $24 [63:0] \comb7 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $24 [63:0] $11 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:61"
  cell $dff $70
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $24 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb7
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:62"
  process $71
    assign $25 [63:0] \comb_d7 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $25 [63:0] \comb7 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:62"
  cell $dff $72
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $25 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb_d7
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:63"
  process $73
    assign $26 [63:0] \comb8 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $26 [63:0] $12 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:63"
  cell $dff $74
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $26 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb8
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:64"
  process $75
    assign $27 [63:0] \comb_d8 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $27 [63:0] \comb8 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:64"
  cell $dff $76
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $27 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb_d8
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:65"
  process $77
    assign $28 [63:0] \comb9 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $28 [63:0] $13 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:65"
  cell $dff $78
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $28 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb9
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:66"
  process $79
    assign $29 [63:0] \comb_d9 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $29 [63:0] \comb9 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:66"
  cell $dff $80
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $29 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb_d9
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:67"
  process $81
    assign $30 [63:0] \comb10 [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $30 [63:0] $14 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:67"
  cell $dff $82
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $30 [63:0]
    connect \CLK \clk [0]
    connect \Q \comb10
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:69"
  process $83
    assign $31 [63:0] \scaled_output [63:0]
    switch \valid_comb [0]
      case 1'1
        assign $31 [63:0] \comb10 [63:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:69"
  cell $dff $84
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1
    connect \D $31 [63:0]
    connect \CLK \clk [0]
    connect \Q \scaled_output
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:37"
  process $85
    assign $32 [11:0] \data_out [11:0]
    switch \valid_comb [0]
      case 1'1
        assign $32 [11:0] $16 [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/cic.py:37"
  cell $dff $86
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $32 [11:0]
    connect \CLK \clk [0]
    connect \Q \data_out
  end

connect \gain 8'00000000

end

attribute \generator "Amaranth"
attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:44"
module \top.amdemod

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:56"
  attribute \init 12'000000000000
  wire width 12 signed \mult_i_a

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:57"
  attribute \init 12'000000000000
  wire width 12 signed \mult_i_b

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:60"
  attribute \init 12'000000000000
  wire width 12 signed \mult_q_a

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:61"
  attribute \init 12'000000000000
  wire width 12 signed \mult_q_b

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:58"
  attribute \init 24'000000000000000000000000
  wire width 24 signed \mult_result_i

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:62"
  attribute \init 24'000000000000000000000000
  wire width 24 signed \mult_result_q

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:64"
  attribute \init 25'0000000000000000000000000
  wire width 25 signed \square_sum

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:65"
  wire width 13 signed \amdemod_d

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:31"
  wire width 26 \num

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:34"
  wire width 13 \result

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:1008"
  wire width 1 input 0  \clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:37"
  wire width 1 input 1  \enable

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:35"
  wire width 12 input 2  signed \inphase

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:36"
  wire width 12 input 3  signed \quadrature

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:40"
  attribute \init 12'000000000000
  wire width 12 output 4  \amdemod_out

  wire width 24 $1

  wire width 24 $2

  wire width 25 $3

  wire width 12 $4

  wire width 12 $5

  wire width 12 $6

  wire width 12 $7

  wire width 24 $8

  wire width 24 $9

  wire width 25 $10

  wire width 12 $11

  wire width 1 $12

  wire width 1 $13

  wire width 1 $14

  wire width 1 $15

  wire width 1 $16

  wire width 1 $17

  wire width 1 $18

  wire width 1 $19

  wire width 1 $20

  wire width 1 $21

  wire width 1 $22

  wire width 1 $23

  wire width 1 $24

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:52"
  cell \top.amdemod.sqrt \sqrt
    connect \port$67$0 $12 [0]
    connect \port$73$0 $13 [0]
    connect \port$79$0 $14 [0]
    connect \port$85$0 $15 [0]
    connect \port$91$0 $16 [0]
    connect \port$97$0 $17 [0]
    connect \port$103$0 $18 [0]
    connect \port$109$0 $19 [0]
    connect \port$115$0 $20 [0]
    connect \port$121$0 $21 [0]
    connect \port$127$0 $22 [0]
    connect \port$133$0 $23 [0]
    connect \port$139$0 $24 [0]
    connect \port$353$0 \square_sum [24:0]
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:72"
  cell $mul $25
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 12
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 24
    connect \A \mult_i_a [11:0]
    connect \B \mult_i_b [11:0]
    connect \Y $1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:73"
  cell $mul $26
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 12
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 24
    connect \A \mult_q_a [11:0]
    connect \B \mult_q_b [11:0]
    connect \Y $2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:74"
  cell $add $27
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 24
    parameter \B_WIDTH 24
    parameter \Y_WIDTH 25
    connect \A \mult_result_i [23:0]
    connect \B \mult_result_q [23:0]
    connect \Y $3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:56"
  process $28
    assign $4 [11:0] \mult_i_a [11:0]
    switch \enable [0]
      case 1'1
        assign $4 [11:0] \inphase [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:56"
  cell $dff $29
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $4 [11:0]
    connect \CLK \clk [0]
    connect \Q \mult_i_a
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:57"
  process $30
    assign $5 [11:0] \mult_i_b [11:0]
    switch \enable [0]
      case 1'1
        assign $5 [11:0] \inphase [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:57"
  cell $dff $31
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $5 [11:0]
    connect \CLK \clk [0]
    connect \Q \mult_i_b
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:60"
  process $32
    assign $6 [11:0] \mult_q_a [11:0]
    switch \enable [0]
      case 1'1
        assign $6 [11:0] \quadrature [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:60"
  cell $dff $33
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $6 [11:0]
    connect \CLK \clk [0]
    connect \Q \mult_q_a
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:61"
  process $34
    assign $7 [11:0] \mult_q_b [11:0]
    switch \enable [0]
      case 1'1
        assign $7 [11:0] \quadrature [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:61"
  cell $dff $35
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $7 [11:0]
    connect \CLK \clk [0]
    connect \Q \mult_q_b
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:58"
  process $36
    assign $8 [23:0] \mult_result_i [23:0]
    switch \enable [0]
      case 1'1
        assign $8 [23:0] $1 [23:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:58"
  cell $dff $37
    parameter \WIDTH 24
    parameter \CLK_POLARITY 1
    connect \D $8 [23:0]
    connect \CLK \clk [0]
    connect \Q \mult_result_i
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:62"
  process $38
    assign $9 [23:0] \mult_result_q [23:0]
    switch \enable [0]
      case 1'1
        assign $9 [23:0] $2 [23:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:62"
  cell $dff $39
    parameter \WIDTH 24
    parameter \CLK_POLARITY 1
    connect \D $9 [23:0]
    connect \CLK \clk [0]
    connect \Q \mult_result_q
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:64"
  process $40
    assign $10 [24:0] \square_sum [24:0]
    switch \enable [0]
      case 1'1
        assign $10 [24:0] $3 [24:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:64"
  cell $dff $41
    parameter \WIDTH 25
    parameter \CLK_POLARITY 1
    connect \D $10 [24:0]
    connect \CLK \clk [0]
    connect \Q \square_sum
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:40"
  process $42
    assign $11 [11:0] \amdemod_out [11:0]
    switch \enable [0]
      case 1'1
        assign $11 [11:0] { $13 [0] $14 [0] $15 [0] $16 [0] $17 [0] $18 [0] $19 [0] $20 [0] $21 [0] $22 [0] $23 [0] $24 [0] }
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/amdemod.py:40"
  cell $dff $43
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $11 [11:0]
    connect \CLK \clk [0]
    connect \Q \amdemod_out
  end

connect \amdemod_d { $12 [0] $13 [0] $14 [0] $15 [0] $16 [0] $17 [0] $18 [0] $19 [0] $20 [0] $21 [0] $22 [0] $23 [0] $24 [0] }
connect \num { \square_sum [24] \square_sum [24:0] }
connect \result { $12 [0] $13 [0] $14 [0] $15 [0] $16 [0] $17 [0] $18 [0] $19 [0] $20 [0] $21 [0] $22 [0] $23 [0] $24 [0] }

end

attribute \generator "Amaranth"
attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:40"
module \top.amdemod.sqrt

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:31"
  wire width 26 \num

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$2

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$3

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$4

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$5

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$6

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$7

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$8

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$9

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$10

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$11

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$12

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$13

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$14

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$15

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$16

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$17

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$18

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$19

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$20

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$21

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$22

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$23

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$24

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$25

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$26

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$27

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$28

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$29

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$30

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$31

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$32

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$33

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$34

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$35

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$36

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$37

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$38

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$39

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$40

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$41

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$42

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$43

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$44

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$45

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$46

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$47

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$48

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$49

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$50

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$51

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$52

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$53

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$54

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$55

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$56

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$57

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$58

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$59

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$60

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$61

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$62

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$63

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:47"
  wire width 15 \$signal$64

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:46"
  wire width 15 \$signal$65

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:44"
  wire width 26 \$signal$66

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  wire width 15 \$signal$67

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:45"
  wire width 13 \$signal$68

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:34"
  wire width 13 \result

  wire width 1 output 0  \port$67$0

  wire width 1 output 1  \port$73$0

  wire width 1 output 2  \port$79$0

  wire width 1 output 3  \port$85$0

  wire width 1 output 4  \port$91$0

  wire width 1 output 5  \port$97$0

  wire width 1 output 6  \port$103$0

  wire width 1 output 7  \port$109$0

  wire width 1 output 8  \port$115$0

  wire width 1 output 9  \port$121$0

  wire width 1 output 10  \port$127$0

  wire width 1 output 11  \port$133$0

  wire width 1 output 12  \port$139$0

  wire width 25 input 13  \port$353$0

  wire width 1 $1

  wire width 16 $2

  wire width 16 $3

  wire width 1 $4

  wire width 1 $5

  wire width 16 $6

  wire width 16 $7

  wire width 1 $8

  wire width 1 $9

  wire width 16 $10

  wire width 16 $11

  wire width 1 $12

  wire width 1 $13

  wire width 16 $14

  wire width 16 $15

  wire width 1 $16

  wire width 1 $17

  wire width 16 $18

  wire width 16 $19

  wire width 1 $20

  wire width 1 $21

  wire width 16 $22

  wire width 16 $23

  wire width 1 $24

  wire width 1 $25

  wire width 16 $26

  wire width 16 $27

  wire width 1 $28

  wire width 1 $29

  wire width 16 $30

  wire width 16 $31

  wire width 1 $32

  wire width 1 $33

  wire width 16 $34

  wire width 16 $35

  wire width 1 $36

  wire width 1 $37

  wire width 16 $38

  wire width 16 $39

  wire width 1 $40

  wire width 1 $41

  wire width 16 $42

  wire width 16 $43

  wire width 1 $44

  wire width 1 $45

  wire width 16 $46

  wire width 16 $47

  wire width 1 $48

  wire width 1 $49

  wire width 16 $50

  wire width 16 $51

  wire width 1 $52

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $53
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A {  }
    connect \B 1'1
    connect \Y $1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $54
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A { \port$353$0 [24] \port$353$0 [24] }
    connect \B 1'1
    connect \Y $2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $55
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A { \port$353$0 [24] \port$353$0 [24] }
    connect \B 1'1
    connect \Y $3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$7 [14]
    connect \Y $4
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $57
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$7 [14]
    connect \B 1'1
    connect \Y $5
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $58
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 16
    connect \A { \$signal$7 [12:0] \port$353$0 [23:22] }
    connect \B { $4 [0] \$signal$7 [14] 1'1 }
    connect \Y $6
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $59
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 16
    connect \A { \$signal$7 [12:0] \port$353$0 [23:22] }
    connect \B { $4 [0] \$signal$7 [14] 1'1 }
    connect \Y $7
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$12 [14]
    connect \Y $8
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $61
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$12 [14]
    connect \B 1'1
    connect \Y $9
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $62
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A { \$signal$12 [12:0] \port$353$0 [21:20] }
    connect \B { $4 [0] $8 [0] \$signal$12 [14] 1'1 }
    connect \Y $10
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $63
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A { \$signal$12 [12:0] \port$353$0 [21:20] }
    connect \B { $4 [0] $8 [0] \$signal$12 [14] 1'1 }
    connect \Y $11
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$17 [14]
    connect \Y $12
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $65
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$17 [14]
    connect \B 1'1
    connect \Y $13
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $66
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 16
    connect \A { \$signal$17 [12:0] \port$353$0 [19:18] }
    connect \B { $4 [0] $8 [0] $12 [0] \$signal$17 [14] 1'1 }
    connect \Y $14
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $67
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 16
    connect \A { \$signal$17 [12:0] \port$353$0 [19:18] }
    connect \B { $4 [0] $8 [0] $12 [0] \$signal$17 [14] 1'1 }
    connect \Y $15
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$22 [14]
    connect \Y $16
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $69
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$22 [14]
    connect \B 1'1
    connect \Y $17
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $70
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 16
    connect \A { \$signal$22 [12:0] \port$353$0 [17:16] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] \$signal$22 [14] 1'1 }
    connect \Y $18
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $71
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 16
    connect \A { \$signal$22 [12:0] \port$353$0 [17:16] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] \$signal$22 [14] 1'1 }
    connect \Y $19
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$27 [14]
    connect \Y $20
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $73
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$27 [14]
    connect \B 1'1
    connect \Y $21
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $74
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 16
    connect \A { \$signal$27 [12:0] \port$353$0 [15:14] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] \$signal$27 [14] 1'1 }
    connect \Y $22
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $75
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 16
    connect \A { \$signal$27 [12:0] \port$353$0 [15:14] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] \$signal$27 [14] 1'1 }
    connect \Y $23
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$32 [14]
    connect \Y $24
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $77
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$32 [14]
    connect \B 1'1
    connect \Y $25
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $78
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 16
    connect \A { \$signal$32 [12:0] \port$353$0 [13:12] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] \$signal$32 [14] 1'1 }
    connect \Y $26
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $79
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 16
    connect \A { \$signal$32 [12:0] \port$353$0 [13:12] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] \$signal$32 [14] 1'1 }
    connect \Y $27
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$37 [14]
    connect \Y $28
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $81
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$37 [14]
    connect \B 1'1
    connect \Y $29
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $82
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 16
    connect \A { \$signal$37 [12:0] \port$353$0 [11:10] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] \$signal$37 [14] 1'1 }
    connect \Y $30
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $83
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 16
    connect \A { \$signal$37 [12:0] \port$353$0 [11:10] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] \$signal$37 [14] 1'1 }
    connect \Y $31
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$42 [14]
    connect \Y $32
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $85
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$42 [14]
    connect \B 1'1
    connect \Y $33
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $86
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 16
    connect \A { \$signal$42 [12:0] \port$353$0 [9:8] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] \$signal$42 [14] 1'1 }
    connect \Y $34
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $87
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 16
    connect \A { \$signal$42 [12:0] \port$353$0 [9:8] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] \$signal$42 [14] 1'1 }
    connect \Y $35
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$47 [14]
    connect \Y $36
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $89
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$47 [14]
    connect \B 1'1
    connect \Y $37
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $90
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 16
    connect \A { \$signal$47 [12:0] \port$353$0 [7:6] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] \$signal$47 [14] 1'1 }
    connect \Y $38
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $91
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 16
    connect \A { \$signal$47 [12:0] \port$353$0 [7:6] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] \$signal$47 [14] 1'1 }
    connect \Y $39
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$52 [14]
    connect \Y $40
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $93
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$52 [14]
    connect \B 1'1
    connect \Y $41
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $94
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 16
    connect \A { \$signal$52 [12:0] \port$353$0 [5:4] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] \$signal$52 [14] 1'1 }
    connect \Y $42
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $95
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 16
    connect \A { \$signal$52 [12:0] \port$353$0 [5:4] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] \$signal$52 [14] 1'1 }
    connect \Y $43
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$57 [14]
    connect \Y $44
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $97
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$57 [14]
    connect \B 1'1
    connect \Y $45
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $98
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 16
    connect \A { \$signal$57 [12:0] \port$353$0 [3:2] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] \$signal$57 [14] 1'1 }
    connect \Y $46
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $99
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 16
    connect \A { \$signal$57 [12:0] \port$353$0 [3:2] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] \$signal$57 [14] 1'1 }
    connect \Y $47
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$62 [14]
    connect \Y $48
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:69"
  cell $eq $101
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$62 [14]
    connect \B 1'1
    connect \Y $49
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:70"
  cell $add $102
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 16
    connect \A { \$signal$62 [12:0] \port$353$0 [1:0] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] $48 [0] \$signal$62 [14] 1'1 }
    connect \Y $50
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:72"
  cell $sub $103
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 16
    connect \A { \$signal$62 [12:0] \port$353$0 [1:0] }
    connect \B { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] $48 [0] \$signal$62 [14] 1'1 }
    connect \Y $51
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:74"
  cell $not $104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \$signal$67 [14]
    connect \Y $52
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $105
    assign \$signal$7 [14:0] 15'000000000000000
    switch $1 [0]
      case 1'1
        assign \$signal$7 [14:0] $2 [14:0]
      case
        assign \$signal$7 [14:0] $3 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $106
    assign \$signal$12 [14:0] 15'000000000000000
    switch $5 [0]
      case 1'1
        assign \$signal$12 [14:0] $6 [14:0]
      case
        assign \$signal$12 [14:0] $7 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $107
    assign \$signal$17 [14:0] 15'000000000000000
    switch $9 [0]
      case 1'1
        assign \$signal$17 [14:0] $10 [14:0]
      case
        assign \$signal$17 [14:0] $11 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $108
    assign \$signal$22 [14:0] 15'000000000000000
    switch $13 [0]
      case 1'1
        assign \$signal$22 [14:0] $14 [14:0]
      case
        assign \$signal$22 [14:0] $15 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $109
    assign \$signal$27 [14:0] 15'000000000000000
    switch $17 [0]
      case 1'1
        assign \$signal$27 [14:0] $18 [14:0]
      case
        assign \$signal$27 [14:0] $19 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $110
    assign \$signal$32 [14:0] 15'000000000000000
    switch $21 [0]
      case 1'1
        assign \$signal$32 [14:0] $22 [14:0]
      case
        assign \$signal$32 [14:0] $23 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $111
    assign \$signal$37 [14:0] 15'000000000000000
    switch $25 [0]
      case 1'1
        assign \$signal$37 [14:0] $26 [14:0]
      case
        assign \$signal$37 [14:0] $27 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $112
    assign \$signal$42 [14:0] 15'000000000000000
    switch $29 [0]
      case 1'1
        assign \$signal$42 [14:0] $30 [14:0]
      case
        assign \$signal$42 [14:0] $31 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $113
    assign \$signal$47 [14:0] 15'000000000000000
    switch $33 [0]
      case 1'1
        assign \$signal$47 [14:0] $34 [14:0]
      case
        assign \$signal$47 [14:0] $35 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $114
    assign \$signal$52 [14:0] 15'000000000000000
    switch $37 [0]
      case 1'1
        assign \$signal$52 [14:0] $38 [14:0]
      case
        assign \$signal$52 [14:0] $39 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $115
    assign \$signal$57 [14:0] 15'000000000000000
    switch $41 [0]
      case 1'1
        assign \$signal$57 [14:0] $42 [14:0]
      case
        assign \$signal$57 [14:0] $43 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $116
    assign \$signal$62 [14:0] 15'000000000000000
    switch $45 [0]
      case 1'1
        assign \$signal$62 [14:0] $46 [14:0]
      case
        assign \$signal$62 [14:0] $47 [14:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/sqrt_combinatorial.py:48"
  process $117
    assign \$signal$67 [14:0] 15'000000000000000
    switch $49 [0]
      case 1'1
        assign \$signal$67 [14:0] $50 [14:0]
      case
        assign \$signal$67 [14:0] $51 [14:0]
    end
  end

connect \$signal { \port$353$0 [24] \port$353$0 [24:0] }
connect \num { \port$353$0 [24] \port$353$0 [24:0] }
connect \$signal$2 13'0000000000000
connect \$signal$3 15'000000000000000
connect \$signal$4 15'000000000000001
connect \$signal$5 { 13'0000000000000 \port$353$0 [24] \port$353$0 [24] }
connect \$signal$6 { \port$353$0 [23:0] 2'00 }
connect \$signal$8 { 12'000000000000 $4 [0] }
connect \$signal$9 { 12'000000000000 $4 [0] \$signal$7 [14] 1'1 }
connect \$signal$10 { \$signal$7 [12:0] \port$353$0 [23:22] }
connect \$signal$11 { \port$353$0 [21:0] 4'0000 }
connect \$signal$13 { 11'00000000000 $4 [0] $8 [0] }
connect \$signal$14 { 11'00000000000 $4 [0] $8 [0] \$signal$12 [14] 1'1 }
connect \$signal$15 { \$signal$12 [12:0] \port$353$0 [21:20] }
connect \$signal$16 { \port$353$0 [19:0] 6'000000 }
connect \$signal$18 { 10'0000000000 $4 [0] $8 [0] $12 [0] }
connect \$signal$19 { 10'0000000000 $4 [0] $8 [0] $12 [0] \$signal$17 [14] 1'1 }
connect \$signal$20 { \$signal$17 [12:0] \port$353$0 [19:18] }
connect \$signal$21 { \port$353$0 [17:0] 8'00000000 }
connect \$signal$23 { 9'000000000 $4 [0] $8 [0] $12 [0] $16 [0] }
connect \$signal$24 { 9'000000000 $4 [0] $8 [0] $12 [0] $16 [0] \$signal$22 [14] 1'1 }
connect \$signal$25 { \$signal$22 [12:0] \port$353$0 [17:16] }
connect \$signal$26 { \port$353$0 [15:0] 10'0000000000 }
connect \$signal$28 { 8'00000000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] }
connect \$signal$29 { 8'00000000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] \$signal$27 [14] 1'1 }
connect \$signal$30 { \$signal$27 [12:0] \port$353$0 [15:14] }
connect \$signal$31 { \port$353$0 [13:0] 12'000000000000 }
connect \$signal$33 { 7'0000000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] }
connect \$signal$34 { 7'0000000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] \$signal$32 [14] 1'1 }
connect \$signal$35 { \$signal$32 [12:0] \port$353$0 [13:12] }
connect \$signal$36 { \port$353$0 [11:0] 14'00000000000000 }
connect \$signal$38 { 6'000000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] }
connect \$signal$39 { 6'000000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] \$signal$37 [14] 1'1 }
connect \$signal$40 { \$signal$37 [12:0] \port$353$0 [11:10] }
connect \$signal$41 { \port$353$0 [9:0] 16'0000000000000000 }
connect \$signal$43 { 5'00000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] }
connect \$signal$44 { 5'00000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] \$signal$42 [14] 1'1 }
connect \$signal$45 { \$signal$42 [12:0] \port$353$0 [9:8] }
connect \$signal$46 { \port$353$0 [7:0] 18'000000000000000000 }
connect \$signal$48 { 4'0000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] }
connect \$signal$49 { 4'0000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] \$signal$47 [14] 1'1 }
connect \$signal$50 { \$signal$47 [12:0] \port$353$0 [7:6] }
connect \$signal$51 { \port$353$0 [5:0] 20'00000000000000000000 }
connect \$signal$53 { 3'000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] }
connect \$signal$54 { 3'000 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] \$signal$52 [14] 1'1 }
connect \$signal$55 { \$signal$52 [12:0] \port$353$0 [5:4] }
connect \$signal$56 { \port$353$0 [3:0] 22'0000000000000000000000 }
connect \$signal$58 { 2'00 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] }
connect \$signal$59 { 2'00 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] \$signal$57 [14] 1'1 }
connect \$signal$60 { \$signal$57 [12:0] \port$353$0 [3:2] }
connect \$signal$61 { \port$353$0 [1:0] 24'000000000000000000000000 }
connect \$signal$63 { 1'0 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] $48 [0] }
connect \$signal$64 { 1'0 $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] $48 [0] \$signal$62 [14] 1'1 }
connect \$signal$65 { \$signal$62 [12:0] \port$353$0 [1:0] }
connect \$signal$66 26'00000000000000000000000000
connect \$signal$68 { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] $48 [0] $52 [0] }
connect \result { $4 [0] $8 [0] $12 [0] $16 [0] $20 [0] $24 [0] $28 [0] $32 [0] $36 [0] $40 [0] $44 [0] $48 [0] $52 [0] }
connect \port$67$0 $4 [0]
connect \port$73$0 $8 [0]
connect \port$79$0 $12 [0]
connect \port$85$0 $16 [0]
connect \port$91$0 $20 [0]
connect \port$97$0 $24 [0]
connect \port$103$0 $28 [0]
connect \port$109$0 $32 [0]
connect \port$115$0 $36 [0]
connect \port$121$0 $40 [0]
connect \port$127$0 $44 [0]
connect \port$133$0 $48 [0]
connect \port$139$0 $52 [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:40"
module \top.pwm

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:44"
  attribute \init 10'0000000000
  wire width 10 \count

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:43"
  attribute \init 12'000000000000
  wire width 12 \data_in_reg

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:1008"
  wire width 1 input 0  \clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:33"
  wire width 12 input 1  \data_in

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:36"
  attribute \init 1'0
  wire width 1 output 2  \pwm_out

  wire width 11 $1

  wire width 1 $2

  wire width 13 $3

  wire width 1 $4

  wire width 12 $5

  wire width 1 $6

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:47"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \count [9:0]
    connect \B 1'1
    connect \Y $1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:50"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 1
    connect \A \count [9:0]
    connect \B {  }
    connect \Y $2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:51"
  cell $add $9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 13
    connect \A \data_in [11:0]
    connect \B 10'1000000000
    connect \Y $3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:54"
  cell $gt $10
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \count [9:0]
    connect \B \data_in_reg [9:0]
    connect \Y $4
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:44"
  cell $dff $11
    parameter \WIDTH 10
    parameter \CLK_POLARITY 1
    connect \D $1 [9:0]
    connect \CLK \clk [0]
    connect \Q \count
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:43"
  process $12
    assign $5 [11:0] \data_in_reg [11:0]
    switch $2 [0]
      case 1'1
        assign $5 [11:0] $3 [11:0]
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:43"
  cell $dff $13
    parameter \WIDTH 12
    parameter \CLK_POLARITY 1
    connect \D $5 [11:0]
    connect \CLK \clk [0]
    connect \Q \data_in_reg
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:36"
  process $14
    assign $6 [0] \pwm_out [0]
    switch $4 [0]
      case 1'1
        assign $6 [0] 1'0
      case
        assign $6 [0] 1'1
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/pwm.py:36"
  cell $dff $15
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D $6 [0]
    connect \CLK \clk [0]
    connect \Q \pwm_out
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:34"
module \top.uart_rx

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:44"
  attribute \init 8'00000000
  wire width 8 \UartClk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:49"
  attribute \init 1'0
  wire width 1 \r_Rx_DV

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:51"
  attribute \init 1'0
  wire width 1 \r_Rx_DV_last

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:42"
  attribute \init 1'1
  wire width 1 \r_Rx_Data_R

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:43"
  attribute \init 1'1
  wire width 1 \r_Rx_Data

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:50"
  attribute \init 3'000
  wire width 3 \r_SM_Main

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:46"
  attribute \init 16'0000000000000000
  wire width 16 \r_Clock_Count

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:47"
  attribute \init 3'000
  wire width 3 \r_Bit_Index

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:48"
  attribute \init 8'00000000
  wire width 8 \r_Rx_Byte

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:27"
  wire width 1 input 0  \i_Rx_Serial

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:1008"
  wire width 1 input 1  \clk

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:29"
  attribute \init 1'0
  wire width 1 output 2  \o_Rx_DV

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:30"
  attribute \init 8'00000000
  wire width 8 output 3  \o_Rx_Byte

  wire width 9 $1

  wire width 1 $2

  wire width 1 $3

  wire width 1 $4

  wire width 1 $5

  wire width 1 $6

  wire width 17 $7

  wire width 1 $8

  wire width 17 $9

  wire width 1 $10

  wire width 4 $11

  wire width 1 $12

  wire width 17 $13

  wire width 1 $14

  wire width 16 $15

  wire width 3 $16

  wire width 3 $17

  wire width 8 $18

  wire width 8 $19

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:54"
  cell $add $20
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \UartClk [7:0]
    connect \B 1'1
    connect \Y $1
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:55"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_Rx_DV_last [0]
    connect \Y $2
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:55"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_Rx_DV [0]
    connect \B $2 [0]
    connect \Y $3
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:79"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 1
    connect \A \r_Rx_Data [0]
    connect \B {  }
    connect \Y $4
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:86"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \r_Clock_Count [15:0]
    connect \B 7'1101100
    connect \Y $5
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:87"
  cell $eq $25
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 1
    connect \A \r_Rx_Data [0]
    connect \B {  }
    connect \Y $6
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:96"
  cell $add $26
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A \r_Clock_Count [15:0]
    connect \B 1'1
    connect \Y $7
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:101"
  cell $lt $27
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \r_Clock_Count [15:0]
    connect \B 8'11011000
    connect \Y $8
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:103"
  cell $add $28
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A \r_Clock_Count [15:0]
    connect \B 1'1
    connect \Y $9
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:111"
  cell $lt $29
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \r_Bit_Index [2:0]
    connect \B 3'111
    connect \Y $10
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:113"
  cell $add $30
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \r_Bit_Index [2:0]
    connect \B 1'1
    connect \Y $11
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:122"
  cell $lt $31
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \r_Clock_Count [15:0]
    connect \B 8'11011000
    connect \Y $12
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:124"
  cell $add $32
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A \r_Clock_Count [15:0]
    connect \B 1'1
    connect \Y $13
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:44"
  cell $dff $33
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1
    connect \D $1 [7:0]
    connect \CLK \clk [0]
    connect \Q \UartClk
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:29"
  cell $dff $34
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D $3 [0]
    connect \CLK \clk [0]
    connect \Q \o_Rx_DV
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:51"
  cell $dff $35
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D \r_Rx_DV [0]
    connect \CLK \clk [0]
    connect \Q \r_Rx_DV_last
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:42"
  cell $dff $36
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D \i_Rx_Serial [0]
    connect \CLK \clk [0]
    connect \Q \r_Rx_Data_R
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:43"
  cell $dff $37
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D \r_Rx_Data_R [0]
    connect \CLK \clk [0]
    connect \Q \r_Rx_Data
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:49"
  process $38
    assign $14 [0] \r_Rx_DV [0]
    switch \r_SM_Main [2:0]
      case 3'000
        assign $14 [0] 1'0
      case 3'001
      case 3'010
      case 3'011
        switch $12 [0]
          case 1'1
          case
            assign $14 [0] 1'1
        end
      case 3'100
        assign $14 [0] 1'0
      case
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:49"
  cell $dff $39
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    connect \D $14 [0]
    connect \CLK \clk [0]
    connect \Q \r_Rx_DV
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:46"
  process $40
    assign $15 [15:0] \r_Clock_Count [15:0]
    switch \r_SM_Main [2:0]
      case 3'000
        assign $15 [15:0] 16'0000000000000000
      case 3'001
        switch $5 [0]
          case 1'1
            switch $6 [0]
              case 1'1
                assign $15 [15:0] 16'0000000000000000
              case
            end
          case
            assign $15 [15:0] $7 [15:0]
        end
      case 3'010
        switch $8 [0]
          case 1'1
            assign $15 [15:0] $9 [15:0]
          case
            assign $15 [15:0] 16'0000000000000000
        end
      case 3'011
        switch $12 [0]
          case 1'1
            assign $15 [15:0] $13 [15:0]
          case
            assign $15 [15:0] 16'0000000000000000
        end
      case 3'100
      case
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:46"
  cell $dff $41
    parameter \WIDTH 16
    parameter \CLK_POLARITY 1
    connect \D $15 [15:0]
    connect \CLK \clk [0]
    connect \Q \r_Clock_Count
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:47"
  process $42
    assign $16 [2:0] \r_Bit_Index [2:0]
    switch \r_SM_Main [2:0]
      case 3'000
        assign $16 [2:0] 3'000
      case 3'001
      case 3'010
        switch $8 [0]
          case 1'1
          case
            switch $10 [0]
              case 1'1
                assign $16 [2:0] $11 [2:0]
              case
                assign $16 [2:0] 3'000
            end
        end
      case 3'011
      case 3'100
      case
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:47"
  cell $dff $43
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1
    connect \D $16 [2:0]
    connect \CLK \clk [0]
    connect \Q \r_Bit_Index
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:50"
  process $44
    assign $17 [2:0] \r_SM_Main [2:0]
    switch \r_SM_Main [2:0]
      case 3'000
        switch $4 [0]
          case 1'1
            assign $17 [2:0] 3'001
          case
            assign $17 [2:0] 3'000
        end
      case 3'001
        switch $5 [0]
          case 1'1
            switch $6 [0]
              case 1'1
                assign $17 [2:0] 3'010
              case
                assign $17 [2:0] 3'000
            end
          case
            assign $17 [2:0] 3'001
        end
      case 3'010
        switch $8 [0]
          case 1'1
            assign $17 [2:0] 3'010
          case
            switch $10 [0]
              case 1'1
                assign $17 [2:0] 3'010
              case
                assign $17 [2:0] 3'011
            end
        end
      case 3'011
        switch $12 [0]
          case 1'1
            assign $17 [2:0] 3'011
          case
            assign $17 [2:0] 3'100
        end
      case 3'100
        assign $17 [2:0] 3'000
      case
        assign $17 [2:0] 3'000
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:50"
  cell $dff $45
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1
    connect \D $17 [2:0]
    connect \CLK \clk [0]
    connect \Q \r_SM_Main
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:48"
  process $46
    assign $18 [7:0] \r_Rx_Byte [7:0]
    switch \r_SM_Main [2:0]
      case 3'000
      case 3'001
      case 3'010
        switch $8 [0]
          case 1'1
          case
            switch \r_Bit_Index [2:0]
              case 3'000
                assign $18 [0] \r_Rx_Data [0]
              case 3'001
                assign $18 [1] \r_Rx_Data [0]
              case 3'010
                assign $18 [2] \r_Rx_Data [0]
              case 3'011
                assign $18 [3] \r_Rx_Data [0]
              case 3'100
                assign $18 [4] \r_Rx_Data [0]
              case 3'101
                assign $18 [5] \r_Rx_Data [0]
              case 3'110
                assign $18 [6] \r_Rx_Data [0]
              case 3'111
                assign $18 [7] \r_Rx_Data [0]
            end
        end
      case 3'011
      case 3'100
      case
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:48"
  cell $dff $47
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1
    connect \D $18 [7:0]
    connect \CLK \clk [0]
    connect \Q \r_Rx_Byte
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:30"
  process $48
    assign $19 [7:0] \o_Rx_Byte [7:0]
    switch \r_SM_Main [2:0]
      case 3'000
      case 3'001
      case 3'010
      case 3'011
        switch $12 [0]
          case 1'1
          case
            assign $19 [7:0] \r_Rx_Byte [7:0]
        end
      case 3'100
      case
    end
  end

  attribute \src "/home/user/SDR-HLS/2.HLSImplementation/top/uart_rx.py:30"
  cell $dff $49
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1
    connect \D $19 [7:0]
    connect \CLK \clk [0]
    connect \Q \o_Rx_Byte
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:922"
module \top.cd_sync

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:918"
  wire width 1 \clk25_0__i

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:969"
  wire width 1 \gsr0

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:970"
  wire width 1 \gsr1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:918"
  wire width 1 input 0  \clk

  wire width 1 $1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:998"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \Y $1
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:998"
  cell \FD1S3AX \U$0
    parameter \GSR "DISABLED"
    connect \CK \clk [0]
    connect \D $1 [0]
    connect \Q \gsr0
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:999"
  cell \FD1S3AX \U$1
    parameter \GSR "DISABLED"
    connect \CK \clk [0]
    connect \D \gsr0 [0]
    connect \Q \gsr1
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:1003"
  cell \SGSR \U$2
    connect \CLK \clk [0]
    connect \GSR \gsr1 [0]
  end

connect \clk25_0__i \clk [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_antenna_0__rf_in

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \antenna_0__rf_in__i

  wire width 1 input 1  \antenna_0__rf_in__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:41"
  cell \top.pin_antenna_0__rf_in.buf \buf
    connect \i \antenna_0__rf_in__i [0]
    connect \antenna_0__rf_in__io \antenna_0__rf_in__io [0]
  end

connect \i \antenna_0__rf_in__i [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_antenna_0__rf_in.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \antenna_0__rf_in__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_antenna_0__rf_in.buf.buf \buf
    connect \i \i$1 [0]
    connect \antenna_0__rf_in__io \antenna_0__rf_in__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:72"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i$1 [0]
    connect \B 1'0
    connect \Y \i
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_antenna_0__rf_in.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \antenna_0__rf_in__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:41"
  cell \IB \buf0
    connect \O \i
    connect \I \antenna_0__rf_in__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_pwm_0__pwm_out_p1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_p1__o

  wire width 1 output 0  \pwm_0__pwm_out_p1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_pwm_0__pwm_out_p1.buf \buf
    connect \pwm_0__pwm_out_p1__io \pwm_0__pwm_out_p1__io [0]
  end

connect \o 1'0
connect \pwm_0__pwm_out_p1__o 1'0

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_pwm_0__pwm_out_p1.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  wire width 1 output 0  \pwm_0__pwm_out_p1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_pwm_0__pwm_out_p1.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \pwm_0__pwm_out_p1__io \pwm_0__pwm_out_p1__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \o$1 1'0
connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_pwm_0__pwm_out_p1.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \pwm_0__pwm_out_p1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \pwm_0__pwm_out_p1__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_pwm_0__pwm_out_p2

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_p2__o

  wire width 1 output 0  \pwm_0__pwm_out_p2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_pwm_0__pwm_out_p2.buf \buf
    connect \pwm_0__pwm_out_p2__io \pwm_0__pwm_out_p2__io [0]
  end

connect \o 1'0
connect \pwm_0__pwm_out_p2__o 1'0

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_pwm_0__pwm_out_p2.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  wire width 1 output 0  \pwm_0__pwm_out_p2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_pwm_0__pwm_out_p2.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \pwm_0__pwm_out_p2__io \pwm_0__pwm_out_p2__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \o$1 1'0
connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_pwm_0__pwm_out_p2.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \pwm_0__pwm_out_p2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \pwm_0__pwm_out_p2__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_pwm_0__pwm_out_p3

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_p3__o

  wire width 1 output 0  \pwm_0__pwm_out_p3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_pwm_0__pwm_out_p3.buf \buf
    connect \pwm_0__pwm_out_p3__io \pwm_0__pwm_out_p3__io [0]
  end

connect \o 1'0
connect \pwm_0__pwm_out_p3__o 1'0

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_pwm_0__pwm_out_p3.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  wire width 1 output 0  \pwm_0__pwm_out_p3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_pwm_0__pwm_out_p3.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \pwm_0__pwm_out_p3__io \pwm_0__pwm_out_p3__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \o$1 1'0
connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_pwm_0__pwm_out_p3.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \pwm_0__pwm_out_p3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \pwm_0__pwm_out_p3__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_pwm_0__pwm_out_p4

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_p4__o

  wire width 1 output 0  \pwm_0__pwm_out_p4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_pwm_0__pwm_out_p4.buf \buf
    connect \pwm_0__pwm_out_p4__io \pwm_0__pwm_out_p4__io [0]
  end

connect \o 1'0
connect \pwm_0__pwm_out_p4__o 1'0

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_pwm_0__pwm_out_p4.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  wire width 1 output 0  \pwm_0__pwm_out_p4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_pwm_0__pwm_out_p4.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \pwm_0__pwm_out_p4__io \pwm_0__pwm_out_p4__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \o$1 1'0
connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_pwm_0__pwm_out_p4.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \pwm_0__pwm_out_p4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \pwm_0__pwm_out_p4__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_pwm_0__pwm_out_n1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_n1__o

  wire width 1 output 0  \pwm_0__pwm_out_n1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_pwm_0__pwm_out_n1.buf \buf
    connect \pwm_0__pwm_out_n1__io \pwm_0__pwm_out_n1__io [0]
  end

connect \o 1'0
connect \pwm_0__pwm_out_n1__o 1'0

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_pwm_0__pwm_out_n1.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  wire width 1 output 0  \pwm_0__pwm_out_n1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_pwm_0__pwm_out_n1.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \pwm_0__pwm_out_n1__io \pwm_0__pwm_out_n1__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \o$1 1'0
connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_pwm_0__pwm_out_n1.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \pwm_0__pwm_out_n1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \pwm_0__pwm_out_n1__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_pwm_0__pwm_out_n2

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_n2__o

  wire width 1 output 0  \pwm_0__pwm_out_n2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_pwm_0__pwm_out_n2.buf \buf
    connect \pwm_0__pwm_out_n2__io \pwm_0__pwm_out_n2__io [0]
  end

connect \o 1'0
connect \pwm_0__pwm_out_n2__o 1'0

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_pwm_0__pwm_out_n2.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  wire width 1 output 0  \pwm_0__pwm_out_n2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_pwm_0__pwm_out_n2.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \pwm_0__pwm_out_n2__io \pwm_0__pwm_out_n2__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \o$1 1'0
connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_pwm_0__pwm_out_n2.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \pwm_0__pwm_out_n2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \pwm_0__pwm_out_n2__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_pwm_0__pwm_out_n3

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_n3__o

  wire width 1 output 0  \pwm_0__pwm_out_n3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_pwm_0__pwm_out_n3.buf \buf
    connect \pwm_0__pwm_out_n3__io \pwm_0__pwm_out_n3__io [0]
  end

connect \o 1'0
connect \pwm_0__pwm_out_n3__o 1'0

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_pwm_0__pwm_out_n3.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  wire width 1 output 0  \pwm_0__pwm_out_n3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_pwm_0__pwm_out_n3.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \pwm_0__pwm_out_n3__io \pwm_0__pwm_out_n3__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \o$1 1'0
connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_pwm_0__pwm_out_n3.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \pwm_0__pwm_out_n3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \pwm_0__pwm_out_n3__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_pwm_0__pwm_out_n4

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out_n4__o

  wire width 1 output 0  \pwm_0__pwm_out_n4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_pwm_0__pwm_out_n4.buf \buf
    connect \pwm_0__pwm_out_n4__io \pwm_0__pwm_out_n4__io [0]
  end

connect \o 1'0
connect \pwm_0__pwm_out_n4__o 1'0

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_pwm_0__pwm_out_n4.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  wire width 1 output 0  \pwm_0__pwm_out_n4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_pwm_0__pwm_out_n4.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \pwm_0__pwm_out_n4__io \pwm_0__pwm_out_n4__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \o$1 1'0
connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_pwm_0__pwm_out_n4.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \pwm_0__pwm_out_n4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \pwm_0__pwm_out_n4__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_pwm_0__pwm_out

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \pwm_0__pwm_out__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 input 0  \o

  wire width 1 output 1  \pwm_0__pwm_out__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_pwm_0__pwm_out.buf \buf
    connect \o$1 \o [0]
    connect \pwm_0__pwm_out__io \pwm_0__pwm_out__io [0]
  end

connect \pwm_0__pwm_out__o \o [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_pwm_0__pwm_out.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o$1

  wire width 1 output 1  \pwm_0__pwm_out__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_pwm_0__pwm_out.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \pwm_0__pwm_out__io \pwm_0__pwm_out__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o$1 [0]
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_pwm_0__pwm_out.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \pwm_0__pwm_out__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \pwm_0__pwm_out__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_uart_0__rx

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \uart_0__rx__i

  wire width 1 input 1  \uart_0__rx__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:41"
  cell \top.pin_uart_0__rx.buf \buf
    connect \i \uart_0__rx__i [0]
    connect \uart_0__rx__io \uart_0__rx__io [0]
  end

connect \i \uart_0__rx__i [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_uart_0__rx.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \uart_0__rx__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_uart_0__rx.buf.buf \buf
    connect \i \i$1 [0]
    connect \uart_0__rx__io \uart_0__rx__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:72"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i$1 [0]
    connect \B 1'0
    connect \Y \i
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_uart_0__rx.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \uart_0__rx__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:41"
  cell \IB \buf0
    connect \O \i
    connect \I \uart_0__rx__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_uart_0__tx

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \uart_0__tx__o

  wire width 1 output 0  \uart_0__tx__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_uart_0__tx.buf \buf
    connect \uart_0__tx__io \uart_0__tx__io [0]
  end

connect \o 1'0
connect \uart_0__tx__o 1'0

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_uart_0__tx.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  wire width 1 output 0  \uart_0__tx__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_uart_0__tx.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \uart_0__tx__io \uart_0__tx__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \o$1 1'0
connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_uart_0__tx.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \uart_0__tx__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \uart_0__tx__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_uart_0__rts

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:918"
  wire width 1 \uart_0__rts__i

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i

  wire width 1 input 0  \uart_0__rts__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:41"
  cell \top.pin_uart_0__rts.buf \buf
    connect \i \uart_0__rts__i [0]
    connect \uart_0__rts__io \uart_0__rts__io [0]
  end

connect \i \uart_0__rts__i [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_uart_0__rts.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \uart_0__rts__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_uart_0__rts.buf.buf \buf
    connect \i \i$1 [0]
    connect \uart_0__rts__io \uart_0__rts__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:72"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i$1 [0]
    connect \B 1'0
    connect \Y \i
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_uart_0__rts.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \uart_0__rts__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:41"
  cell \IB \buf0
    connect \O \i
    connect \I \uart_0__rts__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_uart_0__dtr

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:918"
  wire width 1 \uart_0__dtr__i

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i

  wire width 1 input 0  \uart_0__dtr__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:41"
  cell \top.pin_uart_0__dtr.buf \buf
    connect \i \uart_0__dtr__i [0]
    connect \uart_0__dtr__io \uart_0__dtr__io [0]
  end

connect \i \uart_0__dtr__i [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_uart_0__dtr.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \uart_0__dtr__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_uart_0__dtr.buf.buf \buf
    connect \i \i$1 [0]
    connect \uart_0__dtr__io \uart_0__dtr__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:72"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i$1 [0]
    connect \B 1'0
    connect \Y \i
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_uart_0__dtr.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \uart_0__dtr__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:41"
  cell \IB \buf0
    connect \O \i
    connect \I \uart_0__dtr__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_led_0

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_0__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 input 0  \o

  wire width 1 output 1  \led_0__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_led_0.buf \buf
    connect \o$1 \o [0]
    connect \led_0__io \led_0__io [0]
  end

connect \led_0__o \o [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_led_0.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o$1

  wire width 1 output 1  \led_0__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_led_0.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \led_0__io \led_0__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o$1 [0]
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_led_0.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \led_0__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \led_0__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_led_1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_1__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 input 0  \o

  wire width 1 output 1  \led_1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_led_1.buf \buf
    connect \o$1 \o [0]
    connect \led_1__io \led_1__io [0]
  end

connect \led_1__o \o [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_led_1.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o$1

  wire width 1 output 1  \led_1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_led_1.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \led_1__io \led_1__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o$1 [0]
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_led_1.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \led_1__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \led_1__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_led_2

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_2__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 input 0  \o

  wire width 1 output 1  \led_2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_led_2.buf \buf
    connect \o$1 \o [0]
    connect \led_2__io \led_2__io [0]
  end

connect \led_2__o \o [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_led_2.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o$1

  wire width 1 output 1  \led_2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_led_2.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \led_2__io \led_2__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o$1 [0]
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_led_2.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \led_2__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \led_2__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_led_3

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_3__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 input 0  \o

  wire width 1 output 1  \led_3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_led_3.buf \buf
    connect \o$1 \o [0]
    connect \led_3__io \led_3__io [0]
  end

connect \led_3__o \o [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_led_3.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o$1

  wire width 1 output 1  \led_3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_led_3.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \led_3__io \led_3__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o$1 [0]
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_led_3.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \led_3__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \led_3__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_led_4

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_4__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 input 0  \o

  wire width 1 output 1  \led_4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_led_4.buf \buf
    connect \o$1 \o [0]
    connect \led_4__io \led_4__io [0]
  end

connect \led_4__o \o [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_led_4.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o$1

  wire width 1 output 1  \led_4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_led_4.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \led_4__io \led_4__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o$1 [0]
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_led_4.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \led_4__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \led_4__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_led_5

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_5__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 input 0  \o

  wire width 1 output 1  \led_5__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_led_5.buf \buf
    connect \o$1 \o [0]
    connect \led_5__io \led_5__io [0]
  end

connect \led_5__o \o [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_led_5.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o$1

  wire width 1 output 1  \led_5__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_led_5.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \led_5__io \led_5__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o$1 [0]
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_led_5.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \led_5__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \led_5__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_led_6

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_6__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 input 0  \o

  wire width 1 output 1  \led_6__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_led_6.buf \buf
    connect \o$1 \o [0]
    connect \led_6__io \led_6__io [0]
  end

connect \led_6__o \o [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_led_6.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o$1

  wire width 1 output 1  \led_6__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_led_6.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \led_6__io \led_6__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o$1 [0]
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_led_6.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \led_6__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \led_6__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_led_7

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 \led_7__o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/io.py:928"
  wire width 1 input 0  \o

  wire width 1 output 1  \led_7__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:56"
  cell \top.pin_led_7.buf \buf
    connect \o$1 \o [0]
    connect \led_7__io \led_7__io [0]
  end

connect \led_7__o \o [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_led_7.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \t

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \oe

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o$1

  wire width 1 output 1  \led_7__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_led_7.buf.buf \buf
    connect \o \o [0]
    connect \t \t [0]
    connect \led_7__io \led_7__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:75"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o$1 [0]
    connect \B 1'0
    connect \Y \o
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:76"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \Y \t
  end

connect \oe 1'1

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_led_7.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 0  \o

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 input 1  \t

  wire width 1 output 2  \led_7__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:46"
  cell \OBZ \buf0
    connect \T \t [0]
    connect \I \o [0]
    connect \O \led_7__io [0]
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:37"
module \top.pin_clk25_0

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \clk25_0__i

  wire width 1 input 1  \clk25_0__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/build/res.py:41"
  cell \top.pin_clk25_0.buf \buf
    connect \i \clk25_0__i [0]
    connect \clk25_0__io \clk25_0__io [0]
  end

connect \i \clk25_0__i [0]

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:66"
module \top.pin_clk25_0.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 \i$1

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \clk25_0__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:68"
  cell \top.pin_clk25_0.buf.buf \buf
    connect \i \i$1 [0]
    connect \clk25_0__io \clk25_0__io [0]
  end

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:72"
  cell $xor $1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i$1 [0]
    connect \B 1'0
    connect \Y \i
  end

end

attribute \generator "Amaranth"
attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:29"
module \top.pin_clk25_0.buf.buf

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/lib/wiring.py:166"
  wire width 1 output 0  \i

  wire width 1 input 1  \clk25_0__io

  attribute \src "/home/user/FPGA/tools/amaranth/amaranth/vendor/_lattice.py:41"
  cell \IB \buf0
    connect \O \i
    connect \I \clk25_0__io [0]
  end

end

