[
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854380",
        "articleTitle": "Wattch: a framework for architectural-level power analysis and optimizations",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37279380700,
                "preferredName": "D. Brooks",
                "firstName": "D.",
                "lastName": "Brooks"
            },
            {
                "id": 37357531000,
                "preferredName": "V. Tiwari",
                "firstName": "V.",
                "lastName": "Tiwari"
            },
            {
                "id": 37332404000,
                "preferredName": "M. Martonosi",
                "firstName": "M.",
                "lastName": "Martonosi"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339668",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854384",
        "articleTitle": "Memory access scheduling",
        "volume": null,
        "issue": null,
        "startPage": "128",
        "endPage": "138",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37297939200,
                "preferredName": "S. Rixner",
                "firstName": "S.",
                "lastName": "Rixner"
            },
            {
                "id": 37282485100,
                "preferredName": "W.J. Dally",
                "firstName": "W.J.",
                "lastName": "Dally"
            },
            {
                "id": 37282481800,
                "preferredName": "U.J. Kapasi",
                "firstName": "U.J.",
                "lastName": "Kapasi"
            },
            {
                "id": 37282559400,
                "preferredName": "P. Mattson",
                "firstName": "P.",
                "lastName": "Mattson"
            },
            {
                "id": 37365541300,
                "preferredName": "J.D. Owens",
                "firstName": "J.D.",
                "lastName": "Owens"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854375",
        "articleTitle": "Transient fault detection via simultaneous multithreading",
        "volume": null,
        "issue": null,
        "startPage": "25",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37282365500,
                "preferredName": "S.K. Reinhardt",
                "firstName": "S.K.",
                "lastName": "Reinhardt"
            },
            {
                "id": 37281420600,
                "preferredName": "S.S. Mukherjee",
                "firstName": "S.S.",
                "lastName": "Mukherjee"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854395",
        "articleTitle": "Clock rate versus IPC: the end of the road for conventional microarchitectures",
        "volume": null,
        "issue": null,
        "startPage": "248",
        "endPage": "259",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37307557900,
                "preferredName": "V. Agarwal",
                "firstName": "V.",
                "lastName": "Agarwal"
            },
            {
                "id": 37332367500,
                "preferredName": "M.S. Hrishikesh",
                "firstName": "M.S.",
                "lastName": "Hrishikesh"
            },
            {
                "id": 37282751600,
                "preferredName": "S.W. Keckler",
                "firstName": "S.W.",
                "lastName": "Keckler"
            },
            {
                "id": 37282750500,
                "preferredName": "D. Burger",
                "firstName": "D.",
                "lastName": "Burger"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854398",
        "articleTitle": "Piranha: a scalable architecture based on single-chip multiprocessing",
        "volume": null,
        "issue": null,
        "startPage": "282",
        "endPage": "293",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37089127152,
                "preferredName": "L.A. Barroso",
                "firstName": "L.A.",
                "lastName": "Barroso"
            },
            {
                "id": 37324425600,
                "preferredName": "K. Gharachorloo",
                "firstName": "K.",
                "lastName": "Gharachorloo"
            },
            {
                "id": 37086970562,
                "preferredName": "R. McNamara",
                "firstName": "R.",
                "lastName": "McNamara"
            },
            {
                "id": 37349365700,
                "preferredName": "A. Nowatzyk",
                "firstName": "A.",
                "lastName": "Nowatzyk"
            },
            {
                "id": 37314365200,
                "preferredName": "S. Qadeer",
                "firstName": "S.",
                "lastName": "Qadeer"
            },
            {
                "id": 37344401600,
                "preferredName": "B. Sano",
                "firstName": "B.",
                "lastName": "Sano"
            },
            {
                "id": 37088125632,
                "preferredName": "S. Smith",
                "firstName": "S.",
                "lastName": "Smith"
            },
            {
                "id": 37372499800,
                "preferredName": "R. Stets",
                "firstName": "R.",
                "lastName": "Stets"
            },
            {
                "id": 37444352400,
                "preferredName": "B. Verghese",
                "firstName": "B.",
                "lastName": "Verghese"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1109/ISCA.2000.854387",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854387",
        "articleTitle": "Smart Memories: a modular reconfigurable architecture",
        "volume": null,
        "issue": null,
        "startPage": "161",
        "endPage": "171",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37270361300,
                "preferredName": "K. Mai",
                "firstName": "K.",
                "lastName": "Mai"
            },
            {
                "id": 37087696733,
                "preferredName": "T. Paaske",
                "firstName": "T.",
                "lastName": "Paaske"
            },
            {
                "id": 37426622800,
                "preferredName": "N. Jayasena",
                "firstName": "N.",
                "lastName": "Jayasena"
            },
            {
                "id": 37272156800,
                "preferredName": "R. Ho",
                "firstName": "R.",
                "lastName": "Ho"
            },
            {
                "id": 37282485100,
                "preferredName": "W.J. Dally",
                "firstName": "W.J.",
                "lastName": "Dally"
            },
            {
                "id": 37270364000,
                "preferredName": "M. Horowitz",
                "firstName": "M.",
                "lastName": "Horowitz"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1109/ISCA.2000.854391",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854391",
        "articleTitle": "Lx: a technology platform for customizable VLIW embedded processing",
        "volume": null,
        "issue": null,
        "startPage": "203",
        "endPage": "213",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37373729000,
                "preferredName": "P. Faraboschi",
                "firstName": "P.",
                "lastName": "Faraboschi"
            },
            {
                "id": 37088125065,
                "preferredName": "G. Brown",
                "firstName": "G.",
                "lastName": "Brown"
            },
            {
                "id": 37437854300,
                "preferredName": "J.A. Fisher",
                "firstName": "J.A.",
                "lastName": "Fisher"
            },
            {
                "id": 37086975028,
                "preferredName": "G. Desoll",
                "firstName": "G.",
                "lastName": "Desoll"
            },
            {
                "id": 37324445500,
                "preferredName": "F.M.O. Homewood",
                "firstName": "F.M.O.",
                "lastName": "Homewood"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339685",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854392",
        "articleTitle": "Reconfigurable caches and their application to media processing",
        "volume": null,
        "issue": null,
        "startPage": "214",
        "endPage": "224",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37282355200,
                "preferredName": "P. Ranganathan",
                "firstName": "P.",
                "lastName": "Ranganathan"
            },
            {
                "id": 37275579100,
                "preferredName": "S. Adve",
                "firstName": "S.",
                "lastName": "Adve"
            },
            {
                "id": 37273884000,
                "preferredName": "N.P. Jouppi",
                "firstName": "N.P.",
                "lastName": "Jouppi"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1109/ISCA.2000.854393",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854393",
        "articleTitle": "CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit",
        "volume": null,
        "issue": null,
        "startPage": "225",
        "endPage": "235",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37087698121,
                "preferredName": "Z.A. Ye",
                "firstName": "Z.A.",
                "lastName": "Ye"
            },
            {
                "id": 37267012000,
                "preferredName": "A. Moshovos",
                "firstName": "A.",
                "lastName": "Moshovos"
            },
            {
                "id": 37265522000,
                "preferredName": "S. Hauck",
                "firstName": "S.",
                "lastName": "Hauck"
            },
            {
                "id": 37272513800,
                "preferredName": "P. Banerjee",
                "firstName": "P.",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339650",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854372",
        "articleTitle": "A scalable approach to thread-level speculation",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37392916900,
                "preferredName": "J.G. Steffan",
                "firstName": "J.G.",
                "lastName": "Steffan"
            },
            {
                "id": 37442358200,
                "preferredName": "C.B. Colohan",
                "firstName": "C.B.",
                "lastName": "Colohan"
            },
            {
                "id": 37392999700,
                "preferredName": "A. Zhai",
                "firstName": "A.",
                "lastName": "Zhai"
            },
            {
                "id": 37282940800,
                "preferredName": "T.C. Mowry",
                "firstName": "T.C.",
                "lastName": "Mowry"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339660",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854382",
        "articleTitle": "A fully associative software-managed cache design",
        "volume": null,
        "issue": null,
        "startPage": "107",
        "endPage": "116",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37442357600,
                "preferredName": "E.G. Hallnor",
                "firstName": "E.G.",
                "lastName": "Hallnor"
            },
            {
                "id": 37282365500,
                "preferredName": "S.K. Reinhardt",
                "firstName": "S.K.",
                "lastName": "Reinhardt"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854379",
        "articleTitle": "HLS: combining statistical and symbolic simulation to guide microprocessor designs",
        "volume": null,
        "issue": null,
        "startPage": "71",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37397838100,
                "preferredName": "M. Oskin",
                "firstName": "M.",
                "lastName": "Oskin"
            },
            {
                "id": 37283023200,
                "preferredName": "F.T. Chong",
                "firstName": "F.T.",
                "lastName": "Chong"
            },
            {
                "id": 37324288900,
                "preferredName": "M. Farrens",
                "firstName": "M.",
                "lastName": "Farrens"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854381",
        "articleTitle": "Energy-driven integrated hardware-software optimizations using SimplePower",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "106",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37274587500,
                "preferredName": "N. Vijaykrishnan",
                "firstName": "N.",
                "lastName": "Vijaykrishnan"
            },
            {
                "id": 37275431900,
                "preferredName": "M. Kandemir",
                "firstName": "M.",
                "lastName": "Kandemir"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            },
            {
                "id": 38226426500,
                "preferredName": "H.S. Kim",
                "firstName": "H.S.",
                "lastName": "Kim"
            },
            {
                "id": 37375983600,
                "preferredName": "W. Ye",
                "firstName": "W.",
                "lastName": "Ye"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.363382",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854373",
        "articleTitle": "Architectural support for scalable speculative parallelization in shared-memory multiprocessors",
        "volume": null,
        "issue": null,
        "startPage": "13",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37282576700,
                "preferredName": "M. Cintra",
                "firstName": "M.",
                "lastName": "Cintra"
            },
            {
                "id": 37421430100,
                "preferredName": "J.F. Martinez",
                "firstName": "J.F.",
                "lastName": "Martinez"
            },
            {
                "id": 37282327600,
                "preferredName": "J. Torrellas",
                "firstName": "J.",
                "lastName": "Torrellas"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339678",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854389",
        "articleTitle": "On the value locality of store instructions",
        "volume": null,
        "issue": null,
        "startPage": "182",
        "endPage": "191",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37399203900,
                "preferredName": "K.M. Lepak",
                "firstName": "K.M.",
                "lastName": "Lepak"
            },
            {
                "id": 37282368800,
                "preferredName": "M.H. Lipasti",
                "firstName": "M.H.",
                "lastName": "Lipasti"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339676",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854388",
        "articleTitle": "Understanding the backward slices of performance degrading instructions",
        "volume": null,
        "issue": null,
        "startPage": "172",
        "endPage": "181",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37426078300,
                "preferredName": "C.B. Zilles",
                "firstName": "C.B.",
                "lastName": "Zilles"
            },
            {
                "id": 37282389200,
                "preferredName": "G.S. Sohi",
                "firstName": "G.S.",
                "lastName": "Sohi"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339666",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854383",
        "articleTitle": "Recency-based TLB preloading",
        "volume": null,
        "issue": null,
        "startPage": "117",
        "endPage": "127",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37442141900,
                "preferredName": "A. Saulsbury",
                "firstName": "A.",
                "lastName": "Saulsbury"
            },
            {
                "id": 37295638200,
                "preferredName": "F. Dahlgren",
                "firstName": "F.",
                "lastName": "Dahlgren"
            },
            {
                "id": 37297953700,
                "preferredName": "P. Stenstrom",
                "firstName": "P.",
                "lastName": "Stenstrom"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854396",
        "articleTitle": "Vector instruction set support for conditional operations",
        "volume": null,
        "issue": null,
        "startPage": "260",
        "endPage": "269",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37277158600,
                "preferredName": "J.E. Smith",
                "firstName": "J.E.",
                "lastName": "Smith"
            },
            {
                "id": 37442137200,
                "preferredName": "G. Faanes",
                "firstName": "G.",
                "lastName": "Faanes"
            },
            {
                "id": 37378686200,
                "preferredName": "R. Sugumar",
                "firstName": "R.",
                "lastName": "Sugumar"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339689",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854394",
        "articleTitle": "Circuits for wide-window superscalar processors",
        "volume": null,
        "issue": null,
        "startPage": "236",
        "endPage": "247",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37362787500,
                "preferredName": "D.S. Henry",
                "firstName": "D.S.",
                "lastName": "Henry"
            },
            {
                "id": 37281793000,
                "preferredName": "B.C. Kuszmaul",
                "firstName": "B.C.",
                "lastName": "Kuszmaul"
            },
            {
                "id": 37412690900,
                "preferredName": "G.H. Loh",
                "firstName": "G.H.",
                "lastName": "Loh"
            },
            {
                "id": 37087697591,
                "preferredName": "R. Sami",
                "firstName": "R.",
                "lastName": "Sami"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1109/ISCA.2000.854397",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854397",
        "articleTitle": "Instruction path coprocessors",
        "volume": null,
        "issue": null,
        "startPage": "270",
        "endPage": "281",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37087582453,
                "preferredName": "Yuan Chou",
                "firstName": null,
                "lastName": "Yuan Chou"
            },
            {
                "id": 37087694371,
                "preferredName": "John Paul Shen",
                "firstName": null,
                "lastName": "John Paul Shen"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854401",
        "articleTitle": "Multiple-banked register file architectures",
        "volume": null,
        "issue": null,
        "startPage": "316",
        "endPage": "325",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37652411600,
                "preferredName": "J.-L. Cruz",
                "firstName": "J.-L.",
                "lastName": "Cruz"
            },
            {
                "id": 37274399700,
                "preferredName": "A. Gonzalez",
                "firstName": "A.",
                "lastName": "Gonzalez"
            },
            {
                "id": 37265842600,
                "preferredName": "M. Valero",
                "firstName": "M.",
                "lastName": "Valero"
            },
            {
                "id": 37372482500,
                "preferredName": "N.P. Topham",
                "firstName": "N.P.",
                "lastName": "Topham"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854378",
        "articleTitle": "A hardware mechanism for dynamic extraction and relayout of program hot spots",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "70",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37373089800,
                "preferredName": "M.C. Merten",
                "firstName": "M.C.",
                "lastName": "Merten"
            },
            {
                "id": 37373074600,
                "preferredName": "A.R. Trick",
                "firstName": "A.R.",
                "lastName": "Trick"
            },
            {
                "id": 37282334700,
                "preferredName": "E.M. Nystrom",
                "firstName": "E.M.",
                "lastName": "Nystrom"
            },
            {
                "id": 37089141518,
                "preferredName": "R.D. Barnes",
                "firstName": "R.D.",
                "lastName": "Barnes"
            },
            {
                "id": 37282333800,
                "preferredName": "W.-M.W. Hwu",
                "firstName": "W.-M.W.",
                "lastName": "Hwu"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339680",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854390",
        "articleTitle": "Performance analysis of the Alpha 21264-based Compaq ES40 system",
        "volume": null,
        "issue": null,
        "startPage": "192",
        "endPage": "202",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37354078800,
                "preferredName": "Z. Cvetanovic",
                "firstName": "Z.",
                "lastName": "Cvetanovic"
            },
            {
                "id": 37375500500,
                "preferredName": "R.E. Kessler",
                "firstName": "R.E.",
                "lastName": "Kessler"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1109/ISCA.2000.854385",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854385",
        "articleTitle": "Selective, accurate, and timely self-invalidation using last-touch prediction",
        "volume": null,
        "issue": null,
        "startPage": "139",
        "endPage": "148",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37087357568,
                "preferredName": "An-Chow Lai",
                "firstName": null,
                "lastName": "An-Chow Lai"
            },
            {
                "id": 37364501300,
                "preferredName": "B. Falsafi",
                "firstName": "B.",
                "lastName": "Falsafi"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1109/ISCA.2000.854400",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854400",
        "articleTitle": "Early load address resolution via register tracking",
        "volume": null,
        "issue": null,
        "startPage": "306",
        "endPage": "315",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37086974263,
                "preferredName": "M. Bekeman",
                "firstName": "M.",
                "lastName": "Bekeman"
            },
            {
                "id": 37332772300,
                "preferredName": "A. Yoaz",
                "firstName": "A.",
                "lastName": "Yoaz"
            },
            {
                "id": 37087550831,
                "preferredName": "F. Gabbay",
                "firstName": "F.",
                "lastName": "Gabbay"
            },
            {
                "id": 37349706000,
                "preferredName": "S. Jourdan",
                "firstName": "S.",
                "lastName": "Jourdan"
            },
            {
                "id": 37087547405,
                "preferredName": "M. Kalaev",
                "firstName": "M.",
                "lastName": "Kalaev"
            },
            {
                "id": 37273932800,
                "preferredName": "R. Ronen",
                "firstName": "R.",
                "lastName": "Ronen"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": "10.1145/339647.339672",
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854386",
        "articleTitle": "An embedded DRAM architecture for large-scale spatial-lattice computations",
        "volume": null,
        "issue": null,
        "startPage": "149",
        "endPage": "160",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37442149900,
                "preferredName": "N. Margolus",
                "firstName": "N.",
                "lastName": "Margolus"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854377",
        "articleTitle": "Completion time multiple branch prediction for enhancing trace cache performance",
        "volume": null,
        "issue": null,
        "startPage": "47",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37295786400,
                "preferredName": "R. Rakvic",
                "firstName": "R.",
                "lastName": "Rakvic"
            },
            {
                "id": 37274438500,
                "preferredName": "B. Black",
                "firstName": "B.",
                "lastName": "Black"
            },
            {
                "id": 37336157600,
                "preferredName": "J.P. Shen",
                "firstName": "J.P.",
                "lastName": "Shen"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854399",
        "articleTitle": "Allowing for ILP in an embedded Java processor",
        "volume": null,
        "issue": null,
        "startPage": "294",
        "endPage": "305",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37271338000,
                "preferredName": "R. Radhakrishnan",
                "firstName": "R.",
                "lastName": "Radhakrishnan"
            },
            {
                "id": 37442185000,
                "preferredName": "D. Talla",
                "firstName": "D.",
                "lastName": "Talla"
            },
            {
                "id": 37266694600,
                "preferredName": "L.K. John",
                "firstName": "L.K.",
                "lastName": "John"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854376",
        "articleTitle": "Trace preconstruction",
        "volume": null,
        "issue": null,
        "startPage": "37",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": [
            {
                "id": 37349850000,
                "preferredName": "Q. Jacobson",
                "firstName": "Q.",
                "lastName": "Jacobson"
            },
            {
                "id": 37277158600,
                "preferredName": "J.E. Smith",
                "firstName": "J.E.",
                "lastName": "Smith"
            }
        ]
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854371",
        "articleTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "volume": null,
        "issue": null,
        "startPage": "0_2",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": []
    },
    {
        "publicationNumber": "6892",
        "doi": null,
        "publicationYear": "2000",
        "publicationDate": "14-14 June 2000",
        "articleNumber": "854402",
        "articleTitle": "Index of authors",
        "volume": null,
        "issue": null,
        "startPage": "326",
        "endPage": "326",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)",
        "authors": []
    }
]