#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb1f3600b00 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0x7fb1f3627000_0 .var "clk", 0 0;
v0x7fb1f3627090_0 .var "data", 7 0;
v0x7fb1f3627120_0 .net "dataRead", 7 0, v0x7fb1f3626750_0;  1 drivers
v0x7fb1f36271d0_0 .net "dataReadAck", 0 0, v0x7fb1f36267f0_0;  1 drivers
v0x7fb1f3627280_0 .net "debug", 31 0, v0x7fb1f3626ac0_0;  1 drivers
v0x7fb1f3627350_0 .net "debug2", 31 0, v0x7fb1f3626b70_0;  1 drivers
v0x7fb1f3627400_0 .var "readEnable", 0 0;
v0x7fb1f36274b0_0 .var "reset", 0 0;
v0x7fb1f3627560_0 .var "writeEnable", 0 0;
S_0x7fb1f3616960 .scope module, "ring" "UARTRingBuffer" 2 45, 3 1 0, S_0x7fb1f3600b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "dataWriteEnable"
    .port_info 3 /INPUT 8 "dataWrite"
    .port_info 4 /INPUT 1 "dataReadEnable"
    .port_info 5 /OUTPUT 1 "dataReadAck"
    .port_info 6 /OUTPUT 8 "dataRead"
    .port_info 7 /OUTPUT 32 "debug"
    .port_info 8 /OUTPUT 32 "debug2"
v0x7fb1f3616ac0_0 .net "clk", 0 0, v0x7fb1f3627000_0;  1 drivers
v0x7fb1f36266b0 .array "dataBuffer", 3 0, 7 0;
v0x7fb1f3626750_0 .var "dataRead", 7 0;
v0x7fb1f36267f0_0 .var "dataReadAck", 0 0;
v0x7fb1f3626890_0 .net "dataReadEnable", 0 0, v0x7fb1f3627400_0;  1 drivers
v0x7fb1f3626970_0 .net "dataWrite", 7 0, v0x7fb1f3627090_0;  1 drivers
v0x7fb1f3626a20_0 .net "dataWriteEnable", 0 0, v0x7fb1f3627560_0;  1 drivers
v0x7fb1f3626ac0_0 .var "debug", 31 0;
v0x7fb1f3626b70_0 .var "debug2", 31 0;
v0x7fb1f3626c80_0 .var "firstPos", 1 0;
v0x7fb1f3626d30_0 .var "hasData", 0 0;
v0x7fb1f3626dd0_0 .var "lastPos", 1 0;
v0x7fb1f3626e80_0 .net "reset", 0 0, v0x7fb1f36274b0_0;  1 drivers
E_0x7fb1f36087a0 .event posedge, v0x7fb1f3626e80_0, v0x7fb1f3616ac0_0;
    .scope S_0x7fb1f3616960;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1f3626d30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fb1f3616960;
T_1 ;
    %vpi_call 3 29 "$monitor", "At time %t, reset = %h, dWE = %h, dataWrite = %h, dRE = %h, dRAck = %h, dataRead = %h, firstPos = %h, lastPos = %h, hasData = %h, db[0] = %h:%h:%h:%h", $time, v0x7fb1f3626e80_0, v0x7fb1f3626a20_0, v0x7fb1f3626970_0, v0x7fb1f3626890_0, v0x7fb1f36267f0_0, v0x7fb1f3626750_0, v0x7fb1f3626c80_0, v0x7fb1f3626dd0_0, v0x7fb1f3626d30_0, &A<v0x7fb1f36266b0, 0>, &A<v0x7fb1f36266b0, 1>, &A<v0x7fb1f36266b0, 2>, &A<v0x7fb1f36266b0, 3> {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fb1f3616960;
T_2 ;
    %wait E_0x7fb1f36087a0;
    %load/vec4 v0x7fb1f3626e80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1f3626d30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb1f36266b0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb1f3626ac0_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb1f36266b0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb1f3626ac0_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb1f36266b0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb1f3626ac0_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb1f36266b0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb1f3626ac0_0, 4, 5;
    %load/vec4 v0x7fb1f3626a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fb1f3626d30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb1f3626c80_0;
    %load/vec4 v0x7fb1f3626dd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fb1f3626dd0_0;
    %pad/u 32;
    %load/vec4 v0x7fb1f3626c80_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb1f3626dd0_0;
    %load/vec4 v0x7fb1f3626c80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fb1f3626c80_0;
    %pad/u 32;
    %load/vec4 v0x7fb1f3626dd0_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call 3 56 "$display", "Buffer full, cannot write" {0 0 0};
    %pushi/vec4 15, 0, 32;
    %assign/vec4 v0x7fb1f3626b70_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fb1f3626d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7fb1f3626970_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1f36266b0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb1f3626c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb1f3626dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1f3626d30_0, 0;
    %pushi/vec4 291, 0, 32;
    %assign/vec4 v0x7fb1f3626b70_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fb1f3626970_0;
    %load/vec4 v0x7fb1f3626dd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pushi/vec4 3, 0, 33;
    %and;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1f36266b0, 0, 4;
    %load/vec4 v0x7fb1f3626dd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fb1f3626dd0_0, 0;
    %load/vec4 v0x7fb1f3626dd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb1f3626b70_0, 0;
T_2.7 ;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1f36267f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fb1f3626890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 255, 0, 32;
    %assign/vec4 v0x7fb1f3626b70_0, 0;
    %load/vec4 v0x7fb1f3626d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 3 87 "$display", "Buffer empty, cannot read" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1f36267f0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1f36267f0_0, 0;
    %load/vec4 v0x7fb1f3626c80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fb1f36266b0, 4;
    %assign/vec4 v0x7fb1f3626750_0, 0;
    %load/vec4 v0x7fb1f3626c80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fb1f3626c80_0, 0;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x7fb1f3626c80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb1f36266b0, 0, 4;
    %load/vec4 v0x7fb1f3626c80_0;
    %load/vec4 v0x7fb1f3626dd0_0;
    %cmp/e;
    %jmp/0xz  T_2.12, 4;
    %vpi_call 3 103 "$display", "Setting to empty" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1f3626d30_0, 0;
T_2.12 ;
T_2.11 ;
T_2.8 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb1f3600b00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1f36274b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fb1f3600b00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1f3627000_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fb1f3600b00;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7fb1f3627000_0;
    %nor/r;
    %store/vec4 v0x7fb1f3627000_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb1f3600b00;
T_6 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1f36274b0_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1f3627560_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1f3627400_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1f36274b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1f3627560_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1f3627400_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1f3627560_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1f3627400_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x7fb1f3627090_0, 0, 8;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1f3627560_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1f3627400_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "UARTRingBuffer_tb.sv";
    "UARTRingBuffer.sv";
