/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  reg [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  reg [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = !(celloutsig_0_13z ? celloutsig_0_0z : celloutsig_0_14z[0]);
  assign celloutsig_0_23z = !(celloutsig_0_7z[1] ? celloutsig_0_1z : celloutsig_0_8z);
  assign celloutsig_1_15z = ~(in_data[142] | celloutsig_1_7z);
  assign celloutsig_1_16z = ~(celloutsig_1_15z | in_data[139]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z | in_data[8]);
  assign celloutsig_0_0z = in_data[21] ^ in_data[22];
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_0_6z = celloutsig_0_0z ^ celloutsig_0_2z;
  assign celloutsig_0_8z = celloutsig_0_0z ^ celloutsig_0_4z[4];
  assign celloutsig_0_9z = celloutsig_0_6z ^ celloutsig_0_4z[6];
  assign celloutsig_1_6z = { celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } > { celloutsig_1_2z[4:2], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z } > celloutsig_1_2z[2:0];
  assign celloutsig_1_13z = celloutsig_1_2z < { celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_12z = celloutsig_1_11z[6:3] % { 1'h1, celloutsig_1_11z[2:1], celloutsig_1_1z };
  assign celloutsig_0_20z = { celloutsig_0_14z[2], celloutsig_0_7z } % { 1'h1, celloutsig_0_14z };
  assign celloutsig_1_11z = ~ { in_data[154:146], celloutsig_1_5z };
  assign celloutsig_0_12z = ~ { celloutsig_0_4z[7:4], celloutsig_0_11z };
  assign celloutsig_0_25z = ~ { celloutsig_0_10z[7:2], celloutsig_0_24z };
  assign celloutsig_0_31z = ~ { celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_13z = | { celloutsig_0_10z[9:3], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_1z = | { in_data[33:31], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = | { celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_1_3z = | { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_2z, in_data[176:166] };
  assign celloutsig_1_7z = | celloutsig_1_2z[2:0];
  assign celloutsig_1_8z = | { celloutsig_1_1z, in_data[141:134] };
  assign celloutsig_1_19z = | { celloutsig_1_17z[4], celloutsig_1_17z[0], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_2z = | { in_data[93:75], celloutsig_0_0z };
  assign celloutsig_0_24z = | { celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_11z = ~^ { in_data[13:2], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_0z = ~^ in_data[108:102];
  assign celloutsig_1_14z = ^ { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_7z = { celloutsig_0_4z[3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z } <<< celloutsig_0_4z[4:1];
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z } <<< { in_data[77:75], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_4z = { in_data[137:135], celloutsig_1_3z } ~^ in_data[191:188];
  assign celloutsig_0_19z = { celloutsig_0_15z[3:2], celloutsig_0_0z } ~^ { celloutsig_0_16z[1], celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_26z = { celloutsig_0_19z[2:1], celloutsig_0_25z, celloutsig_0_23z } ~^ { celloutsig_0_12z[4:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_30z = { celloutsig_0_26z[7:4], celloutsig_0_25z } ~^ { celloutsig_0_10z[12:11], celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_1_10z = { in_data[130:129], celloutsig_1_3z } ^ { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_7z[3], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z } ^ { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_15z = in_data[41:21] ^ { celloutsig_0_10z[6], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_1_18z = ~((celloutsig_1_14z & celloutsig_1_13z) | celloutsig_1_7z);
  assign celloutsig_1_1z = ~((in_data[104] & in_data[117]) | celloutsig_1_0z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_4z = { in_data[79:75], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_16z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_16z = { celloutsig_0_10z[8], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_17z[2], celloutsig_1_17z[4], celloutsig_1_17z[0], celloutsig_1_17z[3] } = ~ { celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_17z[1] = celloutsig_1_17z[4];
  assign { out_data[128], out_data[96], out_data[42:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
