
OneAppWithAllTask.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ae0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08005c70  08005c70  00015c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d78  08005d78  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005d78  08005d78  00015d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d80  08005d80  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d80  08005d80  00015d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d84  08005d84  00015d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005d88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  20000070  08005df8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08005df8  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013902  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002962  00000000  00000000  000339a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001058  00000000  00000000  00036308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f40  00000000  00000000  00037360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028367  00000000  00000000  000382a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013312  00000000  00000000  00060607  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5cff  00000000  00000000  00073919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00169618  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b3c  00000000  00000000  00169668  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c58 	.word	0x08005c58

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005c58 	.word	0x08005c58

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <HAL_GPIO_EXTI_Callback>:

/*
 GPIO_PIN_RESET = 0U,
  GPIO_PIN_SET
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	80fb      	strh	r3, [r7, #6]


	//pinState = HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
	//if(pinState == GPIO_PIN_SET){
	buttonOnInterrupt(&btnSW2,GPIO_Pin);
 800057e:	88fb      	ldrh	r3, [r7, #6]
 8000580:	4619      	mov	r1, r3
 8000582:	4803      	ldr	r0, [pc, #12]	; (8000590 <HAL_GPIO_EXTI_Callback+0x1c>)
 8000584:	f000 f936 	bl	80007f4 <buttonOnInterrupt>
		HAL_TIM_Base_Start_IT(&htim6);
	}
	*/


}
 8000588:	bf00      	nop
 800058a:	3708      	adds	r7, #8
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	2000009c 	.word	0x2000009c

08000594 <HAL_TIM_PeriodElapsedCallback>:

//start
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	/*if(htim == &htim6){
		SetButtonNone(&btnSW2);
		//buzzerOnFreq(&bzr,390);

	}*/
	clockOnInterrupt(&mainClock,htim);
 800059c:	6879      	ldr	r1, [r7, #4]
 800059e:	4803      	ldr	r0, [pc, #12]	; (80005ac <HAL_TIM_PeriodElapsedCallback+0x18>)
 80005a0:	f000 f9ae 	bl	8000900 <clockOnInterrupt>
}
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	2000008c 	.word	0x2000008c

080005b0 <_write>:
  //HAL_TIM_Base_Init(&htim4);
  //HAL_TIM_Base_Start_IT(&htim4);

  //HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
  //setBrightness(&ledB, 10);
int _write(int fd, char* ptr, int len) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	60f8      	str	r0, [r7, #12]
 80005b8:	60b9      	str	r1, [r7, #8]
 80005ba:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	b29a      	uxth	r2, r3
 80005c0:	f04f 33ff 	mov.w	r3, #4294967295
 80005c4:	68b9      	ldr	r1, [r7, #8]
 80005c6:	4804      	ldr	r0, [pc, #16]	; (80005d8 <_write+0x28>)
 80005c8:	f003 fe8a 	bl	80042e0 <HAL_UART_Transmit>
	//UART_Transmit(&huart2, (uint8_t *) ptr, len);
    return len;
 80005cc:	687b      	ldr	r3, [r7, #4]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	200001b0 	.word	0x200001b0

080005dc <mainLoop>:
int mainLoop(){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
	uint16_t sec = 0,clocksec=0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	80fb      	strh	r3, [r7, #6]
 80005e6:	2300      	movs	r3, #0
 80005e8:	807b      	strh	r3, [r7, #2]
	uint16_t min = 0,clockmin = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	80bb      	strh	r3, [r7, #4]
 80005ee:	2300      	movs	r3, #0
 80005f0:	803b      	strh	r3, [r7, #0]

	HAL_TIM_Base_Init(&htim4);
 80005f2:	4845      	ldr	r0, [pc, #276]	; (8000708 <mainLoop+0x12c>)
 80005f4:	f002 fd1a 	bl	800302c <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&htim4);
 80005f8:	4843      	ldr	r0, [pc, #268]	; (8000708 <mainLoop+0x12c>)
 80005fa:	f002 fd6f 	bl	80030dc <HAL_TIM_Base_Start_IT>

	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80005fe:	2100      	movs	r1, #0
 8000600:	4841      	ldr	r0, [pc, #260]	; (8000708 <mainLoop+0x12c>)
 8000602:	f002 fe33 	bl	800326c <HAL_TIM_PWM_Start_IT>

	HAL_TIM_Base_Init(&htim6);
 8000606:	4841      	ldr	r0, [pc, #260]	; (800070c <mainLoop+0x130>)
 8000608:	f002 fd10 	bl	800302c <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&htim6);
 800060c:	483f      	ldr	r0, [pc, #252]	; (800070c <mainLoop+0x130>)
 800060e:	f002 fd65 	bl	80030dc <HAL_TIM_Base_Start_IT>
	//setBrightness(&ledB, 10);
	clockInit(&mainClock,&htim6);
 8000612:	493e      	ldr	r1, [pc, #248]	; (800070c <mainLoop+0x130>)
 8000614:	483e      	ldr	r0, [pc, #248]	; (8000710 <mainLoop+0x134>)
 8000616:	f000 f954 	bl	80008c2 <clockInit>
	buttonInit(&btnSW2,BTN_SW2,B2_GPIO_Port,B2_Pin);
 800061a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800061e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000622:	2101      	movs	r1, #1
 8000624:	483b      	ldr	r0, [pc, #236]	; (8000714 <mainLoop+0x138>)
 8000626:	f000 f883 	bl	8000730 <buttonInit>
	buzzerInit(&bzr);
 800062a:	483b      	ldr	r0, [pc, #236]	; (8000718 <mainLoop+0x13c>)
 800062c:	f000 f938 	bl	80008a0 <buzzerInit>
	ledInit(&ledB,LD2_GPIO_Port,LD2_Pin);
 8000630:	2220      	movs	r2, #32
 8000632:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000636:	4839      	ldr	r0, [pc, #228]	; (800071c <mainLoop+0x140>)
 8000638:	f000 f9d4 	bl	80009e4 <ledInit>
	ledInit(&ledR, LD3_GPIO_Port, LD3_Pin);
 800063c:	2240      	movs	r2, #64	; 0x40
 800063e:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000642:	4837      	ldr	r0, [pc, #220]	; (8000720 <mainLoop+0x144>)
 8000644:	f000 f9ce 	bl	80009e4 <ledInit>

	//ledOn(&ledB);
	//ledOn(&ledR);
	while(1){
		if(getButtonState(&btnSW2) != BUTTON_STATE_NONE){
 8000648:	4832      	ldr	r0, [pc, #200]	; (8000714 <mainLoop+0x138>)
 800064a:	f000 f897 	bl	800077c <getButtonState>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d038      	beq.n	80006c6 <mainLoop+0xea>
			if(getButtonState(&btnSW2) == BUTTON_STATE_LONG_PRESS){
 8000654:	482f      	ldr	r0, [pc, #188]	; (8000714 <mainLoop+0x138>)
 8000656:	f000 f891 	bl	800077c <getButtonState>
 800065a:	4603      	mov	r3, r0
 800065c:	2b02      	cmp	r3, #2
 800065e:	d10d      	bne.n	800067c <mainLoop+0xa0>
				ledOn(&ledB);
 8000660:	482e      	ldr	r0, [pc, #184]	; (800071c <mainLoop+0x140>)
 8000662:	f000 f9dc 	bl	8000a1e <ledOn>

				printf("btn stat = %d\n\r",getButtonState(&btnSW2));
 8000666:	482b      	ldr	r0, [pc, #172]	; (8000714 <mainLoop+0x138>)
 8000668:	f000 f888 	bl	800077c <getButtonState>
 800066c:	4603      	mov	r3, r0
 800066e:	4619      	mov	r1, r3
 8000670:	482c      	ldr	r0, [pc, #176]	; (8000724 <mainLoop+0x148>)
 8000672:	f004 fb63 	bl	8004d3c <iprintf>
				SetButtonNone(&btnSW2);
 8000676:	4827      	ldr	r0, [pc, #156]	; (8000714 <mainLoop+0x138>)
 8000678:	f000 f8ac 	bl	80007d4 <SetButtonNone>
			//btnSW2->buttonState = BUTTON_STATE_NONE;
			}

			if(getButtonState(&btnSW2) == BUTTON_STATE_SHORT_PRESS){
 800067c:	4825      	ldr	r0, [pc, #148]	; (8000714 <mainLoop+0x138>)
 800067e:	f000 f87d 	bl	800077c <getButtonState>
 8000682:	4603      	mov	r3, r0
 8000684:	2b01      	cmp	r3, #1
 8000686:	d10d      	bne.n	80006a4 <mainLoop+0xc8>
				ledOff(&ledB);
 8000688:	4824      	ldr	r0, [pc, #144]	; (800071c <mainLoop+0x140>)
 800068a:	f000 f9df 	bl	8000a4c <ledOff>
				printf("btn stat = %d\n\r",getButtonState(&btnSW2));
 800068e:	4821      	ldr	r0, [pc, #132]	; (8000714 <mainLoop+0x138>)
 8000690:	f000 f874 	bl	800077c <getButtonState>
 8000694:	4603      	mov	r3, r0
 8000696:	4619      	mov	r1, r3
 8000698:	4822      	ldr	r0, [pc, #136]	; (8000724 <mainLoop+0x148>)
 800069a:	f004 fb4f 	bl	8004d3c <iprintf>
				SetButtonNone(&btnSW2);
 800069e:	481d      	ldr	r0, [pc, #116]	; (8000714 <mainLoop+0x138>)
 80006a0:	f000 f898 	bl	80007d4 <SetButtonNone>
				//	btnSW2->buttonState = BUTTON_STATE_NONE;
			}
			if(getButtonState(&btnSW2) == BUTTON_STATE_DOUBLE_PRESS){
 80006a4:	481b      	ldr	r0, [pc, #108]	; (8000714 <mainLoop+0x138>)
 80006a6:	f000 f869 	bl	800077c <getButtonState>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b03      	cmp	r3, #3
 80006ae:	d10a      	bne.n	80006c6 <mainLoop+0xea>
				printf("btn stat = %d\n\r",getButtonState(&btnSW2));
 80006b0:	4818      	ldr	r0, [pc, #96]	; (8000714 <mainLoop+0x138>)
 80006b2:	f000 f863 	bl	800077c <getButtonState>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4619      	mov	r1, r3
 80006ba:	481a      	ldr	r0, [pc, #104]	; (8000724 <mainLoop+0x148>)
 80006bc:	f004 fb3e 	bl	8004d3c <iprintf>
				SetButtonNone(&btnSW2);
 80006c0:	4814      	ldr	r0, [pc, #80]	; (8000714 <mainLoop+0x138>)
 80006c2:	f000 f887 	bl	80007d4 <SetButtonNone>
			}
		}
		clocksec = clockGetSecond(&mainClock);
 80006c6:	4812      	ldr	r0, [pc, #72]	; (8000710 <mainLoop+0x134>)
 80006c8:	f000 f974 	bl	80009b4 <clockGetSecond>
 80006cc:	4603      	mov	r3, r0
 80006ce:	807b      	strh	r3, [r7, #2]
		clockmin = clockGetMinute(&mainClock);
 80006d0:	480f      	ldr	r0, [pc, #60]	; (8000710 <mainLoop+0x134>)
 80006d2:	f000 f97b 	bl	80009cc <clockGetMinute>
 80006d6:	4603      	mov	r3, r0
 80006d8:	803b      	strh	r3, [r7, #0]
		if(sec != clocksec){
 80006da:	88fa      	ldrh	r2, [r7, #6]
 80006dc:	887b      	ldrh	r3, [r7, #2]
 80006de:	429a      	cmp	r2, r3
 80006e0:	d006      	beq.n	80006f0 <mainLoop+0x114>
			printf("sec=%d\n\r",clocksec);
 80006e2:	887b      	ldrh	r3, [r7, #2]
 80006e4:	4619      	mov	r1, r3
 80006e6:	4810      	ldr	r0, [pc, #64]	; (8000728 <mainLoop+0x14c>)
 80006e8:	f004 fb28 	bl	8004d3c <iprintf>
			sec = clocksec;
 80006ec:	887b      	ldrh	r3, [r7, #2]
 80006ee:	80fb      	strh	r3, [r7, #6]
		}
		if(min != clockmin){
 80006f0:	88ba      	ldrh	r2, [r7, #4]
 80006f2:	883b      	ldrh	r3, [r7, #0]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d0a7      	beq.n	8000648 <mainLoop+0x6c>
			printf("min=%d\n\r",clockmin);
 80006f8:	883b      	ldrh	r3, [r7, #0]
 80006fa:	4619      	mov	r1, r3
 80006fc:	480b      	ldr	r0, [pc, #44]	; (800072c <mainLoop+0x150>)
 80006fe:	f004 fb1d 	bl	8004d3c <iprintf>
			min = clockmin;
 8000702:	883b      	ldrh	r3, [r7, #0]
 8000704:	80bb      	strh	r3, [r7, #4]
		if(getButtonState(&btnSW2) != BUTTON_STATE_NONE){
 8000706:	e79f      	b.n	8000648 <mainLoop+0x6c>
 8000708:	20000118 	.word	0x20000118
 800070c:	20000164 	.word	0x20000164
 8000710:	2000008c 	.word	0x2000008c
 8000714:	2000009c 	.word	0x2000009c
 8000718:	200000c8 	.word	0x200000c8
 800071c:	200000bc 	.word	0x200000bc
 8000720:	200000b0 	.word	0x200000b0
 8000724:	08005c70 	.word	0x08005c70
 8000728:	08005c80 	.word	0x08005c80
 800072c:	08005c8c 	.word	0x08005c8c

08000730 <buttonInit>:
extern CLOCK mainClock;
#define LONG_PRESS_MS 500
#define WAIT_FOR_DOUBLE_PRESS 300


void buttonInit(BUTTON *btn,ButtonName btnName, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin){
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	607a      	str	r2, [r7, #4]
 800073a:	461a      	mov	r2, r3
 800073c:	460b      	mov	r3, r1
 800073e:	72fb      	strb	r3, [r7, #11]
 8000740:	4613      	mov	r3, r2
 8000742:	813b      	strh	r3, [r7, #8]
	if(btn == NULL){
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d012      	beq.n	8000770 <buttonInit+0x40>
		return;
	}
	btn->buttonState = BUTTON_STATE_NONE;
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]
	btn->GPIOx = GPIOx;
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	687a      	ldr	r2, [r7, #4]
 8000754:	605a      	str	r2, [r3, #4]
	btn->GPIO_Pin = GPIO_Pin;
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	893a      	ldrh	r2, [r7, #8]
 800075a:	811a      	strh	r2, [r3, #8]
	btn->btnName = btnName;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	7afa      	ldrb	r2, [r7, #11]
 8000760:	729a      	strb	r2, [r3, #10]
	btn->pressTime = 0;
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	2200      	movs	r2, #0
 8000766:	60da      	str	r2, [r3, #12]
	btn->doublePressCounter = 0;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
 800076e:	e000      	b.n	8000772 <buttonInit+0x42>
		return;
 8000770:	bf00      	nop
}
 8000772:	3714      	adds	r7, #20
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr

0800077c <getButtonState>:
BUTTON_STATE getButtonState(BUTTON *btn){
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]

	buttonDoublePressCountdown(btn);
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f000 f878 	bl	800087a <buttonDoublePressCountdown>
	if(btn->buttonState == BUTTON_STATE_LONG_PRESS){
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	2b02      	cmp	r3, #2
 8000790:	d101      	bne.n	8000796 <getButtonState+0x1a>
		return BUTTON_STATE_LONG_PRESS;
 8000792:	2302      	movs	r3, #2
 8000794:	e01a      	b.n	80007cc <getButtonState+0x50>
	}else{
		if(btn->buttonState == BUTTON_STATE_DOUBLE_PRESS){
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2b03      	cmp	r3, #3
 800079c:	d105      	bne.n	80007aa <getButtonState+0x2e>
			btn->doublePressCounter = 0;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
			return btn->buttonState;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	e010      	b.n	80007cc <getButtonState+0x50>
		}
		if(btn->buttonState == BUTTON_STATE_SHORT_PRESS && btn->doublePressCounter != 0){
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d107      	bne.n	80007c2 <getButtonState+0x46>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	691b      	ldr	r3, [r3, #16]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d003      	beq.n	80007c2 <getButtonState+0x46>
			btn->buttonState = BUTTON_STATE_NONE;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]
 80007c0:	e002      	b.n	80007c8 <getButtonState+0x4c>
		}else{
			btn->buttonState = BUTTON_STATE_SHORT_PRESS;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2201      	movs	r2, #1
 80007c6:	701a      	strb	r2, [r3, #0]
		}
	}
	return btn->buttonState;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	781b      	ldrb	r3, [r3, #0]
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	3708      	adds	r7, #8
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <SetButtonNone>:

void SetButtonNone(BUTTON *btn){
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
	if(btn != NULL){
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d002      	beq.n	80007e8 <SetButtonNone+0x14>
		btn->buttonState = BUTTON_STATE_NONE;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]
	}
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <buttonOnInterrupt>:

void buttonOnInterrupt(BUTTON *btn, uint16_t pin)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	460b      	mov	r3, r1
 80007fe:	807b      	strh	r3, [r7, #2]

	if (pin == btn->GPIO_Pin) {
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	891b      	ldrh	r3, [r3, #8]
 8000804:	887a      	ldrh	r2, [r7, #2]
 8000806:	429a      	cmp	r2, r3
 8000808:	d130      	bne.n	800086c <buttonOnInterrupt+0x78>
		if (HAL_GPIO_ReadPin(btn->GPIOx, btn->GPIO_Pin) == 0) {
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	685a      	ldr	r2, [r3, #4]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	891b      	ldrh	r3, [r3, #8]
 8000812:	4619      	mov	r1, r3
 8000814:	4610      	mov	r0, r2
 8000816:	f001 f8a1 	bl	800195c <HAL_GPIO_ReadPin>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d105      	bne.n	800082c <buttonOnInterrupt+0x38>
			btn->pressTime = HAL_GetTick();
 8000820:	f000 fdd4 	bl	80013cc <HAL_GetTick>
 8000824:	4602      	mov	r2, r0
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	60da      	str	r2, [r3, #12]
		}
	}
	else{
		btn->buttonState = BUTTON_STATE_NONE;
	}
}
 800082a:	e022      	b.n	8000872 <buttonOnInterrupt+0x7e>
			if ((HAL_GetTick() - btn->pressTime) > LONG_PRESS_MS) {
 800082c:	f000 fdce 	bl	80013cc <HAL_GetTick>
 8000830:	4602      	mov	r2, r0
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	68db      	ldr	r3, [r3, #12]
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800083c:	d903      	bls.n	8000846 <buttonOnInterrupt+0x52>
				btn->buttonState = BUTTON_STATE_LONG_PRESS;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2202      	movs	r2, #2
 8000842:	701a      	strb	r2, [r3, #0]
}
 8000844:	e015      	b.n	8000872 <buttonOnInterrupt+0x7e>
				if(btn->doublePressCounter != 0){
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	691b      	ldr	r3, [r3, #16]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d006      	beq.n	800085c <buttonOnInterrupt+0x68>
					btn->buttonState = BUTTON_STATE_DOUBLE_PRESS;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2203      	movs	r2, #3
 8000852:	701a      	strb	r2, [r3, #0]
					btn->doublePressCounter = 0;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
}
 800085a:	e00a      	b.n	8000872 <buttonOnInterrupt+0x7e>
					btn->buttonState = BUTTON_STATE_SHORT_PRESS;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2201      	movs	r2, #1
 8000860:	701a      	strb	r2, [r3, #0]
					btn->doublePressCounter = WAIT_FOR_DOUBLE_PRESS;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000868:	611a      	str	r2, [r3, #16]
}
 800086a:	e002      	b.n	8000872 <buttonOnInterrupt+0x7e>
		btn->buttonState = BUTTON_STATE_NONE;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2200      	movs	r2, #0
 8000870:	701a      	strb	r2, [r3, #0]
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <buttonDoublePressCountdown>:

void buttonDoublePressCountdown(BUTTON *btn){
 800087a:	b480      	push	{r7}
 800087c:	b083      	sub	sp, #12
 800087e:	af00      	add	r7, sp, #0
 8000880:	6078      	str	r0, [r7, #4]
	if(btn->doublePressCounter > 0){
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	691b      	ldr	r3, [r3, #16]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d004      	beq.n	8000894 <buttonDoublePressCountdown+0x1a>
		btn->doublePressCounter--;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	691b      	ldr	r3, [r3, #16]
 800088e:	1e5a      	subs	r2, r3, #1
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	611a      	str	r2, [r3, #16]
	}

}
 8000894:	bf00      	nop
 8000896:	370c      	adds	r7, #12
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <buzzerInit>:
 */

#include "buzzer.h"
//extern TIM_HandleTypeDef htim6;
extern TIM_HandleTypeDef htim3;
void buzzerInit(BUZZER* bzr){
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	if(bzr == NULL){
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d003      	beq.n	80008b6 <buzzerInit+0x16>
		return;
	}
	bzr->buzzerState = BUZZER_OFF;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2201      	movs	r2, #1
 80008b2:	701a      	strb	r2, [r3, #0]
 80008b4:	e000      	b.n	80008b8 <buzzerInit+0x18>
		return;
 80008b6:	bf00      	nop
}
 80008b8:	370c      	adds	r7, #12
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr

080008c2 <clockInit>:
 *  Created on: Jun 21, 2022
 *      Author: student
 */
#include "clock.h"

void clockInit(CLOCK *clk,TIM_HandleTypeDef *htim){
 80008c2:	b480      	push	{r7}
 80008c4:	b083      	sub	sp, #12
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
 80008ca:	6039      	str	r1, [r7, #0]
	if(clk == NULL){
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d00f      	beq.n	80008f2 <clockInit+0x30>
		return;
	}
	clk->sysTime.hour = 0;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2200      	movs	r2, #0
 80008d6:	801a      	strh	r2, [r3, #0]
	clk->sysTime.minute = 0;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2200      	movs	r2, #0
 80008dc:	805a      	strh	r2, [r3, #2]
	clk->sysTime.second = 0;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2200      	movs	r2, #0
 80008e2:	809a      	strh	r2, [r3, #4]
	clk->sysTime.milliSecond = 0;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
	clk->htim = htim;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	683a      	ldr	r2, [r7, #0]
 80008ee:	60da      	str	r2, [r3, #12]
 80008f0:	e000      	b.n	80008f4 <clockInit+0x32>
		return;
 80008f2:	bf00      	nop
}
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
	...

08000900 <clockOnInterrupt>:
void clockOnInterrupt(CLOCK *clk,TIM_HandleTypeDef *htim){
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	6039      	str	r1, [r7, #0]
	if(clk == NULL){
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d045      	beq.n	800099c <clockOnInterrupt+0x9c>
		return;
	}
	if(htim != clk->htim){
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	683a      	ldr	r2, [r7, #0]
 8000916:	429a      	cmp	r2, r3
 8000918:	d142      	bne.n	80009a0 <clockOnInterrupt+0xa0>
		return;
	}
	clk->sysTime.milliSecond++;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	689b      	ldr	r3, [r3, #8]
 800091e:	1c5a      	adds	r2, r3, #1
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	609a      	str	r2, [r3, #8]
	if((clk->sysTime.milliSecond % 1000) == 0){
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	689a      	ldr	r2, [r3, #8]
 8000928:	4b20      	ldr	r3, [pc, #128]	; (80009ac <clockOnInterrupt+0xac>)
 800092a:	fba3 1302 	umull	r1, r3, r3, r2
 800092e:	099b      	lsrs	r3, r3, #6
 8000930:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000934:	fb01 f303 	mul.w	r3, r1, r3
 8000938:	1ad3      	subs	r3, r2, r3
 800093a:	2b00      	cmp	r3, #0
 800093c:	d131      	bne.n	80009a2 <clockOnInterrupt+0xa2>
		clk->sysTime.second++;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	889b      	ldrh	r3, [r3, #4]
 8000942:	3301      	adds	r3, #1
 8000944:	b29a      	uxth	r2, r3
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	809a      	strh	r2, [r3, #4]
		if((clk->sysTime.second % 60) == 0){
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	889a      	ldrh	r2, [r3, #4]
 800094e:	4b18      	ldr	r3, [pc, #96]	; (80009b0 <clockOnInterrupt+0xb0>)
 8000950:	fba3 1302 	umull	r1, r3, r3, r2
 8000954:	0959      	lsrs	r1, r3, #5
 8000956:	460b      	mov	r3, r1
 8000958:	011b      	lsls	r3, r3, #4
 800095a:	1a5b      	subs	r3, r3, r1
 800095c:	009b      	lsls	r3, r3, #2
 800095e:	1ad3      	subs	r3, r2, r3
 8000960:	b29b      	uxth	r3, r3
 8000962:	2b00      	cmp	r3, #0
 8000964:	d105      	bne.n	8000972 <clockOnInterrupt+0x72>
			clk->sysTime.minute++;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	885b      	ldrh	r3, [r3, #2]
 800096a:	3301      	adds	r3, #1
 800096c:	b29a      	uxth	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	805a      	strh	r2, [r3, #2]
				//clk->sysTime.second = 1;
		}
		if((clk->sysTime.minute % 60) == 0){
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	885a      	ldrh	r2, [r3, #2]
 8000976:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <clockOnInterrupt+0xb0>)
 8000978:	fba3 1302 	umull	r1, r3, r3, r2
 800097c:	0959      	lsrs	r1, r3, #5
 800097e:	460b      	mov	r3, r1
 8000980:	011b      	lsls	r3, r3, #4
 8000982:	1a5b      	subs	r3, r3, r1
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	b29b      	uxth	r3, r3
 800098a:	2b00      	cmp	r3, #0
 800098c:	d109      	bne.n	80009a2 <clockOnInterrupt+0xa2>
			clk->sysTime.hour++;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	881b      	ldrh	r3, [r3, #0]
 8000992:	3301      	adds	r3, #1
 8000994:	b29a      	uxth	r2, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	801a      	strh	r2, [r3, #0]
 800099a:	e002      	b.n	80009a2 <clockOnInterrupt+0xa2>
		return;
 800099c:	bf00      	nop
 800099e:	e000      	b.n	80009a2 <clockOnInterrupt+0xa2>
		return;
 80009a0:	bf00      	nop
				//clk->sysTime.minute = 1;
			}
	}

}
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr
 80009ac:	10624dd3 	.word	0x10624dd3
 80009b0:	88888889 	.word	0x88888889

080009b4 <clockGetSecond>:

uint32_t clockGetMilliSecond(CLOCK *clk){
	return clk->sysTime.milliSecond;
}
uint16_t clockGetSecond(CLOCK *clk){
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	return clk->sysTime.second;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	889b      	ldrh	r3, [r3, #4]
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr

080009cc <clockGetMinute>:
uint16_t clockGetMinute(CLOCK *clk){
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
	return clk->sysTime.minute;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	885b      	ldrh	r3, [r3, #2]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <ledInit>:
#include "ledControl.h"
//extern TIM_HandleTypeDef htim6;
extern TIM_HandleTypeDef htim4;

void ledInit(LED* led,GPIO_TypeDef* GPIOx,uint16_t GPIO_pin)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b085      	sub	sp, #20
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	4613      	mov	r3, r2
 80009f0:	80fb      	strh	r3, [r7, #6]
	if(led == NULL){
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d00c      	beq.n	8000a12 <ledInit+0x2e>
		return;
	}

	led->ledState = LED_OFF;
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	2201      	movs	r2, #1
 80009fc:	701a      	strb	r2, [r3, #0]
	led->GPIOx = GPIOx;
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	68ba      	ldr	r2, [r7, #8]
 8000a02:	605a      	str	r2, [r3, #4]
	led->GPIO_pin = GPIO_pin;
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	88fa      	ldrh	r2, [r7, #6]
 8000a08:	811a      	strh	r2, [r3, #8]
	led->brightness = 0;
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	729a      	strb	r2, [r3, #10]
 8000a10:	e000      	b.n	8000a14 <ledInit+0x30>
		return;
 8000a12:	bf00      	nop

}
 8000a14:	3714      	adds	r7, #20
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr

08000a1e <ledOn>:
void ledOn(LED* led){
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b082      	sub	sp, #8
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
	if(led == NULL){
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d00b      	beq.n	8000a44 <ledOn+0x26>
		return;
	}
	led->ledState = LED_ON;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2200      	movs	r2, #0
 8000a30:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(led->GPIOx, led->GPIO_pin, 1);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6858      	ldr	r0, [r3, #4]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	891b      	ldrh	r3, [r3, #8]
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	f000 ffa5 	bl	800198c <HAL_GPIO_WritePin>
 8000a42:	e000      	b.n	8000a46 <ledOn+0x28>
		return;
 8000a44:	bf00      	nop
}
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <ledOff>:
void ledOff(LED* led){
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	if(led == NULL){
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d00b      	beq.n	8000a72 <ledOff+0x26>
		return;
	}
	led->ledState = LED_OFF;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(led->GPIOx, led->GPIO_pin, 0);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	6858      	ldr	r0, [r3, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	891b      	ldrh	r3, [r3, #8]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	f000 ff8e 	bl	800198c <HAL_GPIO_WritePin>
 8000a70:	e000      	b.n	8000a74 <ledOff+0x28>
		return;
 8000a72:	bf00      	nop
}
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a7e:	f000 fc35 	bl	80012ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a82:	f000 f80d 	bl	8000aa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a86:	f000 f975 	bl	8000d74 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a8a:	f000 f943 	bl	8000d14 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8000a8e:	f000 f8b3 	bl	8000bf8 <MX_TIM4_Init>
  MX_TIM6_Init();
 8000a92:	f000 f909 	bl	8000ca8 <MX_TIM6_Init>
  MX_TIM3_Init();
 8000a96:	f000 f855 	bl	8000b44 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  mainLoop();
 8000a9a:	f7ff fd9f 	bl	80005dc <mainLoop>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000a9e:	e7fe      	b.n	8000a9e <main+0x24>

08000aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b096      	sub	sp, #88	; 0x58
 8000aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	2244      	movs	r2, #68	; 0x44
 8000aac:	2100      	movs	r1, #0
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f004 f93c 	bl	8004d2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab4:	463b      	mov	r3, r7
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]
 8000abe:	60da      	str	r2, [r3, #12]
 8000ac0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ac2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000ac6:	f000 ff9f 	bl	8001a08 <HAL_PWREx_ControlVoltageScaling>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ad0:	f000 f9ce 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ad8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000adc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ade:	2310      	movs	r3, #16
 8000ae0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000aea:	2301      	movs	r3, #1
 8000aec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000aee:	230a      	movs	r3, #10
 8000af0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000af2:	2307      	movs	r3, #7
 8000af4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000af6:	2302      	movs	r3, #2
 8000af8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000afa:	2302      	movs	r3, #2
 8000afc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afe:	f107 0314 	add.w	r3, r7, #20
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 ffd6 	bl	8001ab4 <HAL_RCC_OscConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b0e:	f000 f9af 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b12:	230f      	movs	r3, #15
 8000b14:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b16:	2303      	movs	r3, #3
 8000b18:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b22:	2300      	movs	r3, #0
 8000b24:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b26:	463b      	mov	r3, r7
 8000b28:	2104      	movs	r1, #4
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f001 fb9e 	bl	800226c <HAL_RCC_ClockConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b36:	f000 f99b 	bl	8000e70 <Error_Handler>
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	3758      	adds	r7, #88	; 0x58
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
	...

08000b44 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b08a      	sub	sp, #40	; 0x28
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b4a:	f107 031c 	add.w	r3, r7, #28
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b56:	463b      	mov	r3, r7
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
 8000b64:	615a      	str	r2, [r3, #20]
 8000b66:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b68:	4b21      	ldr	r3, [pc, #132]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000b6a:	4a22      	ldr	r2, [pc, #136]	; (8000bf4 <MX_TIM3_Init+0xb0>)
 8000b6c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 800;
 8000b6e:	4b20      	ldr	r3, [pc, #128]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000b70:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000b74:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b76:	4b1e      	ldr	r3, [pc, #120]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000b7c:	4b1c      	ldr	r3, [pc, #112]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000b7e:	2264      	movs	r2, #100	; 0x64
 8000b80:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b82:	4b1b      	ldr	r3, [pc, #108]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b88:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b8e:	4818      	ldr	r0, [pc, #96]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000b90:	f002 fb14 	bl	80031bc <HAL_TIM_PWM_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000b9a:	f000 f969 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ba6:	f107 031c 	add.w	r3, r7, #28
 8000baa:	4619      	mov	r1, r3
 8000bac:	4810      	ldr	r0, [pc, #64]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000bae:	f003 faa3 	bl	80040f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000bb8:	f000 f95a 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bbc:	2360      	movs	r3, #96	; 0x60
 8000bbe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bcc:	463b      	mov	r3, r7
 8000bce:	2200      	movs	r2, #0
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4807      	ldr	r0, [pc, #28]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000bd4:	f002 fdbe 	bl	8003754 <HAL_TIM_PWM_ConfigChannel>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000bde:	f000 f947 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000be2:	4803      	ldr	r0, [pc, #12]	; (8000bf0 <MX_TIM3_Init+0xac>)
 8000be4:	f000 f9d6 	bl	8000f94 <HAL_TIM_MspPostInit>

}
 8000be8:	bf00      	nop
 8000bea:	3728      	adds	r7, #40	; 0x28
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	200000cc 	.word	0x200000cc
 8000bf4:	40000400 	.word	0x40000400

08000bf8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08a      	sub	sp, #40	; 0x28
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bfe:	f107 031c 	add.w	r3, r7, #28
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]
 8000c18:	615a      	str	r2, [r3, #20]
 8000c1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c1c:	4b20      	ldr	r3, [pc, #128]	; (8000ca0 <MX_TIM4_Init+0xa8>)
 8000c1e:	4a21      	ldr	r2, [pc, #132]	; (8000ca4 <MX_TIM4_Init+0xac>)
 8000c20:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7999;
 8000c22:	4b1f      	ldr	r3, [pc, #124]	; (8000ca0 <MX_TIM4_Init+0xa8>)
 8000c24:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000c28:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c2a:	4b1d      	ldr	r3, [pc, #116]	; (8000ca0 <MX_TIM4_Init+0xa8>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 8000c30:	4b1b      	ldr	r3, [pc, #108]	; (8000ca0 <MX_TIM4_Init+0xa8>)
 8000c32:	2264      	movs	r2, #100	; 0x64
 8000c34:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c36:	4b1a      	ldr	r3, [pc, #104]	; (8000ca0 <MX_TIM4_Init+0xa8>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c3c:	4b18      	ldr	r3, [pc, #96]	; (8000ca0 <MX_TIM4_Init+0xa8>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000c42:	4817      	ldr	r0, [pc, #92]	; (8000ca0 <MX_TIM4_Init+0xa8>)
 8000c44:	f002 faba 	bl	80031bc <HAL_TIM_PWM_Init>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8000c4e:	f000 f90f 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c5a:	f107 031c 	add.w	r3, r7, #28
 8000c5e:	4619      	mov	r1, r3
 8000c60:	480f      	ldr	r0, [pc, #60]	; (8000ca0 <MX_TIM4_Init+0xa8>)
 8000c62:	f003 fa49 	bl	80040f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8000c6c:	f000 f900 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c70:	2360      	movs	r3, #96	; 0x60
 8000c72:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c80:	463b      	mov	r3, r7
 8000c82:	2200      	movs	r2, #0
 8000c84:	4619      	mov	r1, r3
 8000c86:	4806      	ldr	r0, [pc, #24]	; (8000ca0 <MX_TIM4_Init+0xa8>)
 8000c88:	f002 fd64 	bl	8003754 <HAL_TIM_PWM_ConfigChannel>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8000c92:	f000 f8ed 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000c96:	bf00      	nop
 8000c98:	3728      	adds	r7, #40	; 0x28
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	20000118 	.word	0x20000118
 8000ca4:	40000800 	.word	0x40000800

08000ca8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000cb8:	4b14      	ldr	r3, [pc, #80]	; (8000d0c <MX_TIM6_Init+0x64>)
 8000cba:	4a15      	ldr	r2, [pc, #84]	; (8000d10 <MX_TIM6_Init+0x68>)
 8000cbc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000;
 8000cbe:	4b13      	ldr	r3, [pc, #76]	; (8000d0c <MX_TIM6_Init+0x64>)
 8000cc0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000cc4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc6:	4b11      	ldr	r3, [pc, #68]	; (8000d0c <MX_TIM6_Init+0x64>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10;
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <MX_TIM6_Init+0x64>)
 8000cce:	220a      	movs	r2, #10
 8000cd0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	; (8000d0c <MX_TIM6_Init+0x64>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000cd8:	480c      	ldr	r0, [pc, #48]	; (8000d0c <MX_TIM6_Init+0x64>)
 8000cda:	f002 f9a7 	bl	800302c <HAL_TIM_Base_Init>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000ce4:	f000 f8c4 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cec:	2300      	movs	r3, #0
 8000cee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4805      	ldr	r0, [pc, #20]	; (8000d0c <MX_TIM6_Init+0x64>)
 8000cf6:	f003 f9ff 	bl	80040f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000d00:	f000 f8b6 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d04:	bf00      	nop
 8000d06:	3710      	adds	r7, #16
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20000164 	.word	0x20000164
 8000d10:	40001000 	.word	0x40001000

08000d14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d18:	4b14      	ldr	r3, [pc, #80]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d1a:	4a15      	ldr	r2, [pc, #84]	; (8000d70 <MX_USART2_UART_Init+0x5c>)
 8000d1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d1e:	4b13      	ldr	r3, [pc, #76]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d26:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d32:	4b0e      	ldr	r3, [pc, #56]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d38:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d3a:	220c      	movs	r2, #12
 8000d3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d3e:	4b0b      	ldr	r3, [pc, #44]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d44:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d4a:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d50:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d56:	4805      	ldr	r0, [pc, #20]	; (8000d6c <MX_USART2_UART_Init+0x58>)
 8000d58:	f003 fa74 	bl	8004244 <HAL_UART_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d62:	f000 f885 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200001b0 	.word	0x200001b0
 8000d70:	40004400 	.word	0x40004400

08000d74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08a      	sub	sp, #40	; 0x28
 8000d78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7a:	f107 0314 	add.w	r3, r7, #20
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]
 8000d88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8a:	4b37      	ldr	r3, [pc, #220]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d8e:	4a36      	ldr	r2, [pc, #216]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000d90:	f043 0304 	orr.w	r3, r3, #4
 8000d94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d96:	4b34      	ldr	r3, [pc, #208]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9a:	f003 0304 	and.w	r3, r3, #4
 8000d9e:	613b      	str	r3, [r7, #16]
 8000da0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000da2:	4b31      	ldr	r3, [pc, #196]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da6:	4a30      	ldr	r2, [pc, #192]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000da8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dae:	4b2e      	ldr	r3, [pc, #184]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dba:	4b2b      	ldr	r3, [pc, #172]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dbe:	4a2a      	ldr	r2, [pc, #168]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dc6:	4b28      	ldr	r3, [pc, #160]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	60bb      	str	r3, [r7, #8]
 8000dd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd2:	4b25      	ldr	r3, [pc, #148]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd6:	4a24      	ldr	r2, [pc, #144]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000dd8:	f043 0302 	orr.w	r3, r3, #2
 8000ddc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dde:	4b22      	ldr	r3, [pc, #136]	; (8000e68 <MX_GPIO_Init+0xf4>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de2:	f003 0302 	and.w	r3, r3, #2
 8000de6:	607b      	str	r3, [r7, #4]
 8000de8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2160      	movs	r1, #96	; 0x60
 8000dee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df2:	f000 fdcb 	bl	800198c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000df6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000dfc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e06:	f107 0314 	add.w	r3, r7, #20
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4817      	ldr	r0, [pc, #92]	; (8000e6c <MX_GPIO_Init+0xf8>)
 8000e0e:	f000 fbfb 	bl	8001608 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin;
 8000e12:	2360      	movs	r3, #96	; 0x60
 8000e14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e16:	2301      	movs	r3, #1
 8000e18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	4619      	mov	r1, r3
 8000e28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e2c:	f000 fbec 	bl	8001608 <HAL_GPIO_Init>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 8000e30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000e36:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000e3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	4619      	mov	r1, r3
 8000e46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e4a:	f000 fbdd 	bl	8001608 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2100      	movs	r1, #0
 8000e52:	2028      	movs	r0, #40	; 0x28
 8000e54:	f000 fba1 	bl	800159a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e58:	2028      	movs	r0, #40	; 0x28
 8000e5a:	f000 fbba 	bl	80015d2 <HAL_NVIC_EnableIRQ>

}
 8000e5e:	bf00      	nop
 8000e60:	3728      	adds	r7, #40	; 0x28
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	48000800 	.word	0x48000800

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e78:	e7fe      	b.n	8000e78 <Error_Handler+0x8>
	...

08000e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e82:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <HAL_MspInit+0x44>)
 8000e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e86:	4a0e      	ldr	r2, [pc, #56]	; (8000ec0 <HAL_MspInit+0x44>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6613      	str	r3, [r2, #96]	; 0x60
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ec0 <HAL_MspInit+0x44>)
 8000e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9a:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <HAL_MspInit+0x44>)
 8000e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e9e:	4a08      	ldr	r2, [pc, #32]	; (8000ec0 <HAL_MspInit+0x44>)
 8000ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ea4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ea6:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_MspInit+0x44>)
 8000ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eae:	603b      	str	r3, [r7, #0]
 8000eb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	40021000 	.word	0x40021000

08000ec4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a1a      	ldr	r2, [pc, #104]	; (8000f3c <HAL_TIM_PWM_MspInit+0x78>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d114      	bne.n	8000f00 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ed6:	4b1a      	ldr	r3, [pc, #104]	; (8000f40 <HAL_TIM_PWM_MspInit+0x7c>)
 8000ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eda:	4a19      	ldr	r2, [pc, #100]	; (8000f40 <HAL_TIM_PWM_MspInit+0x7c>)
 8000edc:	f043 0302 	orr.w	r3, r3, #2
 8000ee0:	6593      	str	r3, [r2, #88]	; 0x58
 8000ee2:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <HAL_TIM_PWM_MspInit+0x7c>)
 8000ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	201d      	movs	r0, #29
 8000ef4:	f000 fb51 	bl	800159a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000ef8:	201d      	movs	r0, #29
 8000efa:	f000 fb6a 	bl	80015d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000efe:	e018      	b.n	8000f32 <HAL_TIM_PWM_MspInit+0x6e>
  else if(htim_pwm->Instance==TIM4)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a0f      	ldr	r2, [pc, #60]	; (8000f44 <HAL_TIM_PWM_MspInit+0x80>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d113      	bne.n	8000f32 <HAL_TIM_PWM_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f0a:	4b0d      	ldr	r3, [pc, #52]	; (8000f40 <HAL_TIM_PWM_MspInit+0x7c>)
 8000f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f0e:	4a0c      	ldr	r2, [pc, #48]	; (8000f40 <HAL_TIM_PWM_MspInit+0x7c>)
 8000f10:	f043 0304 	orr.w	r3, r3, #4
 8000f14:	6593      	str	r3, [r2, #88]	; 0x58
 8000f16:	4b0a      	ldr	r3, [pc, #40]	; (8000f40 <HAL_TIM_PWM_MspInit+0x7c>)
 8000f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f1a:	f003 0304 	and.w	r3, r3, #4
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2100      	movs	r1, #0
 8000f26:	201e      	movs	r0, #30
 8000f28:	f000 fb37 	bl	800159a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f2c:	201e      	movs	r0, #30
 8000f2e:	f000 fb50 	bl	80015d2 <HAL_NVIC_EnableIRQ>
}
 8000f32:	bf00      	nop
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40000400 	.word	0x40000400
 8000f40:	40021000 	.word	0x40021000
 8000f44:	40000800 	.word	0x40000800

08000f48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a0d      	ldr	r2, [pc, #52]	; (8000f8c <HAL_TIM_Base_MspInit+0x44>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d113      	bne.n	8000f82 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	; (8000f90 <HAL_TIM_Base_MspInit+0x48>)
 8000f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f5e:	4a0c      	ldr	r2, [pc, #48]	; (8000f90 <HAL_TIM_Base_MspInit+0x48>)
 8000f60:	f043 0310 	orr.w	r3, r3, #16
 8000f64:	6593      	str	r3, [r2, #88]	; 0x58
 8000f66:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <HAL_TIM_Base_MspInit+0x48>)
 8000f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f6a:	f003 0310 	and.w	r3, r3, #16
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2100      	movs	r1, #0
 8000f76:	2036      	movs	r0, #54	; 0x36
 8000f78:	f000 fb0f 	bl	800159a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f7c:	2036      	movs	r0, #54	; 0x36
 8000f7e:	f000 fb28 	bl	80015d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40001000 	.word	0x40001000
 8000f90:	40021000 	.word	0x40021000

08000f94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a11      	ldr	r2, [pc, #68]	; (8000ff8 <HAL_TIM_MspPostInit+0x64>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d11b      	bne.n	8000fee <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb6:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <HAL_TIM_MspPostInit+0x68>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fba:	4a10      	ldr	r2, [pc, #64]	; (8000ffc <HAL_TIM_MspPostInit+0x68>)
 8000fbc:	f043 0302 	orr.w	r3, r3, #2
 8000fc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <HAL_TIM_MspPostInit+0x68>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4 (NJTRST)     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fce:	2310      	movs	r3, #16
 8000fd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4805      	ldr	r0, [pc, #20]	; (8001000 <HAL_TIM_MspPostInit+0x6c>)
 8000fea:	f000 fb0d 	bl	8001608 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000fee:	bf00      	nop
 8000ff0:	3720      	adds	r7, #32
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40000400 	.word	0x40000400
 8000ffc:	40021000 	.word	0x40021000
 8001000:	48000400 	.word	0x48000400

08001004 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b0ac      	sub	sp, #176	; 0xb0
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800101c:	f107 0314 	add.w	r3, r7, #20
 8001020:	2288      	movs	r2, #136	; 0x88
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f003 fe81 	bl	8004d2c <memset>
  if(huart->Instance==USART2)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a21      	ldr	r2, [pc, #132]	; (80010b4 <HAL_UART_MspInit+0xb0>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d13b      	bne.n	80010ac <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001034:	2302      	movs	r3, #2
 8001036:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001038:	2300      	movs	r3, #0
 800103a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4618      	mov	r0, r3
 8001042:	f001 fb37 	bl	80026b4 <HAL_RCCEx_PeriphCLKConfig>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800104c:	f7ff ff10 	bl	8000e70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001050:	4b19      	ldr	r3, [pc, #100]	; (80010b8 <HAL_UART_MspInit+0xb4>)
 8001052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001054:	4a18      	ldr	r2, [pc, #96]	; (80010b8 <HAL_UART_MspInit+0xb4>)
 8001056:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800105a:	6593      	str	r3, [r2, #88]	; 0x58
 800105c:	4b16      	ldr	r3, [pc, #88]	; (80010b8 <HAL_UART_MspInit+0xb4>)
 800105e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001068:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <HAL_UART_MspInit+0xb4>)
 800106a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106c:	4a12      	ldr	r2, [pc, #72]	; (80010b8 <HAL_UART_MspInit+0xb4>)
 800106e:	f043 0301 	orr.w	r3, r3, #1
 8001072:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001074:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <HAL_UART_MspInit+0xb4>)
 8001076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001078:	f003 0301 	and.w	r3, r3, #1
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001080:	230c      	movs	r3, #12
 8001082:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001086:	2302      	movs	r3, #2
 8001088:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001092:	2303      	movs	r3, #3
 8001094:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001098:	2307      	movs	r3, #7
 800109a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010a2:	4619      	mov	r1, r3
 80010a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a8:	f000 faae 	bl	8001608 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010ac:	bf00      	nop
 80010ae:	37b0      	adds	r7, #176	; 0xb0
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40004400 	.word	0x40004400
 80010b8:	40021000 	.word	0x40021000

080010bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010c0:	e7fe      	b.n	80010c0 <NMI_Handler+0x4>

080010c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010c2:	b480      	push	{r7}
 80010c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010c6:	e7fe      	b.n	80010c6 <HardFault_Handler+0x4>

080010c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010cc:	e7fe      	b.n	80010cc <MemManage_Handler+0x4>

080010ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010d2:	e7fe      	b.n	80010d2 <BusFault_Handler+0x4>

080010d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d8:	e7fe      	b.n	80010d8 <UsageFault_Handler+0x4>

080010da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001108:	f000 f94c 	bl	80013a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}

08001110 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001114:	4802      	ldr	r0, [pc, #8]	; (8001120 <TIM3_IRQHandler+0x10>)
 8001116:	f002 f9fd 	bl	8003514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	200000cc 	.word	0x200000cc

08001124 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001128:	4802      	ldr	r0, [pc, #8]	; (8001134 <TIM4_IRQHandler+0x10>)
 800112a:	f002 f9f3 	bl	8003514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000118 	.word	0x20000118

08001138 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 800113c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001140:	f000 fc3c 	bl	80019bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001144:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001148:	f000 fc38 	bl	80019bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}

08001150 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001154:	4802      	ldr	r0, [pc, #8]	; (8001160 <TIM6_DAC_IRQHandler+0x10>)
 8001156:	f002 f9dd 	bl	8003514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000164 	.word	0x20000164

08001164 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
 8001174:	e00a      	b.n	800118c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001176:	f3af 8000 	nop.w
 800117a:	4601      	mov	r1, r0
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	1c5a      	adds	r2, r3, #1
 8001180:	60ba      	str	r2, [r7, #8]
 8001182:	b2ca      	uxtb	r2, r1
 8001184:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	3301      	adds	r3, #1
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	697a      	ldr	r2, [r7, #20]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	429a      	cmp	r2, r3
 8001192:	dbf0      	blt.n	8001176 <_read+0x12>
	}

return len;
 8001194:	687b      	ldr	r3, [r7, #4]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <_close>:
	}
	return len;
}

int _close(int file)
{
 800119e:	b480      	push	{r7}
 80011a0:	b083      	sub	sp, #12
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
	return -1;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011c6:	605a      	str	r2, [r3, #4]
	return 0;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <_isatty>:

int _isatty(int file)
{
 80011d6:	b480      	push	{r7}
 80011d8:	b083      	sub	sp, #12
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
	return 1;
 80011de:	2301      	movs	r3, #1
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
	return 0;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3714      	adds	r7, #20
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
	...

08001208 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001210:	4a14      	ldr	r2, [pc, #80]	; (8001264 <_sbrk+0x5c>)
 8001212:	4b15      	ldr	r3, [pc, #84]	; (8001268 <_sbrk+0x60>)
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800121c:	4b13      	ldr	r3, [pc, #76]	; (800126c <_sbrk+0x64>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d102      	bne.n	800122a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <_sbrk+0x64>)
 8001226:	4a12      	ldr	r2, [pc, #72]	; (8001270 <_sbrk+0x68>)
 8001228:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	429a      	cmp	r2, r3
 8001236:	d207      	bcs.n	8001248 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001238:	f003 fd4e 	bl	8004cd8 <__errno>
 800123c:	4603      	mov	r3, r0
 800123e:	220c      	movs	r2, #12
 8001240:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001242:	f04f 33ff 	mov.w	r3, #4294967295
 8001246:	e009      	b.n	800125c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001248:	4b08      	ldr	r3, [pc, #32]	; (800126c <_sbrk+0x64>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800124e:	4b07      	ldr	r3, [pc, #28]	; (800126c <_sbrk+0x64>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	4a05      	ldr	r2, [pc, #20]	; (800126c <_sbrk+0x64>)
 8001258:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800125a:	68fb      	ldr	r3, [r7, #12]
}
 800125c:	4618      	mov	r0, r3
 800125e:	3718      	adds	r7, #24
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	20018000 	.word	0x20018000
 8001268:	00000400 	.word	0x00000400
 800126c:	20000234 	.word	0x20000234
 8001270:	20000250 	.word	0x20000250

08001274 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <SystemInit+0x20>)
 800127a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800127e:	4a05      	ldr	r2, [pc, #20]	; (8001294 <SystemInit+0x20>)
 8001280:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001284:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	e000ed00 	.word	0xe000ed00

08001298 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001298:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800129c:	f7ff ffea 	bl	8001274 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012a0:	480c      	ldr	r0, [pc, #48]	; (80012d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80012a2:	490d      	ldr	r1, [pc, #52]	; (80012d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012a4:	4a0d      	ldr	r2, [pc, #52]	; (80012dc <LoopForever+0xe>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a8:	e002      	b.n	80012b0 <LoopCopyDataInit>

080012aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ae:	3304      	adds	r3, #4

080012b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b4:	d3f9      	bcc.n	80012aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b6:	4a0a      	ldr	r2, [pc, #40]	; (80012e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012b8:	4c0a      	ldr	r4, [pc, #40]	; (80012e4 <LoopForever+0x16>)
  movs r3, #0
 80012ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012bc:	e001      	b.n	80012c2 <LoopFillZerobss>

080012be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012c0:	3204      	adds	r2, #4

080012c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c4:	d3fb      	bcc.n	80012be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012c6:	f003 fd0d 	bl	8004ce4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012ca:	f7ff fbd6 	bl	8000a7a <main>

080012ce <LoopForever>:

LoopForever:
    b LoopForever
 80012ce:	e7fe      	b.n	80012ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80012dc:	08005d88 	.word	0x08005d88
  ldr r2, =_sbss
 80012e0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80012e4:	2000024c 	.word	0x2000024c

080012e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012e8:	e7fe      	b.n	80012e8 <ADC1_2_IRQHandler>
	...

080012ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012f2:	2300      	movs	r3, #0
 80012f4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f6:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <HAL_Init+0x3c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a0b      	ldr	r2, [pc, #44]	; (8001328 <HAL_Init+0x3c>)
 80012fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001300:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001302:	2003      	movs	r0, #3
 8001304:	f000 f93e 	bl	8001584 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001308:	2000      	movs	r0, #0
 800130a:	f000 f80f 	bl	800132c <HAL_InitTick>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d002      	beq.n	800131a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	e001      	b.n	800131e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800131a:	f7ff fdaf 	bl	8000e7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800131e:	79fb      	ldrb	r3, [r7, #7]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40022000 	.word	0x40022000

0800132c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001334:	2300      	movs	r3, #0
 8001336:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001338:	4b17      	ldr	r3, [pc, #92]	; (8001398 <HAL_InitTick+0x6c>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d023      	beq.n	8001388 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001340:	4b16      	ldr	r3, [pc, #88]	; (800139c <HAL_InitTick+0x70>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	4b14      	ldr	r3, [pc, #80]	; (8001398 <HAL_InitTick+0x6c>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	4619      	mov	r1, r3
 800134a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800134e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001352:	fbb2 f3f3 	udiv	r3, r2, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f000 f949 	bl	80015ee <HAL_SYSTICK_Config>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10f      	bne.n	8001382 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2b0f      	cmp	r3, #15
 8001366:	d809      	bhi.n	800137c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001368:	2200      	movs	r2, #0
 800136a:	6879      	ldr	r1, [r7, #4]
 800136c:	f04f 30ff 	mov.w	r0, #4294967295
 8001370:	f000 f913 	bl	800159a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001374:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <HAL_InitTick+0x74>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	e007      	b.n	800138c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	73fb      	strb	r3, [r7, #15]
 8001380:	e004      	b.n	800138c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	73fb      	strb	r3, [r7, #15]
 8001386:	e001      	b.n	800138c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800138c:	7bfb      	ldrb	r3, [r7, #15]
}
 800138e:	4618      	mov	r0, r3
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000008 	.word	0x20000008
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000004 	.word	0x20000004

080013a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_IncTick+0x20>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <HAL_IncTick+0x24>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4413      	add	r3, r2
 80013b4:	4a04      	ldr	r2, [pc, #16]	; (80013c8 <HAL_IncTick+0x24>)
 80013b6:	6013      	str	r3, [r2, #0]
}
 80013b8:	bf00      	nop
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	20000008 	.word	0x20000008
 80013c8:	20000238 	.word	0x20000238

080013cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  return uwTick;
 80013d0:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <HAL_GetTick+0x14>)
 80013d2:	681b      	ldr	r3, [r3, #0]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	20000238 	.word	0x20000238

080013e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f4:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <__NVIC_SetPriorityGrouping+0x44>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013fa:	68ba      	ldr	r2, [r7, #8]
 80013fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001400:	4013      	ands	r3, r2
 8001402:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800140c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001410:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001414:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001416:	4a04      	ldr	r2, [pc, #16]	; (8001428 <__NVIC_SetPriorityGrouping+0x44>)
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	60d3      	str	r3, [r2, #12]
}
 800141c:	bf00      	nop
 800141e:	3714      	adds	r7, #20
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001430:	4b04      	ldr	r3, [pc, #16]	; (8001444 <__NVIC_GetPriorityGrouping+0x18>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	0a1b      	lsrs	r3, r3, #8
 8001436:	f003 0307 	and.w	r3, r3, #7
}
 800143a:	4618      	mov	r0, r3
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001456:	2b00      	cmp	r3, #0
 8001458:	db0b      	blt.n	8001472 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	f003 021f 	and.w	r2, r3, #31
 8001460:	4907      	ldr	r1, [pc, #28]	; (8001480 <__NVIC_EnableIRQ+0x38>)
 8001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001466:	095b      	lsrs	r3, r3, #5
 8001468:	2001      	movs	r0, #1
 800146a:	fa00 f202 	lsl.w	r2, r0, r2
 800146e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e000e100 	.word	0xe000e100

08001484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	6039      	str	r1, [r7, #0]
 800148e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001494:	2b00      	cmp	r3, #0
 8001496:	db0a      	blt.n	80014ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b2da      	uxtb	r2, r3
 800149c:	490c      	ldr	r1, [pc, #48]	; (80014d0 <__NVIC_SetPriority+0x4c>)
 800149e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a2:	0112      	lsls	r2, r2, #4
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	440b      	add	r3, r1
 80014a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014ac:	e00a      	b.n	80014c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4908      	ldr	r1, [pc, #32]	; (80014d4 <__NVIC_SetPriority+0x50>)
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	3b04      	subs	r3, #4
 80014bc:	0112      	lsls	r2, r2, #4
 80014be:	b2d2      	uxtb	r2, r2
 80014c0:	440b      	add	r3, r1
 80014c2:	761a      	strb	r2, [r3, #24]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000e100 	.word	0xe000e100
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014d8:	b480      	push	{r7}
 80014da:	b089      	sub	sp, #36	; 0x24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	f1c3 0307 	rsb	r3, r3, #7
 80014f2:	2b04      	cmp	r3, #4
 80014f4:	bf28      	it	cs
 80014f6:	2304      	movcs	r3, #4
 80014f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	3304      	adds	r3, #4
 80014fe:	2b06      	cmp	r3, #6
 8001500:	d902      	bls.n	8001508 <NVIC_EncodePriority+0x30>
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3b03      	subs	r3, #3
 8001506:	e000      	b.n	800150a <NVIC_EncodePriority+0x32>
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	f04f 32ff 	mov.w	r2, #4294967295
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	fa02 f303 	lsl.w	r3, r2, r3
 8001516:	43da      	mvns	r2, r3
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	401a      	ands	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001520:	f04f 31ff 	mov.w	r1, #4294967295
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	fa01 f303 	lsl.w	r3, r1, r3
 800152a:	43d9      	mvns	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	4313      	orrs	r3, r2
         );
}
 8001532:	4618      	mov	r0, r3
 8001534:	3724      	adds	r7, #36	; 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	3b01      	subs	r3, #1
 800154c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001550:	d301      	bcc.n	8001556 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001552:	2301      	movs	r3, #1
 8001554:	e00f      	b.n	8001576 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001556:	4a0a      	ldr	r2, [pc, #40]	; (8001580 <SysTick_Config+0x40>)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3b01      	subs	r3, #1
 800155c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800155e:	210f      	movs	r1, #15
 8001560:	f04f 30ff 	mov.w	r0, #4294967295
 8001564:	f7ff ff8e 	bl	8001484 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001568:	4b05      	ldr	r3, [pc, #20]	; (8001580 <SysTick_Config+0x40>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156e:	4b04      	ldr	r3, [pc, #16]	; (8001580 <SysTick_Config+0x40>)
 8001570:	2207      	movs	r2, #7
 8001572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	e000e010 	.word	0xe000e010

08001584 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff ff29 	bl	80013e4 <__NVIC_SetPriorityGrouping>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	607a      	str	r2, [r7, #4]
 80015a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015ac:	f7ff ff3e 	bl	800142c <__NVIC_GetPriorityGrouping>
 80015b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015b2:	687a      	ldr	r2, [r7, #4]
 80015b4:	68b9      	ldr	r1, [r7, #8]
 80015b6:	6978      	ldr	r0, [r7, #20]
 80015b8:	f7ff ff8e 	bl	80014d8 <NVIC_EncodePriority>
 80015bc:	4602      	mov	r2, r0
 80015be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015c2:	4611      	mov	r1, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff5d 	bl	8001484 <__NVIC_SetPriority>
}
 80015ca:	bf00      	nop
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	4603      	mov	r3, r0
 80015da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff ff31 	bl	8001448 <__NVIC_EnableIRQ>
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f7ff ffa2 	bl	8001540 <SysTick_Config>
 80015fc:	4603      	mov	r3, r0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
	...

08001608 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001608:	b480      	push	{r7}
 800160a:	b087      	sub	sp, #28
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001616:	e17f      	b.n	8001918 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	2101      	movs	r1, #1
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	fa01 f303 	lsl.w	r3, r1, r3
 8001624:	4013      	ands	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2b00      	cmp	r3, #0
 800162c:	f000 8171 	beq.w	8001912 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f003 0303 	and.w	r3, r3, #3
 8001638:	2b01      	cmp	r3, #1
 800163a:	d005      	beq.n	8001648 <HAL_GPIO_Init+0x40>
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f003 0303 	and.w	r3, r3, #3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d130      	bne.n	80016aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	2203      	movs	r2, #3
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	68da      	ldr	r2, [r3, #12]
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	4313      	orrs	r3, r2
 8001670:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800167e:	2201      	movs	r2, #1
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43db      	mvns	r3, r3
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	4013      	ands	r3, r2
 800168c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	091b      	lsrs	r3, r3, #4
 8001694:	f003 0201 	and.w	r2, r3, #1
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f003 0303 	and.w	r3, r3, #3
 80016b2:	2b03      	cmp	r3, #3
 80016b4:	d118      	bne.n	80016e8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80016bc:	2201      	movs	r2, #1
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	43db      	mvns	r3, r3
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	4013      	ands	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	08db      	lsrs	r3, r3, #3
 80016d2:	f003 0201 	and.w	r2, r3, #1
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	4313      	orrs	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f003 0303 	and.w	r3, r3, #3
 80016f0:	2b03      	cmp	r3, #3
 80016f2:	d017      	beq.n	8001724 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	2203      	movs	r2, #3
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	43db      	mvns	r3, r3
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	4013      	ands	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	689a      	ldr	r2, [r3, #8]
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	fa02 f303 	lsl.w	r3, r2, r3
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	4313      	orrs	r3, r2
 800171c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	693a      	ldr	r2, [r7, #16]
 8001722:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f003 0303 	and.w	r3, r3, #3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d123      	bne.n	8001778 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	08da      	lsrs	r2, r3, #3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3208      	adds	r2, #8
 8001738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800173c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	f003 0307 	and.w	r3, r3, #7
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	220f      	movs	r2, #15
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	43db      	mvns	r3, r3
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	4013      	ands	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	691a      	ldr	r2, [r3, #16]
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	08da      	lsrs	r2, r3, #3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3208      	adds	r2, #8
 8001772:	6939      	ldr	r1, [r7, #16]
 8001774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	2203      	movs	r2, #3
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	4013      	ands	r3, r2
 800178e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f003 0203 	and.w	r2, r3, #3
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f000 80ac 	beq.w	8001912 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ba:	4b5f      	ldr	r3, [pc, #380]	; (8001938 <HAL_GPIO_Init+0x330>)
 80017bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017be:	4a5e      	ldr	r2, [pc, #376]	; (8001938 <HAL_GPIO_Init+0x330>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	6613      	str	r3, [r2, #96]	; 0x60
 80017c6:	4b5c      	ldr	r3, [pc, #368]	; (8001938 <HAL_GPIO_Init+0x330>)
 80017c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017d2:	4a5a      	ldr	r2, [pc, #360]	; (800193c <HAL_GPIO_Init+0x334>)
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	089b      	lsrs	r3, r3, #2
 80017d8:	3302      	adds	r3, #2
 80017da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017de:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	220f      	movs	r2, #15
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43db      	mvns	r3, r3
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4013      	ands	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017fc:	d025      	beq.n	800184a <HAL_GPIO_Init+0x242>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a4f      	ldr	r2, [pc, #316]	; (8001940 <HAL_GPIO_Init+0x338>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d01f      	beq.n	8001846 <HAL_GPIO_Init+0x23e>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a4e      	ldr	r2, [pc, #312]	; (8001944 <HAL_GPIO_Init+0x33c>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d019      	beq.n	8001842 <HAL_GPIO_Init+0x23a>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a4d      	ldr	r2, [pc, #308]	; (8001948 <HAL_GPIO_Init+0x340>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d013      	beq.n	800183e <HAL_GPIO_Init+0x236>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a4c      	ldr	r2, [pc, #304]	; (800194c <HAL_GPIO_Init+0x344>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d00d      	beq.n	800183a <HAL_GPIO_Init+0x232>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a4b      	ldr	r2, [pc, #300]	; (8001950 <HAL_GPIO_Init+0x348>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d007      	beq.n	8001836 <HAL_GPIO_Init+0x22e>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a4a      	ldr	r2, [pc, #296]	; (8001954 <HAL_GPIO_Init+0x34c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d101      	bne.n	8001832 <HAL_GPIO_Init+0x22a>
 800182e:	2306      	movs	r3, #6
 8001830:	e00c      	b.n	800184c <HAL_GPIO_Init+0x244>
 8001832:	2307      	movs	r3, #7
 8001834:	e00a      	b.n	800184c <HAL_GPIO_Init+0x244>
 8001836:	2305      	movs	r3, #5
 8001838:	e008      	b.n	800184c <HAL_GPIO_Init+0x244>
 800183a:	2304      	movs	r3, #4
 800183c:	e006      	b.n	800184c <HAL_GPIO_Init+0x244>
 800183e:	2303      	movs	r3, #3
 8001840:	e004      	b.n	800184c <HAL_GPIO_Init+0x244>
 8001842:	2302      	movs	r3, #2
 8001844:	e002      	b.n	800184c <HAL_GPIO_Init+0x244>
 8001846:	2301      	movs	r3, #1
 8001848:	e000      	b.n	800184c <HAL_GPIO_Init+0x244>
 800184a:	2300      	movs	r3, #0
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	f002 0203 	and.w	r2, r2, #3
 8001852:	0092      	lsls	r2, r2, #2
 8001854:	4093      	lsls	r3, r2
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800185c:	4937      	ldr	r1, [pc, #220]	; (800193c <HAL_GPIO_Init+0x334>)
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	089b      	lsrs	r3, r3, #2
 8001862:	3302      	adds	r3, #2
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800186a:	4b3b      	ldr	r3, [pc, #236]	; (8001958 <HAL_GPIO_Init+0x350>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	43db      	mvns	r3, r3
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	4013      	ands	r3, r2
 8001878:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d003      	beq.n	800188e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	4313      	orrs	r3, r2
 800188c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800188e:	4a32      	ldr	r2, [pc, #200]	; (8001958 <HAL_GPIO_Init+0x350>)
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001894:	4b30      	ldr	r3, [pc, #192]	; (8001958 <HAL_GPIO_Init+0x350>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	43db      	mvns	r3, r3
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4013      	ands	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018b8:	4a27      	ldr	r2, [pc, #156]	; (8001958 <HAL_GPIO_Init+0x350>)
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018be:	4b26      	ldr	r3, [pc, #152]	; (8001958 <HAL_GPIO_Init+0x350>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	43db      	mvns	r3, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4013      	ands	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4313      	orrs	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018e2:	4a1d      	ldr	r2, [pc, #116]	; (8001958 <HAL_GPIO_Init+0x350>)
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80018e8:	4b1b      	ldr	r3, [pc, #108]	; (8001958 <HAL_GPIO_Init+0x350>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800190c:	4a12      	ldr	r2, [pc, #72]	; (8001958 <HAL_GPIO_Init+0x350>)
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	3301      	adds	r3, #1
 8001916:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	fa22 f303 	lsr.w	r3, r2, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	f47f ae78 	bne.w	8001618 <HAL_GPIO_Init+0x10>
  }
}
 8001928:	bf00      	nop
 800192a:	bf00      	nop
 800192c:	371c      	adds	r7, #28
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	40021000 	.word	0x40021000
 800193c:	40010000 	.word	0x40010000
 8001940:	48000400 	.word	0x48000400
 8001944:	48000800 	.word	0x48000800
 8001948:	48000c00 	.word	0x48000c00
 800194c:	48001000 	.word	0x48001000
 8001950:	48001400 	.word	0x48001400
 8001954:	48001800 	.word	0x48001800
 8001958:	40010400 	.word	0x40010400

0800195c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	691a      	ldr	r2, [r3, #16]
 800196c:	887b      	ldrh	r3, [r7, #2]
 800196e:	4013      	ands	r3, r2
 8001970:	2b00      	cmp	r3, #0
 8001972:	d002      	beq.n	800197a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001974:	2301      	movs	r3, #1
 8001976:	73fb      	strb	r3, [r7, #15]
 8001978:	e001      	b.n	800197e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800197a:	2300      	movs	r3, #0
 800197c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800197e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3714      	adds	r7, #20
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	460b      	mov	r3, r1
 8001996:	807b      	strh	r3, [r7, #2]
 8001998:	4613      	mov	r3, r2
 800199a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800199c:	787b      	ldrb	r3, [r7, #1]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d003      	beq.n	80019aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019a2:	887a      	ldrh	r2, [r7, #2]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019a8:	e002      	b.n	80019b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019aa:	887a      	ldrh	r2, [r7, #2]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019c8:	695a      	ldr	r2, [r3, #20]
 80019ca:	88fb      	ldrh	r3, [r7, #6]
 80019cc:	4013      	ands	r3, r2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d006      	beq.n	80019e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019d2:	4a05      	ldr	r2, [pc, #20]	; (80019e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019d4:	88fb      	ldrh	r3, [r7, #6]
 80019d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019d8:	88fb      	ldrh	r3, [r7, #6]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fdca 	bl	8000574 <HAL_GPIO_EXTI_Callback>
  }
}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	40010400 	.word	0x40010400

080019ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019f0:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <HAL_PWREx_GetVoltageRange+0x18>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	40007000 	.word	0x40007000

08001a08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a16:	d130      	bne.n	8001a7a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a18:	4b23      	ldr	r3, [pc, #140]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a24:	d038      	beq.n	8001a98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a26:	4b20      	ldr	r3, [pc, #128]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a2e:	4a1e      	ldr	r2, [pc, #120]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a34:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a36:	4b1d      	ldr	r3, [pc, #116]	; (8001aac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2232      	movs	r2, #50	; 0x32
 8001a3c:	fb02 f303 	mul.w	r3, r2, r3
 8001a40:	4a1b      	ldr	r2, [pc, #108]	; (8001ab0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a42:	fba2 2303 	umull	r2, r3, r2, r3
 8001a46:	0c9b      	lsrs	r3, r3, #18
 8001a48:	3301      	adds	r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a4c:	e002      	b.n	8001a54 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	3b01      	subs	r3, #1
 8001a52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a54:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a56:	695b      	ldr	r3, [r3, #20]
 8001a58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a60:	d102      	bne.n	8001a68 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1f2      	bne.n	8001a4e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a68:	4b0f      	ldr	r3, [pc, #60]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a6a:	695b      	ldr	r3, [r3, #20]
 8001a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a74:	d110      	bne.n	8001a98 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e00f      	b.n	8001a9a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a86:	d007      	beq.n	8001a98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a88:	4b07      	ldr	r3, [pc, #28]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a90:	4a05      	ldr	r2, [pc, #20]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a96:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	40007000 	.word	0x40007000
 8001aac:	20000000 	.word	0x20000000
 8001ab0:	431bde83 	.word	0x431bde83

08001ab4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b088      	sub	sp, #32
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d101      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e3ca      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ac6:	4b97      	ldr	r3, [pc, #604]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 030c 	and.w	r3, r3, #12
 8001ace:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ad0:	4b94      	ldr	r3, [pc, #592]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	f003 0303 	and.w	r3, r3, #3
 8001ad8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0310 	and.w	r3, r3, #16
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	f000 80e4 	beq.w	8001cb0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d007      	beq.n	8001afe <HAL_RCC_OscConfig+0x4a>
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	2b0c      	cmp	r3, #12
 8001af2:	f040 808b 	bne.w	8001c0c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	f040 8087 	bne.w	8001c0c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001afe:	4b89      	ldr	r3, [pc, #548]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d005      	beq.n	8001b16 <HAL_RCC_OscConfig+0x62>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e3a2      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a1a      	ldr	r2, [r3, #32]
 8001b1a:	4b82      	ldr	r3, [pc, #520]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0308 	and.w	r3, r3, #8
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d004      	beq.n	8001b30 <HAL_RCC_OscConfig+0x7c>
 8001b26:	4b7f      	ldr	r3, [pc, #508]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b2e:	e005      	b.n	8001b3c <HAL_RCC_OscConfig+0x88>
 8001b30:	4b7c      	ldr	r3, [pc, #496]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b36:	091b      	lsrs	r3, r3, #4
 8001b38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d223      	bcs.n	8001b88 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f000 fd55 	bl	80025f4 <RCC_SetFlashLatencyFromMSIRange>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e383      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b54:	4b73      	ldr	r3, [pc, #460]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a72      	ldr	r2, [pc, #456]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b5a:	f043 0308 	orr.w	r3, r3, #8
 8001b5e:	6013      	str	r3, [r2, #0]
 8001b60:	4b70      	ldr	r3, [pc, #448]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a1b      	ldr	r3, [r3, #32]
 8001b6c:	496d      	ldr	r1, [pc, #436]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b72:	4b6c      	ldr	r3, [pc, #432]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	021b      	lsls	r3, r3, #8
 8001b80:	4968      	ldr	r1, [pc, #416]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b82:	4313      	orrs	r3, r2
 8001b84:	604b      	str	r3, [r1, #4]
 8001b86:	e025      	b.n	8001bd4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b88:	4b66      	ldr	r3, [pc, #408]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a65      	ldr	r2, [pc, #404]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b8e:	f043 0308 	orr.w	r3, r3, #8
 8001b92:	6013      	str	r3, [r2, #0]
 8001b94:	4b63      	ldr	r3, [pc, #396]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
 8001ba0:	4960      	ldr	r1, [pc, #384]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ba6:	4b5f      	ldr	r3, [pc, #380]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	021b      	lsls	r3, r3, #8
 8001bb4:	495b      	ldr	r1, [pc, #364]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d109      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f000 fd15 	bl	80025f4 <RCC_SetFlashLatencyFromMSIRange>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e343      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bd4:	f000 fc4a 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	4b52      	ldr	r3, [pc, #328]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	091b      	lsrs	r3, r3, #4
 8001be0:	f003 030f 	and.w	r3, r3, #15
 8001be4:	4950      	ldr	r1, [pc, #320]	; (8001d28 <HAL_RCC_OscConfig+0x274>)
 8001be6:	5ccb      	ldrb	r3, [r1, r3]
 8001be8:	f003 031f 	and.w	r3, r3, #31
 8001bec:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf0:	4a4e      	ldr	r2, [pc, #312]	; (8001d2c <HAL_RCC_OscConfig+0x278>)
 8001bf2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001bf4:	4b4e      	ldr	r3, [pc, #312]	; (8001d30 <HAL_RCC_OscConfig+0x27c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff fb97 	bl	800132c <HAL_InitTick>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c02:	7bfb      	ldrb	r3, [r7, #15]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d052      	beq.n	8001cae <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	e327      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d032      	beq.n	8001c7a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c14:	4b43      	ldr	r3, [pc, #268]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a42      	ldr	r2, [pc, #264]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c20:	f7ff fbd4 	bl	80013cc <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c28:	f7ff fbd0 	bl	80013cc <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e310      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c3a:	4b3a      	ldr	r3, [pc, #232]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0f0      	beq.n	8001c28 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c46:	4b37      	ldr	r3, [pc, #220]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a36      	ldr	r2, [pc, #216]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c4c:	f043 0308 	orr.w	r3, r3, #8
 8001c50:	6013      	str	r3, [r2, #0]
 8001c52:	4b34      	ldr	r3, [pc, #208]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	4931      	ldr	r1, [pc, #196]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c64:	4b2f      	ldr	r3, [pc, #188]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	492c      	ldr	r1, [pc, #176]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c74:	4313      	orrs	r3, r2
 8001c76:	604b      	str	r3, [r1, #4]
 8001c78:	e01a      	b.n	8001cb0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c7a:	4b2a      	ldr	r3, [pc, #168]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a29      	ldr	r2, [pc, #164]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001c80:	f023 0301 	bic.w	r3, r3, #1
 8001c84:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c86:	f7ff fba1 	bl	80013cc <HAL_GetTick>
 8001c8a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c8c:	e008      	b.n	8001ca0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c8e:	f7ff fb9d 	bl	80013cc <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e2dd      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ca0:	4b20      	ldr	r3, [pc, #128]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1f0      	bne.n	8001c8e <HAL_RCC_OscConfig+0x1da>
 8001cac:	e000      	b.n	8001cb0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cae:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d074      	beq.n	8001da6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	2b08      	cmp	r3, #8
 8001cc0:	d005      	beq.n	8001cce <HAL_RCC_OscConfig+0x21a>
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	2b0c      	cmp	r3, #12
 8001cc6:	d10e      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	2b03      	cmp	r3, #3
 8001ccc:	d10b      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cce:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d064      	beq.n	8001da4 <HAL_RCC_OscConfig+0x2f0>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d160      	bne.n	8001da4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e2ba      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cee:	d106      	bne.n	8001cfe <HAL_RCC_OscConfig+0x24a>
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a0b      	ldr	r2, [pc, #44]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001cf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cfa:	6013      	str	r3, [r2, #0]
 8001cfc:	e026      	b.n	8001d4c <HAL_RCC_OscConfig+0x298>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d06:	d115      	bne.n	8001d34 <HAL_RCC_OscConfig+0x280>
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a05      	ldr	r2, [pc, #20]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001d0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	4b03      	ldr	r3, [pc, #12]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a02      	ldr	r2, [pc, #8]	; (8001d24 <HAL_RCC_OscConfig+0x270>)
 8001d1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d1e:	6013      	str	r3, [r2, #0]
 8001d20:	e014      	b.n	8001d4c <HAL_RCC_OscConfig+0x298>
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000
 8001d28:	08005c98 	.word	0x08005c98
 8001d2c:	20000000 	.word	0x20000000
 8001d30:	20000004 	.word	0x20000004
 8001d34:	4ba0      	ldr	r3, [pc, #640]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a9f      	ldr	r2, [pc, #636]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001d3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	4b9d      	ldr	r3, [pc, #628]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a9c      	ldr	r2, [pc, #624]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001d46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d013      	beq.n	8001d7c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d54:	f7ff fb3a 	bl	80013cc <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d5c:	f7ff fb36 	bl	80013cc <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b64      	cmp	r3, #100	; 0x64
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e276      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d6e:	4b92      	ldr	r3, [pc, #584]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d0f0      	beq.n	8001d5c <HAL_RCC_OscConfig+0x2a8>
 8001d7a:	e014      	b.n	8001da6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7c:	f7ff fb26 	bl	80013cc <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d84:	f7ff fb22 	bl	80013cc <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b64      	cmp	r3, #100	; 0x64
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e262      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d96:	4b88      	ldr	r3, [pc, #544]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1f0      	bne.n	8001d84 <HAL_RCC_OscConfig+0x2d0>
 8001da2:	e000      	b.n	8001da6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d060      	beq.n	8001e74 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	2b04      	cmp	r3, #4
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x310>
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	2b0c      	cmp	r3, #12
 8001dbc:	d119      	bne.n	8001df2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d116      	bne.n	8001df2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dc4:	4b7c      	ldr	r3, [pc, #496]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d005      	beq.n	8001ddc <HAL_RCC_OscConfig+0x328>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d101      	bne.n	8001ddc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e23f      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ddc:	4b76      	ldr	r3, [pc, #472]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	691b      	ldr	r3, [r3, #16]
 8001de8:	061b      	lsls	r3, r3, #24
 8001dea:	4973      	ldr	r1, [pc, #460]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001df0:	e040      	b.n	8001e74 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d023      	beq.n	8001e42 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dfa:	4b6f      	ldr	r3, [pc, #444]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a6e      	ldr	r2, [pc, #440]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e06:	f7ff fae1 	bl	80013cc <HAL_GetTick>
 8001e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e0e:	f7ff fadd 	bl	80013cc <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e21d      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e20:	4b65      	ldr	r3, [pc, #404]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d0f0      	beq.n	8001e0e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e2c:	4b62      	ldr	r3, [pc, #392]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	061b      	lsls	r3, r3, #24
 8001e3a:	495f      	ldr	r1, [pc, #380]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	604b      	str	r3, [r1, #4]
 8001e40:	e018      	b.n	8001e74 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e42:	4b5d      	ldr	r3, [pc, #372]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a5c      	ldr	r2, [pc, #368]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4e:	f7ff fabd 	bl	80013cc <HAL_GetTick>
 8001e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e56:	f7ff fab9 	bl	80013cc <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e1f9      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e68:	4b53      	ldr	r3, [pc, #332]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1f0      	bne.n	8001e56 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0308 	and.w	r3, r3, #8
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d03c      	beq.n	8001efa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	695b      	ldr	r3, [r3, #20]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d01c      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e88:	4b4b      	ldr	r3, [pc, #300]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e8e:	4a4a      	ldr	r2, [pc, #296]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e98:	f7ff fa98 	bl	80013cc <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ea0:	f7ff fa94 	bl	80013cc <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e1d4      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eb2:	4b41      	ldr	r3, [pc, #260]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0ef      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x3ec>
 8001ec0:	e01b      	b.n	8001efa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ec2:	4b3d      	ldr	r3, [pc, #244]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ec8:	4a3b      	ldr	r2, [pc, #236]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001eca:	f023 0301 	bic.w	r3, r3, #1
 8001ece:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ed2:	f7ff fa7b 	bl	80013cc <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eda:	f7ff fa77 	bl	80013cc <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e1b7      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001eec:	4b32      	ldr	r3, [pc, #200]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1ef      	bne.n	8001eda <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0304 	and.w	r3, r3, #4
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f000 80a6 	beq.w	8002054 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f0c:	4b2a      	ldr	r3, [pc, #168]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d10d      	bne.n	8001f34 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f18:	4b27      	ldr	r3, [pc, #156]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001f1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f1c:	4a26      	ldr	r2, [pc, #152]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001f1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f22:	6593      	str	r3, [r2, #88]	; 0x58
 8001f24:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f30:	2301      	movs	r3, #1
 8001f32:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f34:	4b21      	ldr	r3, [pc, #132]	; (8001fbc <HAL_RCC_OscConfig+0x508>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d118      	bne.n	8001f72 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f40:	4b1e      	ldr	r3, [pc, #120]	; (8001fbc <HAL_RCC_OscConfig+0x508>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a1d      	ldr	r2, [pc, #116]	; (8001fbc <HAL_RCC_OscConfig+0x508>)
 8001f46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f4a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f4c:	f7ff fa3e 	bl	80013cc <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f54:	f7ff fa3a 	bl	80013cc <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e17a      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f66:	4b15      	ldr	r3, [pc, #84]	; (8001fbc <HAL_RCC_OscConfig+0x508>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f0      	beq.n	8001f54 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d108      	bne.n	8001f8c <HAL_RCC_OscConfig+0x4d8>
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f80:	4a0d      	ldr	r2, [pc, #52]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001f82:	f043 0301 	orr.w	r3, r3, #1
 8001f86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f8a:	e029      	b.n	8001fe0 <HAL_RCC_OscConfig+0x52c>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	2b05      	cmp	r3, #5
 8001f92:	d115      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x50c>
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f9a:	4a07      	ldr	r2, [pc, #28]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001f9c:	f043 0304 	orr.w	r3, r3, #4
 8001fa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fa4:	4b04      	ldr	r3, [pc, #16]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001faa:	4a03      	ldr	r2, [pc, #12]	; (8001fb8 <HAL_RCC_OscConfig+0x504>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fb4:	e014      	b.n	8001fe0 <HAL_RCC_OscConfig+0x52c>
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40007000 	.word	0x40007000
 8001fc0:	4b9c      	ldr	r3, [pc, #624]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8001fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc6:	4a9b      	ldr	r2, [pc, #620]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8001fc8:	f023 0301 	bic.w	r3, r3, #1
 8001fcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fd0:	4b98      	ldr	r3, [pc, #608]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8001fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fd6:	4a97      	ldr	r2, [pc, #604]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8001fd8:	f023 0304 	bic.w	r3, r3, #4
 8001fdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d016      	beq.n	8002016 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fe8:	f7ff f9f0 	bl	80013cc <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fee:	e00a      	b.n	8002006 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff0:	f7ff f9ec 	bl	80013cc <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e12a      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002006:	4b8b      	ldr	r3, [pc, #556]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d0ed      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x53c>
 8002014:	e015      	b.n	8002042 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002016:	f7ff f9d9 	bl	80013cc <HAL_GetTick>
 800201a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800201c:	e00a      	b.n	8002034 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800201e:	f7ff f9d5 	bl	80013cc <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	f241 3288 	movw	r2, #5000	; 0x1388
 800202c:	4293      	cmp	r3, r2
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e113      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002034:	4b7f      	ldr	r3, [pc, #508]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1ed      	bne.n	800201e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002042:	7ffb      	ldrb	r3, [r7, #31]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d105      	bne.n	8002054 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002048:	4b7a      	ldr	r3, [pc, #488]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 800204a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800204c:	4a79      	ldr	r2, [pc, #484]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 800204e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002052:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 80fe 	beq.w	800225a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002062:	2b02      	cmp	r3, #2
 8002064:	f040 80d0 	bne.w	8002208 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002068:	4b72      	ldr	r3, [pc, #456]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	f003 0203 	and.w	r2, r3, #3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002078:	429a      	cmp	r2, r3
 800207a:	d130      	bne.n	80020de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	3b01      	subs	r3, #1
 8002088:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800208a:	429a      	cmp	r2, r3
 800208c:	d127      	bne.n	80020de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002098:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800209a:	429a      	cmp	r2, r3
 800209c:	d11f      	bne.n	80020de <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80020a8:	2a07      	cmp	r2, #7
 80020aa:	bf14      	ite	ne
 80020ac:	2201      	movne	r2, #1
 80020ae:	2200      	moveq	r2, #0
 80020b0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d113      	bne.n	80020de <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020c0:	085b      	lsrs	r3, r3, #1
 80020c2:	3b01      	subs	r3, #1
 80020c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d109      	bne.n	80020de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d4:	085b      	lsrs	r3, r3, #1
 80020d6:	3b01      	subs	r3, #1
 80020d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020da:	429a      	cmp	r2, r3
 80020dc:	d06e      	beq.n	80021bc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	2b0c      	cmp	r3, #12
 80020e2:	d069      	beq.n	80021b8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020e4:	4b53      	ldr	r3, [pc, #332]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d105      	bne.n	80020fc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80020f0:	4b50      	ldr	r3, [pc, #320]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e0ad      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002100:	4b4c      	ldr	r3, [pc, #304]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a4b      	ldr	r2, [pc, #300]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002106:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800210a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800210c:	f7ff f95e 	bl	80013cc <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002114:	f7ff f95a 	bl	80013cc <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e09a      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002126:	4b43      	ldr	r3, [pc, #268]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1f0      	bne.n	8002114 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002132:	4b40      	ldr	r3, [pc, #256]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002134:	68da      	ldr	r2, [r3, #12]
 8002136:	4b40      	ldr	r3, [pc, #256]	; (8002238 <HAL_RCC_OscConfig+0x784>)
 8002138:	4013      	ands	r3, r2
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002142:	3a01      	subs	r2, #1
 8002144:	0112      	lsls	r2, r2, #4
 8002146:	4311      	orrs	r1, r2
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800214c:	0212      	lsls	r2, r2, #8
 800214e:	4311      	orrs	r1, r2
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002154:	0852      	lsrs	r2, r2, #1
 8002156:	3a01      	subs	r2, #1
 8002158:	0552      	lsls	r2, r2, #21
 800215a:	4311      	orrs	r1, r2
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002160:	0852      	lsrs	r2, r2, #1
 8002162:	3a01      	subs	r2, #1
 8002164:	0652      	lsls	r2, r2, #25
 8002166:	4311      	orrs	r1, r2
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800216c:	0912      	lsrs	r2, r2, #4
 800216e:	0452      	lsls	r2, r2, #17
 8002170:	430a      	orrs	r2, r1
 8002172:	4930      	ldr	r1, [pc, #192]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002174:	4313      	orrs	r3, r2
 8002176:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002178:	4b2e      	ldr	r3, [pc, #184]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a2d      	ldr	r2, [pc, #180]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 800217e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002182:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002184:	4b2b      	ldr	r3, [pc, #172]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	4a2a      	ldr	r2, [pc, #168]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 800218a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800218e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002190:	f7ff f91c 	bl	80013cc <HAL_GetTick>
 8002194:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002196:	e008      	b.n	80021aa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002198:	f7ff f918 	bl	80013cc <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e058      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021aa:	4b22      	ldr	r3, [pc, #136]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d0f0      	beq.n	8002198 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021b6:	e050      	b.n	800225a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e04f      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021bc:	4b1d      	ldr	r3, [pc, #116]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d148      	bne.n	800225a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021c8:	4b1a      	ldr	r3, [pc, #104]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a19      	ldr	r2, [pc, #100]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 80021ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021d4:	4b17      	ldr	r3, [pc, #92]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	4a16      	ldr	r2, [pc, #88]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 80021da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021e0:	f7ff f8f4 	bl	80013cc <HAL_GetTick>
 80021e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021e6:	e008      	b.n	80021fa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e8:	f7ff f8f0 	bl	80013cc <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e030      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021fa:	4b0e      	ldr	r3, [pc, #56]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0f0      	beq.n	80021e8 <HAL_RCC_OscConfig+0x734>
 8002206:	e028      	b.n	800225a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	2b0c      	cmp	r3, #12
 800220c:	d023      	beq.n	8002256 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a08      	ldr	r2, [pc, #32]	; (8002234 <HAL_RCC_OscConfig+0x780>)
 8002214:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002218:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221a:	f7ff f8d7 	bl	80013cc <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002220:	e00c      	b.n	800223c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002222:	f7ff f8d3 	bl	80013cc <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d905      	bls.n	800223c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e013      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
 8002234:	40021000 	.word	0x40021000
 8002238:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800223c:	4b09      	ldr	r3, [pc, #36]	; (8002264 <HAL_RCC_OscConfig+0x7b0>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1ec      	bne.n	8002222 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002248:	4b06      	ldr	r3, [pc, #24]	; (8002264 <HAL_RCC_OscConfig+0x7b0>)
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	4905      	ldr	r1, [pc, #20]	; (8002264 <HAL_RCC_OscConfig+0x7b0>)
 800224e:	4b06      	ldr	r3, [pc, #24]	; (8002268 <HAL_RCC_OscConfig+0x7b4>)
 8002250:	4013      	ands	r3, r2
 8002252:	60cb      	str	r3, [r1, #12]
 8002254:	e001      	b.n	800225a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e000      	b.n	800225c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3720      	adds	r7, #32
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40021000 	.word	0x40021000
 8002268:	feeefffc 	.word	0xfeeefffc

0800226c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e0e7      	b.n	8002450 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002280:	4b75      	ldr	r3, [pc, #468]	; (8002458 <HAL_RCC_ClockConfig+0x1ec>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d910      	bls.n	80022b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800228e:	4b72      	ldr	r3, [pc, #456]	; (8002458 <HAL_RCC_ClockConfig+0x1ec>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f023 0207 	bic.w	r2, r3, #7
 8002296:	4970      	ldr	r1, [pc, #448]	; (8002458 <HAL_RCC_ClockConfig+0x1ec>)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	4313      	orrs	r3, r2
 800229c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800229e:	4b6e      	ldr	r3, [pc, #440]	; (8002458 <HAL_RCC_ClockConfig+0x1ec>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d001      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e0cf      	b.n	8002450 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d010      	beq.n	80022de <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	4b66      	ldr	r3, [pc, #408]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d908      	bls.n	80022de <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022cc:	4b63      	ldr	r3, [pc, #396]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	4960      	ldr	r1, [pc, #384]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d04c      	beq.n	8002384 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b03      	cmp	r3, #3
 80022f0:	d107      	bne.n	8002302 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f2:	4b5a      	ldr	r3, [pc, #360]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d121      	bne.n	8002342 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e0a6      	b.n	8002450 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b02      	cmp	r3, #2
 8002308:	d107      	bne.n	800231a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800230a:	4b54      	ldr	r3, [pc, #336]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d115      	bne.n	8002342 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e09a      	b.n	8002450 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d107      	bne.n	8002332 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002322:	4b4e      	ldr	r3, [pc, #312]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d109      	bne.n	8002342 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e08e      	b.n	8002450 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002332:	4b4a      	ldr	r3, [pc, #296]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e086      	b.n	8002450 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002342:	4b46      	ldr	r3, [pc, #280]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f023 0203 	bic.w	r2, r3, #3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	4943      	ldr	r1, [pc, #268]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 8002350:	4313      	orrs	r3, r2
 8002352:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002354:	f7ff f83a 	bl	80013cc <HAL_GetTick>
 8002358:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235a:	e00a      	b.n	8002372 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800235c:	f7ff f836 	bl	80013cc <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	f241 3288 	movw	r2, #5000	; 0x1388
 800236a:	4293      	cmp	r3, r2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e06e      	b.n	8002450 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002372:	4b3a      	ldr	r3, [pc, #232]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 020c 	and.w	r2, r3, #12
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	429a      	cmp	r2, r3
 8002382:	d1eb      	bne.n	800235c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d010      	beq.n	80023b2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	4b31      	ldr	r3, [pc, #196]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800239c:	429a      	cmp	r2, r3
 800239e:	d208      	bcs.n	80023b2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023a0:	4b2e      	ldr	r3, [pc, #184]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	492b      	ldr	r1, [pc, #172]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023b2:	4b29      	ldr	r3, [pc, #164]	; (8002458 <HAL_RCC_ClockConfig+0x1ec>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0307 	and.w	r3, r3, #7
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d210      	bcs.n	80023e2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c0:	4b25      	ldr	r3, [pc, #148]	; (8002458 <HAL_RCC_ClockConfig+0x1ec>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f023 0207 	bic.w	r2, r3, #7
 80023c8:	4923      	ldr	r1, [pc, #140]	; (8002458 <HAL_RCC_ClockConfig+0x1ec>)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d0:	4b21      	ldr	r3, [pc, #132]	; (8002458 <HAL_RCC_ClockConfig+0x1ec>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	683a      	ldr	r2, [r7, #0]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d001      	beq.n	80023e2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e036      	b.n	8002450 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0304 	and.w	r3, r3, #4
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d008      	beq.n	8002400 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023ee:	4b1b      	ldr	r3, [pc, #108]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	4918      	ldr	r1, [pc, #96]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0308 	and.w	r3, r3, #8
 8002408:	2b00      	cmp	r3, #0
 800240a:	d009      	beq.n	8002420 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800240c:	4b13      	ldr	r3, [pc, #76]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	691b      	ldr	r3, [r3, #16]
 8002418:	00db      	lsls	r3, r3, #3
 800241a:	4910      	ldr	r1, [pc, #64]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 800241c:	4313      	orrs	r3, r2
 800241e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002420:	f000 f824 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8002424:	4602      	mov	r2, r0
 8002426:	4b0d      	ldr	r3, [pc, #52]	; (800245c <HAL_RCC_ClockConfig+0x1f0>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	091b      	lsrs	r3, r3, #4
 800242c:	f003 030f 	and.w	r3, r3, #15
 8002430:	490b      	ldr	r1, [pc, #44]	; (8002460 <HAL_RCC_ClockConfig+0x1f4>)
 8002432:	5ccb      	ldrb	r3, [r1, r3]
 8002434:	f003 031f 	and.w	r3, r3, #31
 8002438:	fa22 f303 	lsr.w	r3, r2, r3
 800243c:	4a09      	ldr	r2, [pc, #36]	; (8002464 <HAL_RCC_ClockConfig+0x1f8>)
 800243e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002440:	4b09      	ldr	r3, [pc, #36]	; (8002468 <HAL_RCC_ClockConfig+0x1fc>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe ff71 	bl	800132c <HAL_InitTick>
 800244a:	4603      	mov	r3, r0
 800244c:	72fb      	strb	r3, [r7, #11]

  return status;
 800244e:	7afb      	ldrb	r3, [r7, #11]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40022000 	.word	0x40022000
 800245c:	40021000 	.word	0x40021000
 8002460:	08005c98 	.word	0x08005c98
 8002464:	20000000 	.word	0x20000000
 8002468:	20000004 	.word	0x20000004

0800246c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800246c:	b480      	push	{r7}
 800246e:	b089      	sub	sp, #36	; 0x24
 8002470:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
 8002476:	2300      	movs	r3, #0
 8002478:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800247a:	4b3e      	ldr	r3, [pc, #248]	; (8002574 <HAL_RCC_GetSysClockFreq+0x108>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 030c 	and.w	r3, r3, #12
 8002482:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002484:	4b3b      	ldr	r3, [pc, #236]	; (8002574 <HAL_RCC_GetSysClockFreq+0x108>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d005      	beq.n	80024a0 <HAL_RCC_GetSysClockFreq+0x34>
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	2b0c      	cmp	r3, #12
 8002498:	d121      	bne.n	80024de <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d11e      	bne.n	80024de <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80024a0:	4b34      	ldr	r3, [pc, #208]	; (8002574 <HAL_RCC_GetSysClockFreq+0x108>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0308 	and.w	r3, r3, #8
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d107      	bne.n	80024bc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80024ac:	4b31      	ldr	r3, [pc, #196]	; (8002574 <HAL_RCC_GetSysClockFreq+0x108>)
 80024ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024b2:	0a1b      	lsrs	r3, r3, #8
 80024b4:	f003 030f 	and.w	r3, r3, #15
 80024b8:	61fb      	str	r3, [r7, #28]
 80024ba:	e005      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80024bc:	4b2d      	ldr	r3, [pc, #180]	; (8002574 <HAL_RCC_GetSysClockFreq+0x108>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	091b      	lsrs	r3, r3, #4
 80024c2:	f003 030f 	and.w	r3, r3, #15
 80024c6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80024c8:	4a2b      	ldr	r2, [pc, #172]	; (8002578 <HAL_RCC_GetSysClockFreq+0x10c>)
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10d      	bne.n	80024f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024dc:	e00a      	b.n	80024f4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	2b04      	cmp	r3, #4
 80024e2:	d102      	bne.n	80024ea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024e4:	4b25      	ldr	r3, [pc, #148]	; (800257c <HAL_RCC_GetSysClockFreq+0x110>)
 80024e6:	61bb      	str	r3, [r7, #24]
 80024e8:	e004      	b.n	80024f4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	d101      	bne.n	80024f4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024f0:	4b23      	ldr	r3, [pc, #140]	; (8002580 <HAL_RCC_GetSysClockFreq+0x114>)
 80024f2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	2b0c      	cmp	r3, #12
 80024f8:	d134      	bne.n	8002564 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024fa:	4b1e      	ldr	r3, [pc, #120]	; (8002574 <HAL_RCC_GetSysClockFreq+0x108>)
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f003 0303 	and.w	r3, r3, #3
 8002502:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	2b02      	cmp	r3, #2
 8002508:	d003      	beq.n	8002512 <HAL_RCC_GetSysClockFreq+0xa6>
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	2b03      	cmp	r3, #3
 800250e:	d003      	beq.n	8002518 <HAL_RCC_GetSysClockFreq+0xac>
 8002510:	e005      	b.n	800251e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002512:	4b1a      	ldr	r3, [pc, #104]	; (800257c <HAL_RCC_GetSysClockFreq+0x110>)
 8002514:	617b      	str	r3, [r7, #20]
      break;
 8002516:	e005      	b.n	8002524 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002518:	4b19      	ldr	r3, [pc, #100]	; (8002580 <HAL_RCC_GetSysClockFreq+0x114>)
 800251a:	617b      	str	r3, [r7, #20]
      break;
 800251c:	e002      	b.n	8002524 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	617b      	str	r3, [r7, #20]
      break;
 8002522:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002524:	4b13      	ldr	r3, [pc, #76]	; (8002574 <HAL_RCC_GetSysClockFreq+0x108>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	091b      	lsrs	r3, r3, #4
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	3301      	adds	r3, #1
 8002530:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002532:	4b10      	ldr	r3, [pc, #64]	; (8002574 <HAL_RCC_GetSysClockFreq+0x108>)
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	0a1b      	lsrs	r3, r3, #8
 8002538:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800253c:	697a      	ldr	r2, [r7, #20]
 800253e:	fb03 f202 	mul.w	r2, r3, r2
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	fbb2 f3f3 	udiv	r3, r2, r3
 8002548:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800254a:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <HAL_RCC_GetSysClockFreq+0x108>)
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	0e5b      	lsrs	r3, r3, #25
 8002550:	f003 0303 	and.w	r3, r3, #3
 8002554:	3301      	adds	r3, #1
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002562:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002564:	69bb      	ldr	r3, [r7, #24]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3724      	adds	r7, #36	; 0x24
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	40021000 	.word	0x40021000
 8002578:	08005cb0 	.word	0x08005cb0
 800257c:	00f42400 	.word	0x00f42400
 8002580:	007a1200 	.word	0x007a1200

08002584 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002588:	4b03      	ldr	r3, [pc, #12]	; (8002598 <HAL_RCC_GetHCLKFreq+0x14>)
 800258a:	681b      	ldr	r3, [r3, #0]
}
 800258c:	4618      	mov	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	20000000 	.word	0x20000000

0800259c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80025a0:	f7ff fff0 	bl	8002584 <HAL_RCC_GetHCLKFreq>
 80025a4:	4602      	mov	r2, r0
 80025a6:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	0a1b      	lsrs	r3, r3, #8
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	4904      	ldr	r1, [pc, #16]	; (80025c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025b2:	5ccb      	ldrb	r3, [r1, r3]
 80025b4:	f003 031f 	and.w	r3, r3, #31
 80025b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025bc:	4618      	mov	r0, r3
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40021000 	.word	0x40021000
 80025c4:	08005ca8 	.word	0x08005ca8

080025c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80025cc:	f7ff ffda 	bl	8002584 <HAL_RCC_GetHCLKFreq>
 80025d0:	4602      	mov	r2, r0
 80025d2:	4b06      	ldr	r3, [pc, #24]	; (80025ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	0adb      	lsrs	r3, r3, #11
 80025d8:	f003 0307 	and.w	r3, r3, #7
 80025dc:	4904      	ldr	r1, [pc, #16]	; (80025f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80025de:	5ccb      	ldrb	r3, [r1, r3]
 80025e0:	f003 031f 	and.w	r3, r3, #31
 80025e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40021000 	.word	0x40021000
 80025f0:	08005ca8 	.word	0x08005ca8

080025f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80025fc:	2300      	movs	r3, #0
 80025fe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002600:	4b2a      	ldr	r3, [pc, #168]	; (80026ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d003      	beq.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800260c:	f7ff f9ee 	bl	80019ec <HAL_PWREx_GetVoltageRange>
 8002610:	6178      	str	r0, [r7, #20]
 8002612:	e014      	b.n	800263e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002614:	4b25      	ldr	r3, [pc, #148]	; (80026ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002618:	4a24      	ldr	r2, [pc, #144]	; (80026ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800261a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800261e:	6593      	str	r3, [r2, #88]	; 0x58
 8002620:	4b22      	ldr	r3, [pc, #136]	; (80026ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800262c:	f7ff f9de 	bl	80019ec <HAL_PWREx_GetVoltageRange>
 8002630:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002632:	4b1e      	ldr	r3, [pc, #120]	; (80026ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002636:	4a1d      	ldr	r2, [pc, #116]	; (80026ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002638:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800263c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002644:	d10b      	bne.n	800265e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b80      	cmp	r3, #128	; 0x80
 800264a:	d919      	bls.n	8002680 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2ba0      	cmp	r3, #160	; 0xa0
 8002650:	d902      	bls.n	8002658 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002652:	2302      	movs	r3, #2
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	e013      	b.n	8002680 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002658:	2301      	movs	r3, #1
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	e010      	b.n	8002680 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b80      	cmp	r3, #128	; 0x80
 8002662:	d902      	bls.n	800266a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002664:	2303      	movs	r3, #3
 8002666:	613b      	str	r3, [r7, #16]
 8002668:	e00a      	b.n	8002680 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b80      	cmp	r3, #128	; 0x80
 800266e:	d102      	bne.n	8002676 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002670:	2302      	movs	r3, #2
 8002672:	613b      	str	r3, [r7, #16]
 8002674:	e004      	b.n	8002680 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b70      	cmp	r3, #112	; 0x70
 800267a:	d101      	bne.n	8002680 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800267c:	2301      	movs	r3, #1
 800267e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002680:	4b0b      	ldr	r3, [pc, #44]	; (80026b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f023 0207 	bic.w	r2, r3, #7
 8002688:	4909      	ldr	r1, [pc, #36]	; (80026b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	4313      	orrs	r3, r2
 800268e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002690:	4b07      	ldr	r3, [pc, #28]	; (80026b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	429a      	cmp	r2, r3
 800269c:	d001      	beq.n	80026a2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40021000 	.word	0x40021000
 80026b0:	40022000 	.word	0x40022000

080026b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026bc:	2300      	movs	r3, #0
 80026be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026c0:	2300      	movs	r3, #0
 80026c2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d041      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026d4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80026d8:	d02a      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80026da:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80026de:	d824      	bhi.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80026e4:	d008      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80026e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80026ea:	d81e      	bhi.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00a      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80026f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026f4:	d010      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80026f6:	e018      	b.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026f8:	4b86      	ldr	r3, [pc, #536]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	4a85      	ldr	r2, [pc, #532]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002702:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002704:	e015      	b.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	3304      	adds	r3, #4
 800270a:	2100      	movs	r1, #0
 800270c:	4618      	mov	r0, r3
 800270e:	f000 fabb 	bl	8002c88 <RCCEx_PLLSAI1_Config>
 8002712:	4603      	mov	r3, r0
 8002714:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002716:	e00c      	b.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3320      	adds	r3, #32
 800271c:	2100      	movs	r1, #0
 800271e:	4618      	mov	r0, r3
 8002720:	f000 fba6 	bl	8002e70 <RCCEx_PLLSAI2_Config>
 8002724:	4603      	mov	r3, r0
 8002726:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002728:	e003      	b.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	74fb      	strb	r3, [r7, #19]
      break;
 800272e:	e000      	b.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002730:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002732:	7cfb      	ldrb	r3, [r7, #19]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d10b      	bne.n	8002750 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002738:	4b76      	ldr	r3, [pc, #472]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800273a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800273e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002746:	4973      	ldr	r1, [pc, #460]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002748:	4313      	orrs	r3, r2
 800274a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800274e:	e001      	b.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002750:	7cfb      	ldrb	r3, [r7, #19]
 8002752:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d041      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002764:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002768:	d02a      	beq.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800276a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800276e:	d824      	bhi.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002770:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002774:	d008      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002776:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800277a:	d81e      	bhi.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x106>
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00a      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002780:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002784:	d010      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002786:	e018      	b.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002788:	4b62      	ldr	r3, [pc, #392]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	4a61      	ldr	r2, [pc, #388]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800278e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002792:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002794:	e015      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3304      	adds	r3, #4
 800279a:	2100      	movs	r1, #0
 800279c:	4618      	mov	r0, r3
 800279e:	f000 fa73 	bl	8002c88 <RCCEx_PLLSAI1_Config>
 80027a2:	4603      	mov	r3, r0
 80027a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027a6:	e00c      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3320      	adds	r3, #32
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 fb5e 	bl	8002e70 <RCCEx_PLLSAI2_Config>
 80027b4:	4603      	mov	r3, r0
 80027b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027b8:	e003      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	74fb      	strb	r3, [r7, #19]
      break;
 80027be:	e000      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80027c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027c2:	7cfb      	ldrb	r3, [r7, #19]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d10b      	bne.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027c8:	4b52      	ldr	r3, [pc, #328]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027d6:	494f      	ldr	r1, [pc, #316]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80027de:	e001      	b.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027e0:	7cfb      	ldrb	r3, [r7, #19]
 80027e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 80a0 	beq.w	8002932 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027f2:	2300      	movs	r3, #0
 80027f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027f6:	4b47      	ldr	r3, [pc, #284]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002802:	2301      	movs	r3, #1
 8002804:	e000      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002806:	2300      	movs	r3, #0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00d      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800280c:	4b41      	ldr	r3, [pc, #260]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800280e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002810:	4a40      	ldr	r2, [pc, #256]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002816:	6593      	str	r3, [r2, #88]	; 0x58
 8002818:	4b3e      	ldr	r3, [pc, #248]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800281a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002820:	60bb      	str	r3, [r7, #8]
 8002822:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002824:	2301      	movs	r3, #1
 8002826:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002828:	4b3b      	ldr	r3, [pc, #236]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a3a      	ldr	r2, [pc, #232]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800282e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002832:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002834:	f7fe fdca 	bl	80013cc <HAL_GetTick>
 8002838:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800283a:	e009      	b.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800283c:	f7fe fdc6 	bl	80013cc <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b02      	cmp	r3, #2
 8002848:	d902      	bls.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	74fb      	strb	r3, [r7, #19]
        break;
 800284e:	e005      	b.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002850:	4b31      	ldr	r3, [pc, #196]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002858:	2b00      	cmp	r3, #0
 800285a:	d0ef      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800285c:	7cfb      	ldrb	r3, [r7, #19]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d15c      	bne.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002862:	4b2c      	ldr	r3, [pc, #176]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002864:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800286c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d01f      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800287a:	697a      	ldr	r2, [r7, #20]
 800287c:	429a      	cmp	r2, r3
 800287e:	d019      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002880:	4b24      	ldr	r3, [pc, #144]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002886:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800288a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800288c:	4b21      	ldr	r3, [pc, #132]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800288e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002892:	4a20      	ldr	r2, [pc, #128]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002898:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800289c:	4b1d      	ldr	r3, [pc, #116]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800289e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028a2:	4a1c      	ldr	r2, [pc, #112]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80028ac:	4a19      	ldr	r2, [pc, #100]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d016      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028be:	f7fe fd85 	bl	80013cc <HAL_GetTick>
 80028c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028c4:	e00b      	b.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c6:	f7fe fd81 	bl	80013cc <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d902      	bls.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	74fb      	strb	r3, [r7, #19]
            break;
 80028dc:	e006      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028de:	4b0d      	ldr	r3, [pc, #52]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0ec      	beq.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80028ec:	7cfb      	ldrb	r3, [r7, #19]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10c      	bne.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028f2:	4b08      	ldr	r3, [pc, #32]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002902:	4904      	ldr	r1, [pc, #16]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002904:	4313      	orrs	r3, r2
 8002906:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800290a:	e009      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800290c:	7cfb      	ldrb	r3, [r7, #19]
 800290e:	74bb      	strb	r3, [r7, #18]
 8002910:	e006      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002912:	bf00      	nop
 8002914:	40021000 	.word	0x40021000
 8002918:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800291c:	7cfb      	ldrb	r3, [r7, #19]
 800291e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002920:	7c7b      	ldrb	r3, [r7, #17]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d105      	bne.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002926:	4b9e      	ldr	r3, [pc, #632]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292a:	4a9d      	ldr	r2, [pc, #628]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800292c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002930:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00a      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800293e:	4b98      	ldr	r3, [pc, #608]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002940:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002944:	f023 0203 	bic.w	r2, r3, #3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800294c:	4994      	ldr	r1, [pc, #592]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294e:	4313      	orrs	r3, r2
 8002950:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00a      	beq.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002960:	4b8f      	ldr	r3, [pc, #572]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002966:	f023 020c 	bic.w	r2, r3, #12
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800296e:	498c      	ldr	r1, [pc, #560]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002970:	4313      	orrs	r3, r2
 8002972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0304 	and.w	r3, r3, #4
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00a      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002982:	4b87      	ldr	r3, [pc, #540]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002984:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002988:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	4983      	ldr	r1, [pc, #524]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002992:	4313      	orrs	r3, r2
 8002994:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0308 	and.w	r3, r3, #8
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00a      	beq.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029a4:	4b7e      	ldr	r3, [pc, #504]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029aa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b2:	497b      	ldr	r1, [pc, #492]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00a      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029c6:	4b76      	ldr	r3, [pc, #472]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029d4:	4972      	ldr	r1, [pc, #456]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0320 	and.w	r3, r3, #32
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00a      	beq.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029e8:	4b6d      	ldr	r3, [pc, #436]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f6:	496a      	ldr	r1, [pc, #424]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00a      	beq.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a0a:	4b65      	ldr	r3, [pc, #404]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a10:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a18:	4961      	ldr	r1, [pc, #388]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d00a      	beq.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a2c:	4b5c      	ldr	r3, [pc, #368]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a32:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a3a:	4959      	ldr	r1, [pc, #356]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d00a      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a4e:	4b54      	ldr	r3, [pc, #336]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a54:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a5c:	4950      	ldr	r1, [pc, #320]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00a      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a70:	4b4b      	ldr	r3, [pc, #300]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a76:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a7e:	4948      	ldr	r1, [pc, #288]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00a      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a92:	4b43      	ldr	r3, [pc, #268]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aa0:	493f      	ldr	r1, [pc, #252]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d028      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ab4:	4b3a      	ldr	r3, [pc, #232]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ac2:	4937      	ldr	r1, [pc, #220]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ace:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ad2:	d106      	bne.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ad4:	4b32      	ldr	r3, [pc, #200]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	4a31      	ldr	r2, [pc, #196]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ada:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ade:	60d3      	str	r3, [r2, #12]
 8002ae0:	e011      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ae6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002aea:	d10c      	bne.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3304      	adds	r3, #4
 8002af0:	2101      	movs	r1, #1
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 f8c8 	bl	8002c88 <RCCEx_PLLSAI1_Config>
 8002af8:	4603      	mov	r3, r0
 8002afa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002afc:	7cfb      	ldrb	r3, [r7, #19]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002b02:	7cfb      	ldrb	r3, [r7, #19]
 8002b04:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d028      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b12:	4b23      	ldr	r3, [pc, #140]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b18:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b20:	491f      	ldr	r1, [pc, #124]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b30:	d106      	bne.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b32:	4b1b      	ldr	r3, [pc, #108]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	4a1a      	ldr	r2, [pc, #104]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b3c:	60d3      	str	r3, [r2, #12]
 8002b3e:	e011      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b44:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b48:	d10c      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	2101      	movs	r1, #1
 8002b50:	4618      	mov	r0, r3
 8002b52:	f000 f899 	bl	8002c88 <RCCEx_PLLSAI1_Config>
 8002b56:	4603      	mov	r3, r0
 8002b58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b5a:	7cfb      	ldrb	r3, [r7, #19]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002b60:	7cfb      	ldrb	r3, [r7, #19]
 8002b62:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d02b      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b70:	4b0b      	ldr	r3, [pc, #44]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b76:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b7e:	4908      	ldr	r1, [pc, #32]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b8e:	d109      	bne.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b90:	4b03      	ldr	r3, [pc, #12]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	4a02      	ldr	r2, [pc, #8]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b9a:	60d3      	str	r3, [r2, #12]
 8002b9c:	e014      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002b9e:	bf00      	nop
 8002ba0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ba8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002bac:	d10c      	bne.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f000 f867 	bl	8002c88 <RCCEx_PLLSAI1_Config>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bbe:	7cfb      	ldrb	r3, [r7, #19]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002bc4:	7cfb      	ldrb	r3, [r7, #19]
 8002bc6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d02f      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bd4:	4b2b      	ldr	r3, [pc, #172]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bda:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002be2:	4928      	ldr	r1, [pc, #160]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bf2:	d10d      	bne.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3304      	adds	r3, #4
 8002bf8:	2102      	movs	r1, #2
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f000 f844 	bl	8002c88 <RCCEx_PLLSAI1_Config>
 8002c00:	4603      	mov	r3, r0
 8002c02:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c04:	7cfb      	ldrb	r3, [r7, #19]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d014      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c0a:	7cfb      	ldrb	r3, [r7, #19]
 8002c0c:	74bb      	strb	r3, [r7, #18]
 8002c0e:	e011      	b.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c18:	d10c      	bne.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	3320      	adds	r3, #32
 8002c1e:	2102      	movs	r1, #2
 8002c20:	4618      	mov	r0, r3
 8002c22:	f000 f925 	bl	8002e70 <RCCEx_PLLSAI2_Config>
 8002c26:	4603      	mov	r3, r0
 8002c28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c2a:	7cfb      	ldrb	r3, [r7, #19]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c30:	7cfb      	ldrb	r3, [r7, #19]
 8002c32:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00a      	beq.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002c40:	4b10      	ldr	r3, [pc, #64]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c46:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c4e:	490d      	ldr	r1, [pc, #52]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00b      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c62:	4b08      	ldr	r3, [pc, #32]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c68:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c72:	4904      	ldr	r1, [pc, #16]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002c7a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3718      	adds	r7, #24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40021000 	.word	0x40021000

08002c88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c96:	4b75      	ldr	r3, [pc, #468]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	f003 0303 	and.w	r3, r3, #3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d018      	beq.n	8002cd4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002ca2:	4b72      	ldr	r3, [pc, #456]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f003 0203 	and.w	r2, r3, #3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d10d      	bne.n	8002cce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
       ||
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d009      	beq.n	8002cce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002cba:	4b6c      	ldr	r3, [pc, #432]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	091b      	lsrs	r3, r3, #4
 8002cc0:	f003 0307 	and.w	r3, r3, #7
 8002cc4:	1c5a      	adds	r2, r3, #1
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
       ||
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d047      	beq.n	8002d5e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	73fb      	strb	r3, [r7, #15]
 8002cd2:	e044      	b.n	8002d5e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2b03      	cmp	r3, #3
 8002cda:	d018      	beq.n	8002d0e <RCCEx_PLLSAI1_Config+0x86>
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	d825      	bhi.n	8002d2c <RCCEx_PLLSAI1_Config+0xa4>
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d002      	beq.n	8002cea <RCCEx_PLLSAI1_Config+0x62>
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d009      	beq.n	8002cfc <RCCEx_PLLSAI1_Config+0x74>
 8002ce8:	e020      	b.n	8002d2c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002cea:	4b60      	ldr	r3, [pc, #384]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d11d      	bne.n	8002d32 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cfa:	e01a      	b.n	8002d32 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002cfc:	4b5b      	ldr	r3, [pc, #364]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d116      	bne.n	8002d36 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d0c:	e013      	b.n	8002d36 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002d0e:	4b57      	ldr	r3, [pc, #348]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10f      	bne.n	8002d3a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d1a:	4b54      	ldr	r3, [pc, #336]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d109      	bne.n	8002d3a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d2a:	e006      	b.n	8002d3a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d30:	e004      	b.n	8002d3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d32:	bf00      	nop
 8002d34:	e002      	b.n	8002d3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d36:	bf00      	nop
 8002d38:	e000      	b.n	8002d3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d3a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d3c:	7bfb      	ldrb	r3, [r7, #15]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10d      	bne.n	8002d5e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d42:	4b4a      	ldr	r3, [pc, #296]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6819      	ldr	r1, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	3b01      	subs	r3, #1
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	430b      	orrs	r3, r1
 8002d58:	4944      	ldr	r1, [pc, #272]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d17d      	bne.n	8002e60 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002d64:	4b41      	ldr	r3, [pc, #260]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a40      	ldr	r2, [pc, #256]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002d6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d70:	f7fe fb2c 	bl	80013cc <HAL_GetTick>
 8002d74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d76:	e009      	b.n	8002d8c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d78:	f7fe fb28 	bl	80013cc <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d902      	bls.n	8002d8c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	73fb      	strb	r3, [r7, #15]
        break;
 8002d8a:	e005      	b.n	8002d98 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d8c:	4b37      	ldr	r3, [pc, #220]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1ef      	bne.n	8002d78 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d98:	7bfb      	ldrb	r3, [r7, #15]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d160      	bne.n	8002e60 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d111      	bne.n	8002dc8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002da4:	4b31      	ldr	r3, [pc, #196]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002dac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6892      	ldr	r2, [r2, #8]
 8002db4:	0211      	lsls	r1, r2, #8
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	68d2      	ldr	r2, [r2, #12]
 8002dba:	0912      	lsrs	r2, r2, #4
 8002dbc:	0452      	lsls	r2, r2, #17
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	492a      	ldr	r1, [pc, #168]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	610b      	str	r3, [r1, #16]
 8002dc6:	e027      	b.n	8002e18 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d112      	bne.n	8002df4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002dce:	4b27      	ldr	r3, [pc, #156]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002dd6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6892      	ldr	r2, [r2, #8]
 8002dde:	0211      	lsls	r1, r2, #8
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6912      	ldr	r2, [r2, #16]
 8002de4:	0852      	lsrs	r2, r2, #1
 8002de6:	3a01      	subs	r2, #1
 8002de8:	0552      	lsls	r2, r2, #21
 8002dea:	430a      	orrs	r2, r1
 8002dec:	491f      	ldr	r1, [pc, #124]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	610b      	str	r3, [r1, #16]
 8002df2:	e011      	b.n	8002e18 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002df4:	4b1d      	ldr	r3, [pc, #116]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002dfc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6892      	ldr	r2, [r2, #8]
 8002e04:	0211      	lsls	r1, r2, #8
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6952      	ldr	r2, [r2, #20]
 8002e0a:	0852      	lsrs	r2, r2, #1
 8002e0c:	3a01      	subs	r2, #1
 8002e0e:	0652      	lsls	r2, r2, #25
 8002e10:	430a      	orrs	r2, r1
 8002e12:	4916      	ldr	r1, [pc, #88]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e18:	4b14      	ldr	r3, [pc, #80]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a13      	ldr	r2, [pc, #76]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e1e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e22:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e24:	f7fe fad2 	bl	80013cc <HAL_GetTick>
 8002e28:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e2a:	e009      	b.n	8002e40 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e2c:	f7fe face 	bl	80013cc <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d902      	bls.n	8002e40 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	73fb      	strb	r3, [r7, #15]
          break;
 8002e3e:	e005      	b.n	8002e4c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e40:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0ef      	beq.n	8002e2c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d106      	bne.n	8002e60 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002e52:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e54:	691a      	ldr	r2, [r3, #16]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	4904      	ldr	r1, [pc, #16]	; (8002e6c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40021000 	.word	0x40021000

08002e70 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e7e:	4b6a      	ldr	r3, [pc, #424]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d018      	beq.n	8002ebc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002e8a:	4b67      	ldr	r3, [pc, #412]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	f003 0203 	and.w	r2, r3, #3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d10d      	bne.n	8002eb6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
       ||
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d009      	beq.n	8002eb6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002ea2:	4b61      	ldr	r3, [pc, #388]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	091b      	lsrs	r3, r3, #4
 8002ea8:	f003 0307 	and.w	r3, r3, #7
 8002eac:	1c5a      	adds	r2, r3, #1
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
       ||
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d047      	beq.n	8002f46 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	73fb      	strb	r3, [r7, #15]
 8002eba:	e044      	b.n	8002f46 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d018      	beq.n	8002ef6 <RCCEx_PLLSAI2_Config+0x86>
 8002ec4:	2b03      	cmp	r3, #3
 8002ec6:	d825      	bhi.n	8002f14 <RCCEx_PLLSAI2_Config+0xa4>
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d002      	beq.n	8002ed2 <RCCEx_PLLSAI2_Config+0x62>
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d009      	beq.n	8002ee4 <RCCEx_PLLSAI2_Config+0x74>
 8002ed0:	e020      	b.n	8002f14 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ed2:	4b55      	ldr	r3, [pc, #340]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d11d      	bne.n	8002f1a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ee2:	e01a      	b.n	8002f1a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ee4:	4b50      	ldr	r3, [pc, #320]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d116      	bne.n	8002f1e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ef4:	e013      	b.n	8002f1e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ef6:	4b4c      	ldr	r3, [pc, #304]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10f      	bne.n	8002f22 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f02:	4b49      	ldr	r3, [pc, #292]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d109      	bne.n	8002f22 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f12:	e006      	b.n	8002f22 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	73fb      	strb	r3, [r7, #15]
      break;
 8002f18:	e004      	b.n	8002f24 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f1a:	bf00      	nop
 8002f1c:	e002      	b.n	8002f24 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f1e:	bf00      	nop
 8002f20:	e000      	b.n	8002f24 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f22:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10d      	bne.n	8002f46 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f2a:	4b3f      	ldr	r3, [pc, #252]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6819      	ldr	r1, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	3b01      	subs	r3, #1
 8002f3c:	011b      	lsls	r3, r3, #4
 8002f3e:	430b      	orrs	r3, r1
 8002f40:	4939      	ldr	r1, [pc, #228]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d167      	bne.n	800301c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f4c:	4b36      	ldr	r3, [pc, #216]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a35      	ldr	r2, [pc, #212]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f58:	f7fe fa38 	bl	80013cc <HAL_GetTick>
 8002f5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f5e:	e009      	b.n	8002f74 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f60:	f7fe fa34 	bl	80013cc <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d902      	bls.n	8002f74 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	73fb      	strb	r3, [r7, #15]
        break;
 8002f72:	e005      	b.n	8002f80 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f74:	4b2c      	ldr	r3, [pc, #176]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1ef      	bne.n	8002f60 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d14a      	bne.n	800301c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d111      	bne.n	8002fb0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f8c:	4b26      	ldr	r3, [pc, #152]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002f94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	6892      	ldr	r2, [r2, #8]
 8002f9c:	0211      	lsls	r1, r2, #8
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	68d2      	ldr	r2, [r2, #12]
 8002fa2:	0912      	lsrs	r2, r2, #4
 8002fa4:	0452      	lsls	r2, r2, #17
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	491f      	ldr	r1, [pc, #124]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	614b      	str	r3, [r1, #20]
 8002fae:	e011      	b.n	8002fd4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fb0:	4b1d      	ldr	r3, [pc, #116]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002fb8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6892      	ldr	r2, [r2, #8]
 8002fc0:	0211      	lsls	r1, r2, #8
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6912      	ldr	r2, [r2, #16]
 8002fc6:	0852      	lsrs	r2, r2, #1
 8002fc8:	3a01      	subs	r2, #1
 8002fca:	0652      	lsls	r2, r2, #25
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	4916      	ldr	r1, [pc, #88]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002fd4:	4b14      	ldr	r3, [pc, #80]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a13      	ldr	r2, [pc, #76]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fde:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe0:	f7fe f9f4 	bl	80013cc <HAL_GetTick>
 8002fe4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002fe6:	e009      	b.n	8002ffc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002fe8:	f7fe f9f0 	bl	80013cc <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d902      	bls.n	8002ffc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	73fb      	strb	r3, [r7, #15]
          break;
 8002ffa:	e005      	b.n	8003008 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002ffc:	4b0a      	ldr	r3, [pc, #40]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d0ef      	beq.n	8002fe8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d106      	bne.n	800301c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800300e:	4b06      	ldr	r3, [pc, #24]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003010:	695a      	ldr	r2, [r3, #20]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	4904      	ldr	r1, [pc, #16]	; (8003028 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003018:	4313      	orrs	r3, r2
 800301a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800301c:	7bfb      	ldrb	r3, [r7, #15]
}
 800301e:	4618      	mov	r0, r3
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	40021000 	.word	0x40021000

0800302c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e049      	b.n	80030d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d106      	bne.n	8003058 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7fd ff78 	bl	8000f48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2202      	movs	r2, #2
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3304      	adds	r3, #4
 8003068:	4619      	mov	r1, r3
 800306a:	4610      	mov	r0, r2
 800306c:	f000 fcae 	bl	80039cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
	...

080030dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d001      	beq.n	80030f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e04f      	b.n	8003194 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2202      	movs	r2, #2
 80030f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0201 	orr.w	r2, r2, #1
 800310a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a23      	ldr	r2, [pc, #140]	; (80031a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d01d      	beq.n	8003152 <HAL_TIM_Base_Start_IT+0x76>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800311e:	d018      	beq.n	8003152 <HAL_TIM_Base_Start_IT+0x76>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a1f      	ldr	r2, [pc, #124]	; (80031a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d013      	beq.n	8003152 <HAL_TIM_Base_Start_IT+0x76>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a1e      	ldr	r2, [pc, #120]	; (80031a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d00e      	beq.n	8003152 <HAL_TIM_Base_Start_IT+0x76>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a1c      	ldr	r2, [pc, #112]	; (80031ac <HAL_TIM_Base_Start_IT+0xd0>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d009      	beq.n	8003152 <HAL_TIM_Base_Start_IT+0x76>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a1b      	ldr	r2, [pc, #108]	; (80031b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d004      	beq.n	8003152 <HAL_TIM_Base_Start_IT+0x76>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a19      	ldr	r2, [pc, #100]	; (80031b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d115      	bne.n	800317e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	4b17      	ldr	r3, [pc, #92]	; (80031b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800315a:	4013      	ands	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2b06      	cmp	r3, #6
 8003162:	d015      	beq.n	8003190 <HAL_TIM_Base_Start_IT+0xb4>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800316a:	d011      	beq.n	8003190 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800317c:	e008      	b.n	8003190 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f042 0201 	orr.w	r2, r2, #1
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	e000      	b.n	8003192 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003190:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr
 80031a0:	40012c00 	.word	0x40012c00
 80031a4:	40000400 	.word	0x40000400
 80031a8:	40000800 	.word	0x40000800
 80031ac:	40000c00 	.word	0x40000c00
 80031b0:	40013400 	.word	0x40013400
 80031b4:	40014000 	.word	0x40014000
 80031b8:	00010007 	.word	0x00010007

080031bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e049      	b.n	8003262 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d106      	bne.n	80031e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f7fd fe6e 	bl	8000ec4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2202      	movs	r2, #2
 80031ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3304      	adds	r3, #4
 80031f8:	4619      	mov	r1, r3
 80031fa:	4610      	mov	r0, r2
 80031fc:	f000 fbe6 	bl	80039cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
	...

0800326c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003276:	2300      	movs	r3, #0
 8003278:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d109      	bne.n	8003294 <HAL_TIM_PWM_Start_IT+0x28>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b01      	cmp	r3, #1
 800328a:	bf14      	ite	ne
 800328c:	2301      	movne	r3, #1
 800328e:	2300      	moveq	r3, #0
 8003290:	b2db      	uxtb	r3, r3
 8003292:	e03c      	b.n	800330e <HAL_TIM_PWM_Start_IT+0xa2>
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	2b04      	cmp	r3, #4
 8003298:	d109      	bne.n	80032ae <HAL_TIM_PWM_Start_IT+0x42>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	bf14      	ite	ne
 80032a6:	2301      	movne	r3, #1
 80032a8:	2300      	moveq	r3, #0
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	e02f      	b.n	800330e <HAL_TIM_PWM_Start_IT+0xa2>
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	2b08      	cmp	r3, #8
 80032b2:	d109      	bne.n	80032c8 <HAL_TIM_PWM_Start_IT+0x5c>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	2b01      	cmp	r3, #1
 80032be:	bf14      	ite	ne
 80032c0:	2301      	movne	r3, #1
 80032c2:	2300      	moveq	r3, #0
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	e022      	b.n	800330e <HAL_TIM_PWM_Start_IT+0xa2>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	2b0c      	cmp	r3, #12
 80032cc:	d109      	bne.n	80032e2 <HAL_TIM_PWM_Start_IT+0x76>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	bf14      	ite	ne
 80032da:	2301      	movne	r3, #1
 80032dc:	2300      	moveq	r3, #0
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	e015      	b.n	800330e <HAL_TIM_PWM_Start_IT+0xa2>
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	2b10      	cmp	r3, #16
 80032e6:	d109      	bne.n	80032fc <HAL_TIM_PWM_Start_IT+0x90>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	bf14      	ite	ne
 80032f4:	2301      	movne	r3, #1
 80032f6:	2300      	moveq	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	e008      	b.n	800330e <HAL_TIM_PWM_Start_IT+0xa2>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2b01      	cmp	r3, #1
 8003306:	bf14      	ite	ne
 8003308:	2301      	movne	r3, #1
 800330a:	2300      	moveq	r3, #0
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e0e7      	b.n	80034e6 <HAL_TIM_PWM_Start_IT+0x27a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d104      	bne.n	8003326 <HAL_TIM_PWM_Start_IT+0xba>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003324:	e023      	b.n	800336e <HAL_TIM_PWM_Start_IT+0x102>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2b04      	cmp	r3, #4
 800332a:	d104      	bne.n	8003336 <HAL_TIM_PWM_Start_IT+0xca>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2202      	movs	r2, #2
 8003330:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003334:	e01b      	b.n	800336e <HAL_TIM_PWM_Start_IT+0x102>
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	2b08      	cmp	r3, #8
 800333a:	d104      	bne.n	8003346 <HAL_TIM_PWM_Start_IT+0xda>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2202      	movs	r2, #2
 8003340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003344:	e013      	b.n	800336e <HAL_TIM_PWM_Start_IT+0x102>
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	2b0c      	cmp	r3, #12
 800334a:	d104      	bne.n	8003356 <HAL_TIM_PWM_Start_IT+0xea>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2202      	movs	r2, #2
 8003350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003354:	e00b      	b.n	800336e <HAL_TIM_PWM_Start_IT+0x102>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	2b10      	cmp	r3, #16
 800335a:	d104      	bne.n	8003366 <HAL_TIM_PWM_Start_IT+0xfa>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2202      	movs	r2, #2
 8003360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003364:	e003      	b.n	800336e <HAL_TIM_PWM_Start_IT+0x102>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2202      	movs	r2, #2
 800336a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	2b0c      	cmp	r3, #12
 8003372:	d841      	bhi.n	80033f8 <HAL_TIM_PWM_Start_IT+0x18c>
 8003374:	a201      	add	r2, pc, #4	; (adr r2, 800337c <HAL_TIM_PWM_Start_IT+0x110>)
 8003376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800337a:	bf00      	nop
 800337c:	080033b1 	.word	0x080033b1
 8003380:	080033f9 	.word	0x080033f9
 8003384:	080033f9 	.word	0x080033f9
 8003388:	080033f9 	.word	0x080033f9
 800338c:	080033c3 	.word	0x080033c3
 8003390:	080033f9 	.word	0x080033f9
 8003394:	080033f9 	.word	0x080033f9
 8003398:	080033f9 	.word	0x080033f9
 800339c:	080033d5 	.word	0x080033d5
 80033a0:	080033f9 	.word	0x080033f9
 80033a4:	080033f9 	.word	0x080033f9
 80033a8:	080033f9 	.word	0x080033f9
 80033ac:	080033e7 	.word	0x080033e7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68da      	ldr	r2, [r3, #12]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0202 	orr.w	r2, r2, #2
 80033be:	60da      	str	r2, [r3, #12]
      break;
 80033c0:	e01d      	b.n	80033fe <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68da      	ldr	r2, [r3, #12]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f042 0204 	orr.w	r2, r2, #4
 80033d0:	60da      	str	r2, [r3, #12]
      break;
 80033d2:	e014      	b.n	80033fe <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68da      	ldr	r2, [r3, #12]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0208 	orr.w	r2, r2, #8
 80033e2:	60da      	str	r2, [r3, #12]
      break;
 80033e4:	e00b      	b.n	80033fe <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68da      	ldr	r2, [r3, #12]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f042 0210 	orr.w	r2, r2, #16
 80033f4:	60da      	str	r2, [r3, #12]
      break;
 80033f6:	e002      	b.n	80033fe <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	73fb      	strb	r3, [r7, #15]
      break;
 80033fc:	bf00      	nop
  }

  if (status == HAL_OK)
 80033fe:	7bfb      	ldrb	r3, [r7, #15]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d16f      	bne.n	80034e4 <HAL_TIM_PWM_Start_IT+0x278>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2201      	movs	r2, #1
 800340a:	6839      	ldr	r1, [r7, #0]
 800340c:	4618      	mov	r0, r3
 800340e:	f000 fe4d 	bl	80040ac <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a36      	ldr	r2, [pc, #216]	; (80034f0 <HAL_TIM_PWM_Start_IT+0x284>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d013      	beq.n	8003444 <HAL_TIM_PWM_Start_IT+0x1d8>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a34      	ldr	r2, [pc, #208]	; (80034f4 <HAL_TIM_PWM_Start_IT+0x288>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d00e      	beq.n	8003444 <HAL_TIM_PWM_Start_IT+0x1d8>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a33      	ldr	r2, [pc, #204]	; (80034f8 <HAL_TIM_PWM_Start_IT+0x28c>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d009      	beq.n	8003444 <HAL_TIM_PWM_Start_IT+0x1d8>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a31      	ldr	r2, [pc, #196]	; (80034fc <HAL_TIM_PWM_Start_IT+0x290>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d004      	beq.n	8003444 <HAL_TIM_PWM_Start_IT+0x1d8>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a30      	ldr	r2, [pc, #192]	; (8003500 <HAL_TIM_PWM_Start_IT+0x294>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d101      	bne.n	8003448 <HAL_TIM_PWM_Start_IT+0x1dc>
 8003444:	2301      	movs	r3, #1
 8003446:	e000      	b.n	800344a <HAL_TIM_PWM_Start_IT+0x1de>
 8003448:	2300      	movs	r3, #0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d007      	beq.n	800345e <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800345c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a23      	ldr	r2, [pc, #140]	; (80034f0 <HAL_TIM_PWM_Start_IT+0x284>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d01d      	beq.n	80034a4 <HAL_TIM_PWM_Start_IT+0x238>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003470:	d018      	beq.n	80034a4 <HAL_TIM_PWM_Start_IT+0x238>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a23      	ldr	r2, [pc, #140]	; (8003504 <HAL_TIM_PWM_Start_IT+0x298>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d013      	beq.n	80034a4 <HAL_TIM_PWM_Start_IT+0x238>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a21      	ldr	r2, [pc, #132]	; (8003508 <HAL_TIM_PWM_Start_IT+0x29c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d00e      	beq.n	80034a4 <HAL_TIM_PWM_Start_IT+0x238>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a20      	ldr	r2, [pc, #128]	; (800350c <HAL_TIM_PWM_Start_IT+0x2a0>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d009      	beq.n	80034a4 <HAL_TIM_PWM_Start_IT+0x238>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a17      	ldr	r2, [pc, #92]	; (80034f4 <HAL_TIM_PWM_Start_IT+0x288>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d004      	beq.n	80034a4 <HAL_TIM_PWM_Start_IT+0x238>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a16      	ldr	r2, [pc, #88]	; (80034f8 <HAL_TIM_PWM_Start_IT+0x28c>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d115      	bne.n	80034d0 <HAL_TIM_PWM_Start_IT+0x264>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	4b19      	ldr	r3, [pc, #100]	; (8003510 <HAL_TIM_PWM_Start_IT+0x2a4>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	2b06      	cmp	r3, #6
 80034b4:	d015      	beq.n	80034e2 <HAL_TIM_PWM_Start_IT+0x276>
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034bc:	d011      	beq.n	80034e2 <HAL_TIM_PWM_Start_IT+0x276>
      {
        __HAL_TIM_ENABLE(htim);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f042 0201 	orr.w	r2, r2, #1
 80034cc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ce:	e008      	b.n	80034e2 <HAL_TIM_PWM_Start_IT+0x276>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f042 0201 	orr.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	e000      	b.n	80034e4 <HAL_TIM_PWM_Start_IT+0x278>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034e2:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80034e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	40012c00 	.word	0x40012c00
 80034f4:	40013400 	.word	0x40013400
 80034f8:	40014000 	.word	0x40014000
 80034fc:	40014400 	.word	0x40014400
 8003500:	40014800 	.word	0x40014800
 8003504:	40000400 	.word	0x40000400
 8003508:	40000800 	.word	0x40000800
 800350c:	40000c00 	.word	0x40000c00
 8003510:	00010007 	.word	0x00010007

08003514 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b02      	cmp	r3, #2
 8003528:	d122      	bne.n	8003570 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	2b02      	cmp	r3, #2
 8003536:	d11b      	bne.n	8003570 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f06f 0202 	mvn.w	r2, #2
 8003540:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	f003 0303 	and.w	r3, r3, #3
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 fa1a 	bl	8003990 <HAL_TIM_IC_CaptureCallback>
 800355c:	e005      	b.n	800356a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 fa0c 	bl	800397c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f000 fa1d 	bl	80039a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	f003 0304 	and.w	r3, r3, #4
 800357a:	2b04      	cmp	r3, #4
 800357c:	d122      	bne.n	80035c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b04      	cmp	r3, #4
 800358a:	d11b      	bne.n	80035c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f06f 0204 	mvn.w	r2, #4
 8003594:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2202      	movs	r2, #2
 800359a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d003      	beq.n	80035b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 f9f0 	bl	8003990 <HAL_TIM_IC_CaptureCallback>
 80035b0:	e005      	b.n	80035be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 f9e2 	bl	800397c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 f9f3 	bl	80039a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b08      	cmp	r3, #8
 80035d0:	d122      	bne.n	8003618 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	f003 0308 	and.w	r3, r3, #8
 80035dc:	2b08      	cmp	r3, #8
 80035de:	d11b      	bne.n	8003618 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f06f 0208 	mvn.w	r2, #8
 80035e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2204      	movs	r2, #4
 80035ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	69db      	ldr	r3, [r3, #28]
 80035f6:	f003 0303 	and.w	r3, r3, #3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f000 f9c6 	bl	8003990 <HAL_TIM_IC_CaptureCallback>
 8003604:	e005      	b.n	8003612 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 f9b8 	bl	800397c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 f9c9 	bl	80039a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	f003 0310 	and.w	r3, r3, #16
 8003622:	2b10      	cmp	r3, #16
 8003624:	d122      	bne.n	800366c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	f003 0310 	and.w	r3, r3, #16
 8003630:	2b10      	cmp	r3, #16
 8003632:	d11b      	bne.n	800366c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f06f 0210 	mvn.w	r2, #16
 800363c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2208      	movs	r2, #8
 8003642:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 f99c 	bl	8003990 <HAL_TIM_IC_CaptureCallback>
 8003658:	e005      	b.n	8003666 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f98e 	bl	800397c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f99f 	bl	80039a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b01      	cmp	r3, #1
 8003678:	d10e      	bne.n	8003698 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b01      	cmp	r3, #1
 8003686:	d107      	bne.n	8003698 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f06f 0201 	mvn.w	r2, #1
 8003690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7fc ff7e 	bl	8000594 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036a2:	2b80      	cmp	r3, #128	; 0x80
 80036a4:	d10e      	bne.n	80036c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b0:	2b80      	cmp	r3, #128	; 0x80
 80036b2:	d107      	bne.n	80036c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 fdac 	bl	800421c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036d2:	d10e      	bne.n	80036f2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036de:	2b80      	cmp	r3, #128	; 0x80
 80036e0:	d107      	bne.n	80036f2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80036ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f000 fd9f 	bl	8004230 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036fc:	2b40      	cmp	r3, #64	; 0x40
 80036fe:	d10e      	bne.n	800371e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800370a:	2b40      	cmp	r3, #64	; 0x40
 800370c:	d107      	bne.n	800371e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f000 f94d 	bl	80039b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	f003 0320 	and.w	r3, r3, #32
 8003728:	2b20      	cmp	r3, #32
 800372a:	d10e      	bne.n	800374a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	f003 0320 	and.w	r3, r3, #32
 8003736:	2b20      	cmp	r3, #32
 8003738:	d107      	bne.n	800374a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f06f 0220 	mvn.w	r2, #32
 8003742:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 fd5f 	bl	8004208 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800374a:	bf00      	nop
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
	...

08003754 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800376a:	2b01      	cmp	r3, #1
 800376c:	d101      	bne.n	8003772 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800376e:	2302      	movs	r3, #2
 8003770:	e0ff      	b.n	8003972 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2b14      	cmp	r3, #20
 800377e:	f200 80f0 	bhi.w	8003962 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003782:	a201      	add	r2, pc, #4	; (adr r2, 8003788 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003788:	080037dd 	.word	0x080037dd
 800378c:	08003963 	.word	0x08003963
 8003790:	08003963 	.word	0x08003963
 8003794:	08003963 	.word	0x08003963
 8003798:	0800381d 	.word	0x0800381d
 800379c:	08003963 	.word	0x08003963
 80037a0:	08003963 	.word	0x08003963
 80037a4:	08003963 	.word	0x08003963
 80037a8:	0800385f 	.word	0x0800385f
 80037ac:	08003963 	.word	0x08003963
 80037b0:	08003963 	.word	0x08003963
 80037b4:	08003963 	.word	0x08003963
 80037b8:	0800389f 	.word	0x0800389f
 80037bc:	08003963 	.word	0x08003963
 80037c0:	08003963 	.word	0x08003963
 80037c4:	08003963 	.word	0x08003963
 80037c8:	080038e1 	.word	0x080038e1
 80037cc:	08003963 	.word	0x08003963
 80037d0:	08003963 	.word	0x08003963
 80037d4:	08003963 	.word	0x08003963
 80037d8:	08003921 	.word	0x08003921
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 f98c 	bl	8003b00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699a      	ldr	r2, [r3, #24]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f042 0208 	orr.w	r2, r2, #8
 80037f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699a      	ldr	r2, [r3, #24]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0204 	bic.w	r2, r2, #4
 8003806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6999      	ldr	r1, [r3, #24]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	691a      	ldr	r2, [r3, #16]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	619a      	str	r2, [r3, #24]
      break;
 800381a:	e0a5      	b.n	8003968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68b9      	ldr	r1, [r7, #8]
 8003822:	4618      	mov	r0, r3
 8003824:	f000 f9fc 	bl	8003c20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699a      	ldr	r2, [r3, #24]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699a      	ldr	r2, [r3, #24]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6999      	ldr	r1, [r3, #24]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	021a      	lsls	r2, r3, #8
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	619a      	str	r2, [r3, #24]
      break;
 800385c:	e084      	b.n	8003968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	68b9      	ldr	r1, [r7, #8]
 8003864:	4618      	mov	r0, r3
 8003866:	f000 fa65 	bl	8003d34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	69da      	ldr	r2, [r3, #28]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f042 0208 	orr.w	r2, r2, #8
 8003878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	69da      	ldr	r2, [r3, #28]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f022 0204 	bic.w	r2, r2, #4
 8003888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	69d9      	ldr	r1, [r3, #28]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	691a      	ldr	r2, [r3, #16]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	430a      	orrs	r2, r1
 800389a:	61da      	str	r2, [r3, #28]
      break;
 800389c:	e064      	b.n	8003968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f000 facd 	bl	8003e44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	69da      	ldr	r2, [r3, #28]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	69da      	ldr	r2, [r3, #28]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69d9      	ldr	r1, [r3, #28]
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	021a      	lsls	r2, r3, #8
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	61da      	str	r2, [r3, #28]
      break;
 80038de:	e043      	b.n	8003968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68b9      	ldr	r1, [r7, #8]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f000 fb16 	bl	8003f18 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0208 	orr.w	r2, r2, #8
 80038fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0204 	bic.w	r2, r2, #4
 800390a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	691a      	ldr	r2, [r3, #16]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800391e:	e023      	b.n	8003968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68b9      	ldr	r1, [r7, #8]
 8003926:	4618      	mov	r0, r3
 8003928:	f000 fb5a 	bl	8003fe0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800393a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800394a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	021a      	lsls	r2, r3, #8
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	430a      	orrs	r2, r1
 800395e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003960:	e002      	b.n	8003968 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	75fb      	strb	r3, [r7, #23]
      break;
 8003966:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003970:	7dfb      	ldrb	r3, [r7, #23]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3718      	adds	r7, #24
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop

0800397c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003984:	bf00      	nop
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80039c0:	bf00      	nop
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a40      	ldr	r2, [pc, #256]	; (8003ae0 <TIM_Base_SetConfig+0x114>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d013      	beq.n	8003a0c <TIM_Base_SetConfig+0x40>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ea:	d00f      	beq.n	8003a0c <TIM_Base_SetConfig+0x40>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a3d      	ldr	r2, [pc, #244]	; (8003ae4 <TIM_Base_SetConfig+0x118>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d00b      	beq.n	8003a0c <TIM_Base_SetConfig+0x40>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a3c      	ldr	r2, [pc, #240]	; (8003ae8 <TIM_Base_SetConfig+0x11c>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d007      	beq.n	8003a0c <TIM_Base_SetConfig+0x40>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a3b      	ldr	r2, [pc, #236]	; (8003aec <TIM_Base_SetConfig+0x120>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d003      	beq.n	8003a0c <TIM_Base_SetConfig+0x40>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a3a      	ldr	r2, [pc, #232]	; (8003af0 <TIM_Base_SetConfig+0x124>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d108      	bne.n	8003a1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	68fa      	ldr	r2, [r7, #12]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a2f      	ldr	r2, [pc, #188]	; (8003ae0 <TIM_Base_SetConfig+0x114>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d01f      	beq.n	8003a66 <TIM_Base_SetConfig+0x9a>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a2c:	d01b      	beq.n	8003a66 <TIM_Base_SetConfig+0x9a>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a2c      	ldr	r2, [pc, #176]	; (8003ae4 <TIM_Base_SetConfig+0x118>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d017      	beq.n	8003a66 <TIM_Base_SetConfig+0x9a>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a2b      	ldr	r2, [pc, #172]	; (8003ae8 <TIM_Base_SetConfig+0x11c>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d013      	beq.n	8003a66 <TIM_Base_SetConfig+0x9a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a2a      	ldr	r2, [pc, #168]	; (8003aec <TIM_Base_SetConfig+0x120>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00f      	beq.n	8003a66 <TIM_Base_SetConfig+0x9a>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a29      	ldr	r2, [pc, #164]	; (8003af0 <TIM_Base_SetConfig+0x124>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d00b      	beq.n	8003a66 <TIM_Base_SetConfig+0x9a>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a28      	ldr	r2, [pc, #160]	; (8003af4 <TIM_Base_SetConfig+0x128>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d007      	beq.n	8003a66 <TIM_Base_SetConfig+0x9a>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a27      	ldr	r2, [pc, #156]	; (8003af8 <TIM_Base_SetConfig+0x12c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d003      	beq.n	8003a66 <TIM_Base_SetConfig+0x9a>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a26      	ldr	r2, [pc, #152]	; (8003afc <TIM_Base_SetConfig+0x130>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d108      	bne.n	8003a78 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	68fa      	ldr	r2, [r7, #12]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a10      	ldr	r2, [pc, #64]	; (8003ae0 <TIM_Base_SetConfig+0x114>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d00f      	beq.n	8003ac4 <TIM_Base_SetConfig+0xf8>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a12      	ldr	r2, [pc, #72]	; (8003af0 <TIM_Base_SetConfig+0x124>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d00b      	beq.n	8003ac4 <TIM_Base_SetConfig+0xf8>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a11      	ldr	r2, [pc, #68]	; (8003af4 <TIM_Base_SetConfig+0x128>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d007      	beq.n	8003ac4 <TIM_Base_SetConfig+0xf8>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a10      	ldr	r2, [pc, #64]	; (8003af8 <TIM_Base_SetConfig+0x12c>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d003      	beq.n	8003ac4 <TIM_Base_SetConfig+0xf8>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a0f      	ldr	r2, [pc, #60]	; (8003afc <TIM_Base_SetConfig+0x130>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d103      	bne.n	8003acc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	691a      	ldr	r2, [r3, #16]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	615a      	str	r2, [r3, #20]
}
 8003ad2:	bf00      	nop
 8003ad4:	3714      	adds	r7, #20
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	40012c00 	.word	0x40012c00
 8003ae4:	40000400 	.word	0x40000400
 8003ae8:	40000800 	.word	0x40000800
 8003aec:	40000c00 	.word	0x40000c00
 8003af0:	40013400 	.word	0x40013400
 8003af4:	40014000 	.word	0x40014000
 8003af8:	40014400 	.word	0x40014400
 8003afc:	40014800 	.word	0x40014800

08003b00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	f023 0201 	bic.w	r2, r3, #1
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f023 0303 	bic.w	r3, r3, #3
 8003b3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	68fa      	ldr	r2, [r7, #12]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	f023 0302 	bic.w	r3, r3, #2
 8003b4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a2c      	ldr	r2, [pc, #176]	; (8003c0c <TIM_OC1_SetConfig+0x10c>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d00f      	beq.n	8003b80 <TIM_OC1_SetConfig+0x80>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a2b      	ldr	r2, [pc, #172]	; (8003c10 <TIM_OC1_SetConfig+0x110>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d00b      	beq.n	8003b80 <TIM_OC1_SetConfig+0x80>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a2a      	ldr	r2, [pc, #168]	; (8003c14 <TIM_OC1_SetConfig+0x114>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d007      	beq.n	8003b80 <TIM_OC1_SetConfig+0x80>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a29      	ldr	r2, [pc, #164]	; (8003c18 <TIM_OC1_SetConfig+0x118>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d003      	beq.n	8003b80 <TIM_OC1_SetConfig+0x80>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a28      	ldr	r2, [pc, #160]	; (8003c1c <TIM_OC1_SetConfig+0x11c>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d10c      	bne.n	8003b9a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f023 0308 	bic.w	r3, r3, #8
 8003b86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	f023 0304 	bic.w	r3, r3, #4
 8003b98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a1b      	ldr	r2, [pc, #108]	; (8003c0c <TIM_OC1_SetConfig+0x10c>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d00f      	beq.n	8003bc2 <TIM_OC1_SetConfig+0xc2>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a1a      	ldr	r2, [pc, #104]	; (8003c10 <TIM_OC1_SetConfig+0x110>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d00b      	beq.n	8003bc2 <TIM_OC1_SetConfig+0xc2>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a19      	ldr	r2, [pc, #100]	; (8003c14 <TIM_OC1_SetConfig+0x114>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d007      	beq.n	8003bc2 <TIM_OC1_SetConfig+0xc2>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a18      	ldr	r2, [pc, #96]	; (8003c18 <TIM_OC1_SetConfig+0x118>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d003      	beq.n	8003bc2 <TIM_OC1_SetConfig+0xc2>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a17      	ldr	r2, [pc, #92]	; (8003c1c <TIM_OC1_SetConfig+0x11c>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d111      	bne.n	8003be6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003bd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685a      	ldr	r2, [r3, #4]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	697a      	ldr	r2, [r7, #20]
 8003bfe:	621a      	str	r2, [r3, #32]
}
 8003c00:	bf00      	nop
 8003c02:	371c      	adds	r7, #28
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr
 8003c0c:	40012c00 	.word	0x40012c00
 8003c10:	40013400 	.word	0x40013400
 8003c14:	40014000 	.word	0x40014000
 8003c18:	40014400 	.word	0x40014400
 8003c1c:	40014800 	.word	0x40014800

08003c20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b087      	sub	sp, #28
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	f023 0210 	bic.w	r2, r3, #16
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	021b      	lsls	r3, r3, #8
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	f023 0320 	bic.w	r3, r3, #32
 8003c6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a28      	ldr	r2, [pc, #160]	; (8003d20 <TIM_OC2_SetConfig+0x100>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d003      	beq.n	8003c8c <TIM_OC2_SetConfig+0x6c>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a27      	ldr	r2, [pc, #156]	; (8003d24 <TIM_OC2_SetConfig+0x104>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d10d      	bne.n	8003ca8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	011b      	lsls	r3, r3, #4
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ca6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a1d      	ldr	r2, [pc, #116]	; (8003d20 <TIM_OC2_SetConfig+0x100>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d00f      	beq.n	8003cd0 <TIM_OC2_SetConfig+0xb0>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a1c      	ldr	r2, [pc, #112]	; (8003d24 <TIM_OC2_SetConfig+0x104>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d00b      	beq.n	8003cd0 <TIM_OC2_SetConfig+0xb0>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a1b      	ldr	r2, [pc, #108]	; (8003d28 <TIM_OC2_SetConfig+0x108>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d007      	beq.n	8003cd0 <TIM_OC2_SetConfig+0xb0>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a1a      	ldr	r2, [pc, #104]	; (8003d2c <TIM_OC2_SetConfig+0x10c>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d003      	beq.n	8003cd0 <TIM_OC2_SetConfig+0xb0>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a19      	ldr	r2, [pc, #100]	; (8003d30 <TIM_OC2_SetConfig+0x110>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d113      	bne.n	8003cf8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	699b      	ldr	r3, [r3, #24]
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	693a      	ldr	r2, [r7, #16]
 8003cfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	621a      	str	r2, [r3, #32]
}
 8003d12:	bf00      	nop
 8003d14:	371c      	adds	r7, #28
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	40012c00 	.word	0x40012c00
 8003d24:	40013400 	.word	0x40013400
 8003d28:	40014000 	.word	0x40014000
 8003d2c:	40014400 	.word	0x40014400
 8003d30:	40014800 	.word	0x40014800

08003d34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b087      	sub	sp, #28
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69db      	ldr	r3, [r3, #28]
 8003d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f023 0303 	bic.w	r3, r3, #3
 8003d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	021b      	lsls	r3, r3, #8
 8003d88:	697a      	ldr	r2, [r7, #20]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a27      	ldr	r2, [pc, #156]	; (8003e30 <TIM_OC3_SetConfig+0xfc>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d003      	beq.n	8003d9e <TIM_OC3_SetConfig+0x6a>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a26      	ldr	r2, [pc, #152]	; (8003e34 <TIM_OC3_SetConfig+0x100>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d10d      	bne.n	8003dba <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003da4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	021b      	lsls	r3, r3, #8
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003db8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a1c      	ldr	r2, [pc, #112]	; (8003e30 <TIM_OC3_SetConfig+0xfc>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d00f      	beq.n	8003de2 <TIM_OC3_SetConfig+0xae>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a1b      	ldr	r2, [pc, #108]	; (8003e34 <TIM_OC3_SetConfig+0x100>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d00b      	beq.n	8003de2 <TIM_OC3_SetConfig+0xae>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a1a      	ldr	r2, [pc, #104]	; (8003e38 <TIM_OC3_SetConfig+0x104>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d007      	beq.n	8003de2 <TIM_OC3_SetConfig+0xae>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a19      	ldr	r2, [pc, #100]	; (8003e3c <TIM_OC3_SetConfig+0x108>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d003      	beq.n	8003de2 <TIM_OC3_SetConfig+0xae>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a18      	ldr	r2, [pc, #96]	; (8003e40 <TIM_OC3_SetConfig+0x10c>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d113      	bne.n	8003e0a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003de8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003df0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	693a      	ldr	r2, [r7, #16]
 8003e0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	621a      	str	r2, [r3, #32]
}
 8003e24:	bf00      	nop
 8003e26:	371c      	adds	r7, #28
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr
 8003e30:	40012c00 	.word	0x40012c00
 8003e34:	40013400 	.word	0x40013400
 8003e38:	40014000 	.word	0x40014000
 8003e3c:	40014400 	.word	0x40014400
 8003e40:	40014800 	.word	0x40014800

08003e44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b087      	sub	sp, #28
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	021b      	lsls	r3, r3, #8
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	031b      	lsls	r3, r3, #12
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a18      	ldr	r2, [pc, #96]	; (8003f04 <TIM_OC4_SetConfig+0xc0>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d00f      	beq.n	8003ec8 <TIM_OC4_SetConfig+0x84>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a17      	ldr	r2, [pc, #92]	; (8003f08 <TIM_OC4_SetConfig+0xc4>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d00b      	beq.n	8003ec8 <TIM_OC4_SetConfig+0x84>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a16      	ldr	r2, [pc, #88]	; (8003f0c <TIM_OC4_SetConfig+0xc8>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d007      	beq.n	8003ec8 <TIM_OC4_SetConfig+0x84>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a15      	ldr	r2, [pc, #84]	; (8003f10 <TIM_OC4_SetConfig+0xcc>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d003      	beq.n	8003ec8 <TIM_OC4_SetConfig+0x84>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4a14      	ldr	r2, [pc, #80]	; (8003f14 <TIM_OC4_SetConfig+0xd0>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d109      	bne.n	8003edc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ece:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	019b      	lsls	r3, r3, #6
 8003ed6:	697a      	ldr	r2, [r7, #20]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	693a      	ldr	r2, [r7, #16]
 8003ef4:	621a      	str	r2, [r3, #32]
}
 8003ef6:	bf00      	nop
 8003ef8:	371c      	adds	r7, #28
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	40012c00 	.word	0x40012c00
 8003f08:	40013400 	.word	0x40013400
 8003f0c:	40014000 	.word	0x40014000
 8003f10:	40014400 	.word	0x40014400
 8003f14:	40014800 	.word	0x40014800

08003f18 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b087      	sub	sp, #28
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68fa      	ldr	r2, [r7, #12]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003f5c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	041b      	lsls	r3, r3, #16
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a17      	ldr	r2, [pc, #92]	; (8003fcc <TIM_OC5_SetConfig+0xb4>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d00f      	beq.n	8003f92 <TIM_OC5_SetConfig+0x7a>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a16      	ldr	r2, [pc, #88]	; (8003fd0 <TIM_OC5_SetConfig+0xb8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d00b      	beq.n	8003f92 <TIM_OC5_SetConfig+0x7a>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a15      	ldr	r2, [pc, #84]	; (8003fd4 <TIM_OC5_SetConfig+0xbc>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d007      	beq.n	8003f92 <TIM_OC5_SetConfig+0x7a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a14      	ldr	r2, [pc, #80]	; (8003fd8 <TIM_OC5_SetConfig+0xc0>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d003      	beq.n	8003f92 <TIM_OC5_SetConfig+0x7a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a13      	ldr	r2, [pc, #76]	; (8003fdc <TIM_OC5_SetConfig+0xc4>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d109      	bne.n	8003fa6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f98:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	021b      	lsls	r3, r3, #8
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	621a      	str	r2, [r3, #32]
}
 8003fc0:	bf00      	nop
 8003fc2:	371c      	adds	r7, #28
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr
 8003fcc:	40012c00 	.word	0x40012c00
 8003fd0:	40013400 	.word	0x40013400
 8003fd4:	40014000 	.word	0x40014000
 8003fd8:	40014400 	.word	0x40014400
 8003fdc:	40014800 	.word	0x40014800

08003fe0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b087      	sub	sp, #28
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a1b      	ldr	r3, [r3, #32]
 8003fee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800400e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	021b      	lsls	r3, r3, #8
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	4313      	orrs	r3, r2
 800401e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004026:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	051b      	lsls	r3, r3, #20
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	4313      	orrs	r3, r2
 8004032:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a18      	ldr	r2, [pc, #96]	; (8004098 <TIM_OC6_SetConfig+0xb8>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d00f      	beq.n	800405c <TIM_OC6_SetConfig+0x7c>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a17      	ldr	r2, [pc, #92]	; (800409c <TIM_OC6_SetConfig+0xbc>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d00b      	beq.n	800405c <TIM_OC6_SetConfig+0x7c>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a16      	ldr	r2, [pc, #88]	; (80040a0 <TIM_OC6_SetConfig+0xc0>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d007      	beq.n	800405c <TIM_OC6_SetConfig+0x7c>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a15      	ldr	r2, [pc, #84]	; (80040a4 <TIM_OC6_SetConfig+0xc4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d003      	beq.n	800405c <TIM_OC6_SetConfig+0x7c>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a14      	ldr	r2, [pc, #80]	; (80040a8 <TIM_OC6_SetConfig+0xc8>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d109      	bne.n	8004070 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004062:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	029b      	lsls	r3, r3, #10
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	4313      	orrs	r3, r2
 800406e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	621a      	str	r2, [r3, #32]
}
 800408a:	bf00      	nop
 800408c:	371c      	adds	r7, #28
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	40012c00 	.word	0x40012c00
 800409c:	40013400 	.word	0x40013400
 80040a0:	40014000 	.word	0x40014000
 80040a4:	40014400 	.word	0x40014400
 80040a8:	40014800 	.word	0x40014800

080040ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	f003 031f 	and.w	r3, r3, #31
 80040be:	2201      	movs	r2, #1
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6a1a      	ldr	r2, [r3, #32]
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	43db      	mvns	r3, r3
 80040ce:	401a      	ands	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a1a      	ldr	r2, [r3, #32]
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f003 031f 	and.w	r3, r3, #31
 80040de:	6879      	ldr	r1, [r7, #4]
 80040e0:	fa01 f303 	lsl.w	r3, r1, r3
 80040e4:	431a      	orrs	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	621a      	str	r2, [r3, #32]
}
 80040ea:	bf00      	nop
 80040ec:	371c      	adds	r7, #28
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
	...

080040f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004108:	2b01      	cmp	r3, #1
 800410a:	d101      	bne.n	8004110 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800410c:	2302      	movs	r3, #2
 800410e:	e068      	b.n	80041e2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a2e      	ldr	r2, [pc, #184]	; (80041f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d004      	beq.n	8004144 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a2d      	ldr	r2, [pc, #180]	; (80041f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d108      	bne.n	8004156 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800414a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	4313      	orrs	r3, r2
 8004154:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800415c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	4313      	orrs	r3, r2
 8004166:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a1e      	ldr	r2, [pc, #120]	; (80041f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d01d      	beq.n	80041b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004182:	d018      	beq.n	80041b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a1b      	ldr	r2, [pc, #108]	; (80041f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d013      	beq.n	80041b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a1a      	ldr	r2, [pc, #104]	; (80041fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d00e      	beq.n	80041b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a18      	ldr	r2, [pc, #96]	; (8004200 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d009      	beq.n	80041b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a13      	ldr	r2, [pc, #76]	; (80041f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d004      	beq.n	80041b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a14      	ldr	r2, [pc, #80]	; (8004204 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d10c      	bne.n	80041d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	68ba      	ldr	r2, [r7, #8]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3714      	adds	r7, #20
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	40012c00 	.word	0x40012c00
 80041f4:	40013400 	.word	0x40013400
 80041f8:	40000400 	.word	0x40000400
 80041fc:	40000800 	.word	0x40000800
 8004200:	40000c00 	.word	0x40000c00
 8004204:	40014000 	.word	0x40014000

08004208 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004238:	bf00      	nop
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e040      	b.n	80042d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800425a:	2b00      	cmp	r3, #0
 800425c:	d106      	bne.n	800426c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7fc fecc 	bl	8001004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2224      	movs	r2, #36	; 0x24
 8004270:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 0201 	bic.w	r2, r2, #1
 8004280:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 f8c0 	bl	8004408 <UART_SetConfig>
 8004288:	4603      	mov	r3, r0
 800428a:	2b01      	cmp	r3, #1
 800428c:	d101      	bne.n	8004292 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e022      	b.n	80042d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004296:	2b00      	cmp	r3, #0
 8004298:	d002      	beq.n	80042a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 fb6c 	bl	8004978 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685a      	ldr	r2, [r3, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689a      	ldr	r2, [r3, #8]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0201 	orr.w	r2, r2, #1
 80042ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 fbf3 	bl	8004abc <UART_CheckIdleState>
 80042d6:	4603      	mov	r3, r0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08a      	sub	sp, #40	; 0x28
 80042e4:	af02      	add	r7, sp, #8
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	603b      	str	r3, [r7, #0]
 80042ec:	4613      	mov	r3, r2
 80042ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042f4:	2b20      	cmp	r3, #32
 80042f6:	f040 8082 	bne.w	80043fe <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <HAL_UART_Transmit+0x26>
 8004300:	88fb      	ldrh	r3, [r7, #6]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e07a      	b.n	8004400 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004310:	2b01      	cmp	r3, #1
 8004312:	d101      	bne.n	8004318 <HAL_UART_Transmit+0x38>
 8004314:	2302      	movs	r3, #2
 8004316:	e073      	b.n	8004400 <HAL_UART_Transmit+0x120>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2221      	movs	r2, #33	; 0x21
 800432c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800432e:	f7fd f84d 	bl	80013cc <HAL_GetTick>
 8004332:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	88fa      	ldrh	r2, [r7, #6]
 8004338:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	88fa      	ldrh	r2, [r7, #6]
 8004340:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800434c:	d108      	bne.n	8004360 <HAL_UART_Transmit+0x80>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d104      	bne.n	8004360 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004356:	2300      	movs	r3, #0
 8004358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	61bb      	str	r3, [r7, #24]
 800435e:	e003      	b.n	8004368 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004364:	2300      	movs	r3, #0
 8004366:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004370:	e02d      	b.n	80043ce <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	9300      	str	r3, [sp, #0]
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	2200      	movs	r2, #0
 800437a:	2180      	movs	r1, #128	; 0x80
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 fbe6 	bl	8004b4e <UART_WaitOnFlagUntilTimeout>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e039      	b.n	8004400 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10b      	bne.n	80043aa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	881a      	ldrh	r2, [r3, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800439e:	b292      	uxth	r2, r2
 80043a0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	3302      	adds	r3, #2
 80043a6:	61bb      	str	r3, [r7, #24]
 80043a8:	e008      	b.n	80043bc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	781a      	ldrb	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	b292      	uxth	r2, r2
 80043b4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	3301      	adds	r3, #1
 80043ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1cb      	bne.n	8004372 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	2200      	movs	r2, #0
 80043e2:	2140      	movs	r1, #64	; 0x40
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f000 fbb2 	bl	8004b4e <UART_WaitOnFlagUntilTimeout>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e005      	b.n	8004400 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2220      	movs	r2, #32
 80043f8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80043fa:	2300      	movs	r3, #0
 80043fc:	e000      	b.n	8004400 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80043fe:	2302      	movs	r3, #2
  }
}
 8004400:	4618      	mov	r0, r3
 8004402:	3720      	adds	r7, #32
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800440c:	b08a      	sub	sp, #40	; 0x28
 800440e:	af00      	add	r7, sp, #0
 8004410:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004412:	2300      	movs	r3, #0
 8004414:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	431a      	orrs	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	431a      	orrs	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	4313      	orrs	r3, r2
 800442e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	4ba4      	ldr	r3, [pc, #656]	; (80046c8 <UART_SetConfig+0x2c0>)
 8004438:	4013      	ands	r3, r2
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	6812      	ldr	r2, [r2, #0]
 800443e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004440:	430b      	orrs	r3, r1
 8004442:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	68da      	ldr	r2, [r3, #12]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	430a      	orrs	r2, r1
 8004458:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a99      	ldr	r2, [pc, #612]	; (80046cc <UART_SetConfig+0x2c4>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d004      	beq.n	8004474 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6a1b      	ldr	r3, [r3, #32]
 800446e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004470:	4313      	orrs	r3, r2
 8004472:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004484:	430a      	orrs	r2, r1
 8004486:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a90      	ldr	r2, [pc, #576]	; (80046d0 <UART_SetConfig+0x2c8>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d126      	bne.n	80044e0 <UART_SetConfig+0xd8>
 8004492:	4b90      	ldr	r3, [pc, #576]	; (80046d4 <UART_SetConfig+0x2cc>)
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004498:	f003 0303 	and.w	r3, r3, #3
 800449c:	2b03      	cmp	r3, #3
 800449e:	d81b      	bhi.n	80044d8 <UART_SetConfig+0xd0>
 80044a0:	a201      	add	r2, pc, #4	; (adr r2, 80044a8 <UART_SetConfig+0xa0>)
 80044a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a6:	bf00      	nop
 80044a8:	080044b9 	.word	0x080044b9
 80044ac:	080044c9 	.word	0x080044c9
 80044b0:	080044c1 	.word	0x080044c1
 80044b4:	080044d1 	.word	0x080044d1
 80044b8:	2301      	movs	r3, #1
 80044ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044be:	e116      	b.n	80046ee <UART_SetConfig+0x2e6>
 80044c0:	2302      	movs	r3, #2
 80044c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044c6:	e112      	b.n	80046ee <UART_SetConfig+0x2e6>
 80044c8:	2304      	movs	r3, #4
 80044ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044ce:	e10e      	b.n	80046ee <UART_SetConfig+0x2e6>
 80044d0:	2308      	movs	r3, #8
 80044d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044d6:	e10a      	b.n	80046ee <UART_SetConfig+0x2e6>
 80044d8:	2310      	movs	r3, #16
 80044da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044de:	e106      	b.n	80046ee <UART_SetConfig+0x2e6>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a7c      	ldr	r2, [pc, #496]	; (80046d8 <UART_SetConfig+0x2d0>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d138      	bne.n	800455c <UART_SetConfig+0x154>
 80044ea:	4b7a      	ldr	r3, [pc, #488]	; (80046d4 <UART_SetConfig+0x2cc>)
 80044ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044f0:	f003 030c 	and.w	r3, r3, #12
 80044f4:	2b0c      	cmp	r3, #12
 80044f6:	d82d      	bhi.n	8004554 <UART_SetConfig+0x14c>
 80044f8:	a201      	add	r2, pc, #4	; (adr r2, 8004500 <UART_SetConfig+0xf8>)
 80044fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044fe:	bf00      	nop
 8004500:	08004535 	.word	0x08004535
 8004504:	08004555 	.word	0x08004555
 8004508:	08004555 	.word	0x08004555
 800450c:	08004555 	.word	0x08004555
 8004510:	08004545 	.word	0x08004545
 8004514:	08004555 	.word	0x08004555
 8004518:	08004555 	.word	0x08004555
 800451c:	08004555 	.word	0x08004555
 8004520:	0800453d 	.word	0x0800453d
 8004524:	08004555 	.word	0x08004555
 8004528:	08004555 	.word	0x08004555
 800452c:	08004555 	.word	0x08004555
 8004530:	0800454d 	.word	0x0800454d
 8004534:	2300      	movs	r3, #0
 8004536:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800453a:	e0d8      	b.n	80046ee <UART_SetConfig+0x2e6>
 800453c:	2302      	movs	r3, #2
 800453e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004542:	e0d4      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004544:	2304      	movs	r3, #4
 8004546:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800454a:	e0d0      	b.n	80046ee <UART_SetConfig+0x2e6>
 800454c:	2308      	movs	r3, #8
 800454e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004552:	e0cc      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004554:	2310      	movs	r3, #16
 8004556:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800455a:	e0c8      	b.n	80046ee <UART_SetConfig+0x2e6>
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a5e      	ldr	r2, [pc, #376]	; (80046dc <UART_SetConfig+0x2d4>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d125      	bne.n	80045b2 <UART_SetConfig+0x1aa>
 8004566:	4b5b      	ldr	r3, [pc, #364]	; (80046d4 <UART_SetConfig+0x2cc>)
 8004568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800456c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004570:	2b30      	cmp	r3, #48	; 0x30
 8004572:	d016      	beq.n	80045a2 <UART_SetConfig+0x19a>
 8004574:	2b30      	cmp	r3, #48	; 0x30
 8004576:	d818      	bhi.n	80045aa <UART_SetConfig+0x1a2>
 8004578:	2b20      	cmp	r3, #32
 800457a:	d00a      	beq.n	8004592 <UART_SetConfig+0x18a>
 800457c:	2b20      	cmp	r3, #32
 800457e:	d814      	bhi.n	80045aa <UART_SetConfig+0x1a2>
 8004580:	2b00      	cmp	r3, #0
 8004582:	d002      	beq.n	800458a <UART_SetConfig+0x182>
 8004584:	2b10      	cmp	r3, #16
 8004586:	d008      	beq.n	800459a <UART_SetConfig+0x192>
 8004588:	e00f      	b.n	80045aa <UART_SetConfig+0x1a2>
 800458a:	2300      	movs	r3, #0
 800458c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004590:	e0ad      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004592:	2302      	movs	r3, #2
 8004594:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004598:	e0a9      	b.n	80046ee <UART_SetConfig+0x2e6>
 800459a:	2304      	movs	r3, #4
 800459c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045a0:	e0a5      	b.n	80046ee <UART_SetConfig+0x2e6>
 80045a2:	2308      	movs	r3, #8
 80045a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045a8:	e0a1      	b.n	80046ee <UART_SetConfig+0x2e6>
 80045aa:	2310      	movs	r3, #16
 80045ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045b0:	e09d      	b.n	80046ee <UART_SetConfig+0x2e6>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a4a      	ldr	r2, [pc, #296]	; (80046e0 <UART_SetConfig+0x2d8>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d125      	bne.n	8004608 <UART_SetConfig+0x200>
 80045bc:	4b45      	ldr	r3, [pc, #276]	; (80046d4 <UART_SetConfig+0x2cc>)
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80045c6:	2bc0      	cmp	r3, #192	; 0xc0
 80045c8:	d016      	beq.n	80045f8 <UART_SetConfig+0x1f0>
 80045ca:	2bc0      	cmp	r3, #192	; 0xc0
 80045cc:	d818      	bhi.n	8004600 <UART_SetConfig+0x1f8>
 80045ce:	2b80      	cmp	r3, #128	; 0x80
 80045d0:	d00a      	beq.n	80045e8 <UART_SetConfig+0x1e0>
 80045d2:	2b80      	cmp	r3, #128	; 0x80
 80045d4:	d814      	bhi.n	8004600 <UART_SetConfig+0x1f8>
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d002      	beq.n	80045e0 <UART_SetConfig+0x1d8>
 80045da:	2b40      	cmp	r3, #64	; 0x40
 80045dc:	d008      	beq.n	80045f0 <UART_SetConfig+0x1e8>
 80045de:	e00f      	b.n	8004600 <UART_SetConfig+0x1f8>
 80045e0:	2300      	movs	r3, #0
 80045e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045e6:	e082      	b.n	80046ee <UART_SetConfig+0x2e6>
 80045e8:	2302      	movs	r3, #2
 80045ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045ee:	e07e      	b.n	80046ee <UART_SetConfig+0x2e6>
 80045f0:	2304      	movs	r3, #4
 80045f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045f6:	e07a      	b.n	80046ee <UART_SetConfig+0x2e6>
 80045f8:	2308      	movs	r3, #8
 80045fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045fe:	e076      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004600:	2310      	movs	r3, #16
 8004602:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004606:	e072      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a35      	ldr	r2, [pc, #212]	; (80046e4 <UART_SetConfig+0x2dc>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d12a      	bne.n	8004668 <UART_SetConfig+0x260>
 8004612:	4b30      	ldr	r3, [pc, #192]	; (80046d4 <UART_SetConfig+0x2cc>)
 8004614:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004618:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800461c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004620:	d01a      	beq.n	8004658 <UART_SetConfig+0x250>
 8004622:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004626:	d81b      	bhi.n	8004660 <UART_SetConfig+0x258>
 8004628:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800462c:	d00c      	beq.n	8004648 <UART_SetConfig+0x240>
 800462e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004632:	d815      	bhi.n	8004660 <UART_SetConfig+0x258>
 8004634:	2b00      	cmp	r3, #0
 8004636:	d003      	beq.n	8004640 <UART_SetConfig+0x238>
 8004638:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800463c:	d008      	beq.n	8004650 <UART_SetConfig+0x248>
 800463e:	e00f      	b.n	8004660 <UART_SetConfig+0x258>
 8004640:	2300      	movs	r3, #0
 8004642:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004646:	e052      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004648:	2302      	movs	r3, #2
 800464a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800464e:	e04e      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004650:	2304      	movs	r3, #4
 8004652:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004656:	e04a      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004658:	2308      	movs	r3, #8
 800465a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800465e:	e046      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004660:	2310      	movs	r3, #16
 8004662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004666:	e042      	b.n	80046ee <UART_SetConfig+0x2e6>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a17      	ldr	r2, [pc, #92]	; (80046cc <UART_SetConfig+0x2c4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d13a      	bne.n	80046e8 <UART_SetConfig+0x2e0>
 8004672:	4b18      	ldr	r3, [pc, #96]	; (80046d4 <UART_SetConfig+0x2cc>)
 8004674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004678:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800467c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004680:	d01a      	beq.n	80046b8 <UART_SetConfig+0x2b0>
 8004682:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004686:	d81b      	bhi.n	80046c0 <UART_SetConfig+0x2b8>
 8004688:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800468c:	d00c      	beq.n	80046a8 <UART_SetConfig+0x2a0>
 800468e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004692:	d815      	bhi.n	80046c0 <UART_SetConfig+0x2b8>
 8004694:	2b00      	cmp	r3, #0
 8004696:	d003      	beq.n	80046a0 <UART_SetConfig+0x298>
 8004698:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800469c:	d008      	beq.n	80046b0 <UART_SetConfig+0x2a8>
 800469e:	e00f      	b.n	80046c0 <UART_SetConfig+0x2b8>
 80046a0:	2300      	movs	r3, #0
 80046a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046a6:	e022      	b.n	80046ee <UART_SetConfig+0x2e6>
 80046a8:	2302      	movs	r3, #2
 80046aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046ae:	e01e      	b.n	80046ee <UART_SetConfig+0x2e6>
 80046b0:	2304      	movs	r3, #4
 80046b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046b6:	e01a      	b.n	80046ee <UART_SetConfig+0x2e6>
 80046b8:	2308      	movs	r3, #8
 80046ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046be:	e016      	b.n	80046ee <UART_SetConfig+0x2e6>
 80046c0:	2310      	movs	r3, #16
 80046c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046c6:	e012      	b.n	80046ee <UART_SetConfig+0x2e6>
 80046c8:	efff69f3 	.word	0xefff69f3
 80046cc:	40008000 	.word	0x40008000
 80046d0:	40013800 	.word	0x40013800
 80046d4:	40021000 	.word	0x40021000
 80046d8:	40004400 	.word	0x40004400
 80046dc:	40004800 	.word	0x40004800
 80046e0:	40004c00 	.word	0x40004c00
 80046e4:	40005000 	.word	0x40005000
 80046e8:	2310      	movs	r3, #16
 80046ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a9f      	ldr	r2, [pc, #636]	; (8004970 <UART_SetConfig+0x568>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d17a      	bne.n	80047ee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80046f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046fc:	2b08      	cmp	r3, #8
 80046fe:	d824      	bhi.n	800474a <UART_SetConfig+0x342>
 8004700:	a201      	add	r2, pc, #4	; (adr r2, 8004708 <UART_SetConfig+0x300>)
 8004702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004706:	bf00      	nop
 8004708:	0800472d 	.word	0x0800472d
 800470c:	0800474b 	.word	0x0800474b
 8004710:	08004735 	.word	0x08004735
 8004714:	0800474b 	.word	0x0800474b
 8004718:	0800473b 	.word	0x0800473b
 800471c:	0800474b 	.word	0x0800474b
 8004720:	0800474b 	.word	0x0800474b
 8004724:	0800474b 	.word	0x0800474b
 8004728:	08004743 	.word	0x08004743
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800472c:	f7fd ff36 	bl	800259c <HAL_RCC_GetPCLK1Freq>
 8004730:	61f8      	str	r0, [r7, #28]
        break;
 8004732:	e010      	b.n	8004756 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004734:	4b8f      	ldr	r3, [pc, #572]	; (8004974 <UART_SetConfig+0x56c>)
 8004736:	61fb      	str	r3, [r7, #28]
        break;
 8004738:	e00d      	b.n	8004756 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800473a:	f7fd fe97 	bl	800246c <HAL_RCC_GetSysClockFreq>
 800473e:	61f8      	str	r0, [r7, #28]
        break;
 8004740:	e009      	b.n	8004756 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004746:	61fb      	str	r3, [r7, #28]
        break;
 8004748:	e005      	b.n	8004756 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800474a:	2300      	movs	r3, #0
 800474c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004754:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	2b00      	cmp	r3, #0
 800475a:	f000 80fb 	beq.w	8004954 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	4613      	mov	r3, r2
 8004764:	005b      	lsls	r3, r3, #1
 8004766:	4413      	add	r3, r2
 8004768:	69fa      	ldr	r2, [r7, #28]
 800476a:	429a      	cmp	r2, r3
 800476c:	d305      	bcc.n	800477a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004774:	69fa      	ldr	r2, [r7, #28]
 8004776:	429a      	cmp	r2, r3
 8004778:	d903      	bls.n	8004782 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004780:	e0e8      	b.n	8004954 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	2200      	movs	r2, #0
 8004786:	461c      	mov	r4, r3
 8004788:	4615      	mov	r5, r2
 800478a:	f04f 0200 	mov.w	r2, #0
 800478e:	f04f 0300 	mov.w	r3, #0
 8004792:	022b      	lsls	r3, r5, #8
 8004794:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004798:	0222      	lsls	r2, r4, #8
 800479a:	68f9      	ldr	r1, [r7, #12]
 800479c:	6849      	ldr	r1, [r1, #4]
 800479e:	0849      	lsrs	r1, r1, #1
 80047a0:	2000      	movs	r0, #0
 80047a2:	4688      	mov	r8, r1
 80047a4:	4681      	mov	r9, r0
 80047a6:	eb12 0a08 	adds.w	sl, r2, r8
 80047aa:	eb43 0b09 	adc.w	fp, r3, r9
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	603b      	str	r3, [r7, #0]
 80047b6:	607a      	str	r2, [r7, #4]
 80047b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047bc:	4650      	mov	r0, sl
 80047be:	4659      	mov	r1, fp
 80047c0:	f7fb fd56 	bl	8000270 <__aeabi_uldivmod>
 80047c4:	4602      	mov	r2, r0
 80047c6:	460b      	mov	r3, r1
 80047c8:	4613      	mov	r3, r2
 80047ca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047d2:	d308      	bcc.n	80047e6 <UART_SetConfig+0x3de>
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047da:	d204      	bcs.n	80047e6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	69ba      	ldr	r2, [r7, #24]
 80047e2:	60da      	str	r2, [r3, #12]
 80047e4:	e0b6      	b.n	8004954 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80047ec:	e0b2      	b.n	8004954 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	69db      	ldr	r3, [r3, #28]
 80047f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047f6:	d15e      	bne.n	80048b6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80047f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80047fc:	2b08      	cmp	r3, #8
 80047fe:	d828      	bhi.n	8004852 <UART_SetConfig+0x44a>
 8004800:	a201      	add	r2, pc, #4	; (adr r2, 8004808 <UART_SetConfig+0x400>)
 8004802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004806:	bf00      	nop
 8004808:	0800482d 	.word	0x0800482d
 800480c:	08004835 	.word	0x08004835
 8004810:	0800483d 	.word	0x0800483d
 8004814:	08004853 	.word	0x08004853
 8004818:	08004843 	.word	0x08004843
 800481c:	08004853 	.word	0x08004853
 8004820:	08004853 	.word	0x08004853
 8004824:	08004853 	.word	0x08004853
 8004828:	0800484b 	.word	0x0800484b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800482c:	f7fd feb6 	bl	800259c <HAL_RCC_GetPCLK1Freq>
 8004830:	61f8      	str	r0, [r7, #28]
        break;
 8004832:	e014      	b.n	800485e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004834:	f7fd fec8 	bl	80025c8 <HAL_RCC_GetPCLK2Freq>
 8004838:	61f8      	str	r0, [r7, #28]
        break;
 800483a:	e010      	b.n	800485e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800483c:	4b4d      	ldr	r3, [pc, #308]	; (8004974 <UART_SetConfig+0x56c>)
 800483e:	61fb      	str	r3, [r7, #28]
        break;
 8004840:	e00d      	b.n	800485e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004842:	f7fd fe13 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8004846:	61f8      	str	r0, [r7, #28]
        break;
 8004848:	e009      	b.n	800485e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800484a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800484e:	61fb      	str	r3, [r7, #28]
        break;
 8004850:	e005      	b.n	800485e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004852:	2300      	movs	r3, #0
 8004854:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800485c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d077      	beq.n	8004954 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	005a      	lsls	r2, r3, #1
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	085b      	lsrs	r3, r3, #1
 800486e:	441a      	add	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	fbb2 f3f3 	udiv	r3, r2, r3
 8004878:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	2b0f      	cmp	r3, #15
 800487e:	d916      	bls.n	80048ae <UART_SetConfig+0x4a6>
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004886:	d212      	bcs.n	80048ae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	b29b      	uxth	r3, r3
 800488c:	f023 030f 	bic.w	r3, r3, #15
 8004890:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	085b      	lsrs	r3, r3, #1
 8004896:	b29b      	uxth	r3, r3
 8004898:	f003 0307 	and.w	r3, r3, #7
 800489c:	b29a      	uxth	r2, r3
 800489e:	8afb      	ldrh	r3, [r7, #22]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	8afa      	ldrh	r2, [r7, #22]
 80048aa:	60da      	str	r2, [r3, #12]
 80048ac:	e052      	b.n	8004954 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80048b4:	e04e      	b.n	8004954 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80048b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048ba:	2b08      	cmp	r3, #8
 80048bc:	d827      	bhi.n	800490e <UART_SetConfig+0x506>
 80048be:	a201      	add	r2, pc, #4	; (adr r2, 80048c4 <UART_SetConfig+0x4bc>)
 80048c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c4:	080048e9 	.word	0x080048e9
 80048c8:	080048f1 	.word	0x080048f1
 80048cc:	080048f9 	.word	0x080048f9
 80048d0:	0800490f 	.word	0x0800490f
 80048d4:	080048ff 	.word	0x080048ff
 80048d8:	0800490f 	.word	0x0800490f
 80048dc:	0800490f 	.word	0x0800490f
 80048e0:	0800490f 	.word	0x0800490f
 80048e4:	08004907 	.word	0x08004907
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048e8:	f7fd fe58 	bl	800259c <HAL_RCC_GetPCLK1Freq>
 80048ec:	61f8      	str	r0, [r7, #28]
        break;
 80048ee:	e014      	b.n	800491a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048f0:	f7fd fe6a 	bl	80025c8 <HAL_RCC_GetPCLK2Freq>
 80048f4:	61f8      	str	r0, [r7, #28]
        break;
 80048f6:	e010      	b.n	800491a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048f8:	4b1e      	ldr	r3, [pc, #120]	; (8004974 <UART_SetConfig+0x56c>)
 80048fa:	61fb      	str	r3, [r7, #28]
        break;
 80048fc:	e00d      	b.n	800491a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048fe:	f7fd fdb5 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8004902:	61f8      	str	r0, [r7, #28]
        break;
 8004904:	e009      	b.n	800491a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004906:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800490a:	61fb      	str	r3, [r7, #28]
        break;
 800490c:	e005      	b.n	800491a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800490e:	2300      	movs	r3, #0
 8004910:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004918:	bf00      	nop
    }

    if (pclk != 0U)
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d019      	beq.n	8004954 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	085a      	lsrs	r2, r3, #1
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	441a      	add	r2, r3
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004932:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	2b0f      	cmp	r3, #15
 8004938:	d909      	bls.n	800494e <UART_SetConfig+0x546>
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004940:	d205      	bcs.n	800494e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	b29a      	uxth	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	60da      	str	r2, [r3, #12]
 800494c:	e002      	b.n	8004954 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004960:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004964:	4618      	mov	r0, r3
 8004966:	3728      	adds	r7, #40	; 0x28
 8004968:	46bd      	mov	sp, r7
 800496a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800496e:	bf00      	nop
 8004970:	40008000 	.word	0x40008000
 8004974:	00f42400 	.word	0x00f42400

08004978 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	2b00      	cmp	r3, #0
 800498a:	d00a      	beq.n	80049a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a6:	f003 0302 	and.w	r3, r3, #2
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d00a      	beq.n	80049c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	430a      	orrs	r2, r1
 80049c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00a      	beq.n	80049e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	430a      	orrs	r2, r1
 80049e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ea:	f003 0308 	and.w	r3, r3, #8
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00a      	beq.n	8004a08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0c:	f003 0310 	and.w	r3, r3, #16
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00a      	beq.n	8004a2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2e:	f003 0320 	and.w	r3, r3, #32
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00a      	beq.n	8004a4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d01a      	beq.n	8004a8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a76:	d10a      	bne.n	8004a8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	430a      	orrs	r2, r1
 8004aae:	605a      	str	r2, [r3, #4]
  }
}
 8004ab0:	bf00      	nop
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af02      	add	r7, sp, #8
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004acc:	f7fc fc7e 	bl	80013cc <HAL_GetTick>
 8004ad0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0308 	and.w	r3, r3, #8
 8004adc:	2b08      	cmp	r3, #8
 8004ade:	d10e      	bne.n	8004afe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ae0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ae4:	9300      	str	r3, [sp, #0]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f82d 	bl	8004b4e <UART_WaitOnFlagUntilTimeout>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e023      	b.n	8004b46 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0304 	and.w	r3, r3, #4
 8004b08:	2b04      	cmp	r3, #4
 8004b0a:	d10e      	bne.n	8004b2a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b10:	9300      	str	r3, [sp, #0]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 f817 	bl	8004b4e <UART_WaitOnFlagUntilTimeout>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e00d      	b.n	8004b46 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2220      	movs	r2, #32
 8004b34:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b09c      	sub	sp, #112	; 0x70
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	60f8      	str	r0, [r7, #12]
 8004b56:	60b9      	str	r1, [r7, #8]
 8004b58:	603b      	str	r3, [r7, #0]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b5e:	e0a5      	b.n	8004cac <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b66:	f000 80a1 	beq.w	8004cac <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b6a:	f7fc fc2f 	bl	80013cc <HAL_GetTick>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d302      	bcc.n	8004b80 <UART_WaitOnFlagUntilTimeout+0x32>
 8004b7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d13e      	bne.n	8004bfe <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b88:	e853 3f00 	ldrex	r3, [r3]
 8004b8c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b90:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b94:	667b      	str	r3, [r7, #100]	; 0x64
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b9e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ba0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004ba4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004ba6:	e841 2300 	strex	r3, r2, [r1]
 8004baa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004bac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1e6      	bne.n	8004b80 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	3308      	adds	r3, #8
 8004bb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bbc:	e853 3f00 	ldrex	r3, [r3]
 8004bc0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc4:	f023 0301 	bic.w	r3, r3, #1
 8004bc8:	663b      	str	r3, [r7, #96]	; 0x60
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	3308      	adds	r3, #8
 8004bd0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004bd2:	64ba      	str	r2, [r7, #72]	; 0x48
 8004bd4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004bd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bda:	e841 2300 	strex	r3, r2, [r1]
 8004bde:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004be0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1e5      	bne.n	8004bb2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2220      	movs	r2, #32
 8004bea:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2220      	movs	r2, #32
 8004bf0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e067      	b.n	8004cce <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0304 	and.w	r3, r3, #4
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d04f      	beq.n	8004cac <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	69db      	ldr	r3, [r3, #28]
 8004c12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c1a:	d147      	bne.n	8004cac <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c24:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c2e:	e853 3f00 	ldrex	r3, [r3]
 8004c32:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c36:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	461a      	mov	r2, r3
 8004c42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c44:	637b      	str	r3, [r7, #52]	; 0x34
 8004c46:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c4c:	e841 2300 	strex	r3, r2, [r1]
 8004c50:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1e6      	bne.n	8004c26 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3308      	adds	r3, #8
 8004c5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	e853 3f00 	ldrex	r3, [r3]
 8004c66:	613b      	str	r3, [r7, #16]
   return(result);
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	f023 0301 	bic.w	r3, r3, #1
 8004c6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	3308      	adds	r3, #8
 8004c76:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004c78:	623a      	str	r2, [r7, #32]
 8004c7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7c:	69f9      	ldr	r1, [r7, #28]
 8004c7e:	6a3a      	ldr	r2, [r7, #32]
 8004c80:	e841 2300 	strex	r3, r2, [r1]
 8004c84:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1e5      	bne.n	8004c58 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2220      	movs	r2, #32
 8004c90:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2220      	movs	r2, #32
 8004c96:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e010      	b.n	8004cce <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	69da      	ldr	r2, [r3, #28]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	bf0c      	ite	eq
 8004cbc:	2301      	moveq	r3, #1
 8004cbe:	2300      	movne	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	79fb      	ldrb	r3, [r7, #7]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	f43f af4a 	beq.w	8004b60 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3770      	adds	r7, #112	; 0x70
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
	...

08004cd8 <__errno>:
 8004cd8:	4b01      	ldr	r3, [pc, #4]	; (8004ce0 <__errno+0x8>)
 8004cda:	6818      	ldr	r0, [r3, #0]
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	2000000c 	.word	0x2000000c

08004ce4 <__libc_init_array>:
 8004ce4:	b570      	push	{r4, r5, r6, lr}
 8004ce6:	4d0d      	ldr	r5, [pc, #52]	; (8004d1c <__libc_init_array+0x38>)
 8004ce8:	4c0d      	ldr	r4, [pc, #52]	; (8004d20 <__libc_init_array+0x3c>)
 8004cea:	1b64      	subs	r4, r4, r5
 8004cec:	10a4      	asrs	r4, r4, #2
 8004cee:	2600      	movs	r6, #0
 8004cf0:	42a6      	cmp	r6, r4
 8004cf2:	d109      	bne.n	8004d08 <__libc_init_array+0x24>
 8004cf4:	4d0b      	ldr	r5, [pc, #44]	; (8004d24 <__libc_init_array+0x40>)
 8004cf6:	4c0c      	ldr	r4, [pc, #48]	; (8004d28 <__libc_init_array+0x44>)
 8004cf8:	f000 ffae 	bl	8005c58 <_init>
 8004cfc:	1b64      	subs	r4, r4, r5
 8004cfe:	10a4      	asrs	r4, r4, #2
 8004d00:	2600      	movs	r6, #0
 8004d02:	42a6      	cmp	r6, r4
 8004d04:	d105      	bne.n	8004d12 <__libc_init_array+0x2e>
 8004d06:	bd70      	pop	{r4, r5, r6, pc}
 8004d08:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d0c:	4798      	blx	r3
 8004d0e:	3601      	adds	r6, #1
 8004d10:	e7ee      	b.n	8004cf0 <__libc_init_array+0xc>
 8004d12:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d16:	4798      	blx	r3
 8004d18:	3601      	adds	r6, #1
 8004d1a:	e7f2      	b.n	8004d02 <__libc_init_array+0x1e>
 8004d1c:	08005d80 	.word	0x08005d80
 8004d20:	08005d80 	.word	0x08005d80
 8004d24:	08005d80 	.word	0x08005d80
 8004d28:	08005d84 	.word	0x08005d84

08004d2c <memset>:
 8004d2c:	4402      	add	r2, r0
 8004d2e:	4603      	mov	r3, r0
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d100      	bne.n	8004d36 <memset+0xa>
 8004d34:	4770      	bx	lr
 8004d36:	f803 1b01 	strb.w	r1, [r3], #1
 8004d3a:	e7f9      	b.n	8004d30 <memset+0x4>

08004d3c <iprintf>:
 8004d3c:	b40f      	push	{r0, r1, r2, r3}
 8004d3e:	4b0a      	ldr	r3, [pc, #40]	; (8004d68 <iprintf+0x2c>)
 8004d40:	b513      	push	{r0, r1, r4, lr}
 8004d42:	681c      	ldr	r4, [r3, #0]
 8004d44:	b124      	cbz	r4, 8004d50 <iprintf+0x14>
 8004d46:	69a3      	ldr	r3, [r4, #24]
 8004d48:	b913      	cbnz	r3, 8004d50 <iprintf+0x14>
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	f000 f866 	bl	8004e1c <__sinit>
 8004d50:	ab05      	add	r3, sp, #20
 8004d52:	9a04      	ldr	r2, [sp, #16]
 8004d54:	68a1      	ldr	r1, [r4, #8]
 8004d56:	9301      	str	r3, [sp, #4]
 8004d58:	4620      	mov	r0, r4
 8004d5a:	f000 f9bd 	bl	80050d8 <_vfiprintf_r>
 8004d5e:	b002      	add	sp, #8
 8004d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d64:	b004      	add	sp, #16
 8004d66:	4770      	bx	lr
 8004d68:	2000000c 	.word	0x2000000c

08004d6c <std>:
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	b510      	push	{r4, lr}
 8004d70:	4604      	mov	r4, r0
 8004d72:	e9c0 3300 	strd	r3, r3, [r0]
 8004d76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d7a:	6083      	str	r3, [r0, #8]
 8004d7c:	8181      	strh	r1, [r0, #12]
 8004d7e:	6643      	str	r3, [r0, #100]	; 0x64
 8004d80:	81c2      	strh	r2, [r0, #14]
 8004d82:	6183      	str	r3, [r0, #24]
 8004d84:	4619      	mov	r1, r3
 8004d86:	2208      	movs	r2, #8
 8004d88:	305c      	adds	r0, #92	; 0x5c
 8004d8a:	f7ff ffcf 	bl	8004d2c <memset>
 8004d8e:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <std+0x38>)
 8004d90:	6263      	str	r3, [r4, #36]	; 0x24
 8004d92:	4b05      	ldr	r3, [pc, #20]	; (8004da8 <std+0x3c>)
 8004d94:	62a3      	str	r3, [r4, #40]	; 0x28
 8004d96:	4b05      	ldr	r3, [pc, #20]	; (8004dac <std+0x40>)
 8004d98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004d9a:	4b05      	ldr	r3, [pc, #20]	; (8004db0 <std+0x44>)
 8004d9c:	6224      	str	r4, [r4, #32]
 8004d9e:	6323      	str	r3, [r4, #48]	; 0x30
 8004da0:	bd10      	pop	{r4, pc}
 8004da2:	bf00      	nop
 8004da4:	08005681 	.word	0x08005681
 8004da8:	080056a3 	.word	0x080056a3
 8004dac:	080056db 	.word	0x080056db
 8004db0:	080056ff 	.word	0x080056ff

08004db4 <_cleanup_r>:
 8004db4:	4901      	ldr	r1, [pc, #4]	; (8004dbc <_cleanup_r+0x8>)
 8004db6:	f000 b8af 	b.w	8004f18 <_fwalk_reent>
 8004dba:	bf00      	nop
 8004dbc:	080059d9 	.word	0x080059d9

08004dc0 <__sfmoreglue>:
 8004dc0:	b570      	push	{r4, r5, r6, lr}
 8004dc2:	2268      	movs	r2, #104	; 0x68
 8004dc4:	1e4d      	subs	r5, r1, #1
 8004dc6:	4355      	muls	r5, r2
 8004dc8:	460e      	mov	r6, r1
 8004dca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004dce:	f000 f8e5 	bl	8004f9c <_malloc_r>
 8004dd2:	4604      	mov	r4, r0
 8004dd4:	b140      	cbz	r0, 8004de8 <__sfmoreglue+0x28>
 8004dd6:	2100      	movs	r1, #0
 8004dd8:	e9c0 1600 	strd	r1, r6, [r0]
 8004ddc:	300c      	adds	r0, #12
 8004dde:	60a0      	str	r0, [r4, #8]
 8004de0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004de4:	f7ff ffa2 	bl	8004d2c <memset>
 8004de8:	4620      	mov	r0, r4
 8004dea:	bd70      	pop	{r4, r5, r6, pc}

08004dec <__sfp_lock_acquire>:
 8004dec:	4801      	ldr	r0, [pc, #4]	; (8004df4 <__sfp_lock_acquire+0x8>)
 8004dee:	f000 b8b3 	b.w	8004f58 <__retarget_lock_acquire_recursive>
 8004df2:	bf00      	nop
 8004df4:	2000023d 	.word	0x2000023d

08004df8 <__sfp_lock_release>:
 8004df8:	4801      	ldr	r0, [pc, #4]	; (8004e00 <__sfp_lock_release+0x8>)
 8004dfa:	f000 b8ae 	b.w	8004f5a <__retarget_lock_release_recursive>
 8004dfe:	bf00      	nop
 8004e00:	2000023d 	.word	0x2000023d

08004e04 <__sinit_lock_acquire>:
 8004e04:	4801      	ldr	r0, [pc, #4]	; (8004e0c <__sinit_lock_acquire+0x8>)
 8004e06:	f000 b8a7 	b.w	8004f58 <__retarget_lock_acquire_recursive>
 8004e0a:	bf00      	nop
 8004e0c:	2000023e 	.word	0x2000023e

08004e10 <__sinit_lock_release>:
 8004e10:	4801      	ldr	r0, [pc, #4]	; (8004e18 <__sinit_lock_release+0x8>)
 8004e12:	f000 b8a2 	b.w	8004f5a <__retarget_lock_release_recursive>
 8004e16:	bf00      	nop
 8004e18:	2000023e 	.word	0x2000023e

08004e1c <__sinit>:
 8004e1c:	b510      	push	{r4, lr}
 8004e1e:	4604      	mov	r4, r0
 8004e20:	f7ff fff0 	bl	8004e04 <__sinit_lock_acquire>
 8004e24:	69a3      	ldr	r3, [r4, #24]
 8004e26:	b11b      	cbz	r3, 8004e30 <__sinit+0x14>
 8004e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e2c:	f7ff bff0 	b.w	8004e10 <__sinit_lock_release>
 8004e30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004e34:	6523      	str	r3, [r4, #80]	; 0x50
 8004e36:	4b13      	ldr	r3, [pc, #76]	; (8004e84 <__sinit+0x68>)
 8004e38:	4a13      	ldr	r2, [pc, #76]	; (8004e88 <__sinit+0x6c>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8004e3e:	42a3      	cmp	r3, r4
 8004e40:	bf04      	itt	eq
 8004e42:	2301      	moveq	r3, #1
 8004e44:	61a3      	streq	r3, [r4, #24]
 8004e46:	4620      	mov	r0, r4
 8004e48:	f000 f820 	bl	8004e8c <__sfp>
 8004e4c:	6060      	str	r0, [r4, #4]
 8004e4e:	4620      	mov	r0, r4
 8004e50:	f000 f81c 	bl	8004e8c <__sfp>
 8004e54:	60a0      	str	r0, [r4, #8]
 8004e56:	4620      	mov	r0, r4
 8004e58:	f000 f818 	bl	8004e8c <__sfp>
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	60e0      	str	r0, [r4, #12]
 8004e60:	2104      	movs	r1, #4
 8004e62:	6860      	ldr	r0, [r4, #4]
 8004e64:	f7ff ff82 	bl	8004d6c <std>
 8004e68:	68a0      	ldr	r0, [r4, #8]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	2109      	movs	r1, #9
 8004e6e:	f7ff ff7d 	bl	8004d6c <std>
 8004e72:	68e0      	ldr	r0, [r4, #12]
 8004e74:	2202      	movs	r2, #2
 8004e76:	2112      	movs	r1, #18
 8004e78:	f7ff ff78 	bl	8004d6c <std>
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	61a3      	str	r3, [r4, #24]
 8004e80:	e7d2      	b.n	8004e28 <__sinit+0xc>
 8004e82:	bf00      	nop
 8004e84:	08005ce0 	.word	0x08005ce0
 8004e88:	08004db5 	.word	0x08004db5

08004e8c <__sfp>:
 8004e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e8e:	4607      	mov	r7, r0
 8004e90:	f7ff ffac 	bl	8004dec <__sfp_lock_acquire>
 8004e94:	4b1e      	ldr	r3, [pc, #120]	; (8004f10 <__sfp+0x84>)
 8004e96:	681e      	ldr	r6, [r3, #0]
 8004e98:	69b3      	ldr	r3, [r6, #24]
 8004e9a:	b913      	cbnz	r3, 8004ea2 <__sfp+0x16>
 8004e9c:	4630      	mov	r0, r6
 8004e9e:	f7ff ffbd 	bl	8004e1c <__sinit>
 8004ea2:	3648      	adds	r6, #72	; 0x48
 8004ea4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	d503      	bpl.n	8004eb4 <__sfp+0x28>
 8004eac:	6833      	ldr	r3, [r6, #0]
 8004eae:	b30b      	cbz	r3, 8004ef4 <__sfp+0x68>
 8004eb0:	6836      	ldr	r6, [r6, #0]
 8004eb2:	e7f7      	b.n	8004ea4 <__sfp+0x18>
 8004eb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004eb8:	b9d5      	cbnz	r5, 8004ef0 <__sfp+0x64>
 8004eba:	4b16      	ldr	r3, [pc, #88]	; (8004f14 <__sfp+0x88>)
 8004ebc:	60e3      	str	r3, [r4, #12]
 8004ebe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004ec2:	6665      	str	r5, [r4, #100]	; 0x64
 8004ec4:	f000 f847 	bl	8004f56 <__retarget_lock_init_recursive>
 8004ec8:	f7ff ff96 	bl	8004df8 <__sfp_lock_release>
 8004ecc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004ed0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004ed4:	6025      	str	r5, [r4, #0]
 8004ed6:	61a5      	str	r5, [r4, #24]
 8004ed8:	2208      	movs	r2, #8
 8004eda:	4629      	mov	r1, r5
 8004edc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004ee0:	f7ff ff24 	bl	8004d2c <memset>
 8004ee4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004ee8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004eec:	4620      	mov	r0, r4
 8004eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ef0:	3468      	adds	r4, #104	; 0x68
 8004ef2:	e7d9      	b.n	8004ea8 <__sfp+0x1c>
 8004ef4:	2104      	movs	r1, #4
 8004ef6:	4638      	mov	r0, r7
 8004ef8:	f7ff ff62 	bl	8004dc0 <__sfmoreglue>
 8004efc:	4604      	mov	r4, r0
 8004efe:	6030      	str	r0, [r6, #0]
 8004f00:	2800      	cmp	r0, #0
 8004f02:	d1d5      	bne.n	8004eb0 <__sfp+0x24>
 8004f04:	f7ff ff78 	bl	8004df8 <__sfp_lock_release>
 8004f08:	230c      	movs	r3, #12
 8004f0a:	603b      	str	r3, [r7, #0]
 8004f0c:	e7ee      	b.n	8004eec <__sfp+0x60>
 8004f0e:	bf00      	nop
 8004f10:	08005ce0 	.word	0x08005ce0
 8004f14:	ffff0001 	.word	0xffff0001

08004f18 <_fwalk_reent>:
 8004f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f1c:	4606      	mov	r6, r0
 8004f1e:	4688      	mov	r8, r1
 8004f20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004f24:	2700      	movs	r7, #0
 8004f26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f2a:	f1b9 0901 	subs.w	r9, r9, #1
 8004f2e:	d505      	bpl.n	8004f3c <_fwalk_reent+0x24>
 8004f30:	6824      	ldr	r4, [r4, #0]
 8004f32:	2c00      	cmp	r4, #0
 8004f34:	d1f7      	bne.n	8004f26 <_fwalk_reent+0xe>
 8004f36:	4638      	mov	r0, r7
 8004f38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f3c:	89ab      	ldrh	r3, [r5, #12]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d907      	bls.n	8004f52 <_fwalk_reent+0x3a>
 8004f42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f46:	3301      	adds	r3, #1
 8004f48:	d003      	beq.n	8004f52 <_fwalk_reent+0x3a>
 8004f4a:	4629      	mov	r1, r5
 8004f4c:	4630      	mov	r0, r6
 8004f4e:	47c0      	blx	r8
 8004f50:	4307      	orrs	r7, r0
 8004f52:	3568      	adds	r5, #104	; 0x68
 8004f54:	e7e9      	b.n	8004f2a <_fwalk_reent+0x12>

08004f56 <__retarget_lock_init_recursive>:
 8004f56:	4770      	bx	lr

08004f58 <__retarget_lock_acquire_recursive>:
 8004f58:	4770      	bx	lr

08004f5a <__retarget_lock_release_recursive>:
 8004f5a:	4770      	bx	lr

08004f5c <sbrk_aligned>:
 8004f5c:	b570      	push	{r4, r5, r6, lr}
 8004f5e:	4e0e      	ldr	r6, [pc, #56]	; (8004f98 <sbrk_aligned+0x3c>)
 8004f60:	460c      	mov	r4, r1
 8004f62:	6831      	ldr	r1, [r6, #0]
 8004f64:	4605      	mov	r5, r0
 8004f66:	b911      	cbnz	r1, 8004f6e <sbrk_aligned+0x12>
 8004f68:	f000 fb7a 	bl	8005660 <_sbrk_r>
 8004f6c:	6030      	str	r0, [r6, #0]
 8004f6e:	4621      	mov	r1, r4
 8004f70:	4628      	mov	r0, r5
 8004f72:	f000 fb75 	bl	8005660 <_sbrk_r>
 8004f76:	1c43      	adds	r3, r0, #1
 8004f78:	d00a      	beq.n	8004f90 <sbrk_aligned+0x34>
 8004f7a:	1cc4      	adds	r4, r0, #3
 8004f7c:	f024 0403 	bic.w	r4, r4, #3
 8004f80:	42a0      	cmp	r0, r4
 8004f82:	d007      	beq.n	8004f94 <sbrk_aligned+0x38>
 8004f84:	1a21      	subs	r1, r4, r0
 8004f86:	4628      	mov	r0, r5
 8004f88:	f000 fb6a 	bl	8005660 <_sbrk_r>
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	d101      	bne.n	8004f94 <sbrk_aligned+0x38>
 8004f90:	f04f 34ff 	mov.w	r4, #4294967295
 8004f94:	4620      	mov	r0, r4
 8004f96:	bd70      	pop	{r4, r5, r6, pc}
 8004f98:	20000244 	.word	0x20000244

08004f9c <_malloc_r>:
 8004f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fa0:	1ccd      	adds	r5, r1, #3
 8004fa2:	f025 0503 	bic.w	r5, r5, #3
 8004fa6:	3508      	adds	r5, #8
 8004fa8:	2d0c      	cmp	r5, #12
 8004faa:	bf38      	it	cc
 8004fac:	250c      	movcc	r5, #12
 8004fae:	2d00      	cmp	r5, #0
 8004fb0:	4607      	mov	r7, r0
 8004fb2:	db01      	blt.n	8004fb8 <_malloc_r+0x1c>
 8004fb4:	42a9      	cmp	r1, r5
 8004fb6:	d905      	bls.n	8004fc4 <_malloc_r+0x28>
 8004fb8:	230c      	movs	r3, #12
 8004fba:	603b      	str	r3, [r7, #0]
 8004fbc:	2600      	movs	r6, #0
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fc4:	4e2e      	ldr	r6, [pc, #184]	; (8005080 <_malloc_r+0xe4>)
 8004fc6:	f000 fdbb 	bl	8005b40 <__malloc_lock>
 8004fca:	6833      	ldr	r3, [r6, #0]
 8004fcc:	461c      	mov	r4, r3
 8004fce:	bb34      	cbnz	r4, 800501e <_malloc_r+0x82>
 8004fd0:	4629      	mov	r1, r5
 8004fd2:	4638      	mov	r0, r7
 8004fd4:	f7ff ffc2 	bl	8004f5c <sbrk_aligned>
 8004fd8:	1c43      	adds	r3, r0, #1
 8004fda:	4604      	mov	r4, r0
 8004fdc:	d14d      	bne.n	800507a <_malloc_r+0xde>
 8004fde:	6834      	ldr	r4, [r6, #0]
 8004fe0:	4626      	mov	r6, r4
 8004fe2:	2e00      	cmp	r6, #0
 8004fe4:	d140      	bne.n	8005068 <_malloc_r+0xcc>
 8004fe6:	6823      	ldr	r3, [r4, #0]
 8004fe8:	4631      	mov	r1, r6
 8004fea:	4638      	mov	r0, r7
 8004fec:	eb04 0803 	add.w	r8, r4, r3
 8004ff0:	f000 fb36 	bl	8005660 <_sbrk_r>
 8004ff4:	4580      	cmp	r8, r0
 8004ff6:	d13a      	bne.n	800506e <_malloc_r+0xd2>
 8004ff8:	6821      	ldr	r1, [r4, #0]
 8004ffa:	3503      	adds	r5, #3
 8004ffc:	1a6d      	subs	r5, r5, r1
 8004ffe:	f025 0503 	bic.w	r5, r5, #3
 8005002:	3508      	adds	r5, #8
 8005004:	2d0c      	cmp	r5, #12
 8005006:	bf38      	it	cc
 8005008:	250c      	movcc	r5, #12
 800500a:	4629      	mov	r1, r5
 800500c:	4638      	mov	r0, r7
 800500e:	f7ff ffa5 	bl	8004f5c <sbrk_aligned>
 8005012:	3001      	adds	r0, #1
 8005014:	d02b      	beq.n	800506e <_malloc_r+0xd2>
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	442b      	add	r3, r5
 800501a:	6023      	str	r3, [r4, #0]
 800501c:	e00e      	b.n	800503c <_malloc_r+0xa0>
 800501e:	6822      	ldr	r2, [r4, #0]
 8005020:	1b52      	subs	r2, r2, r5
 8005022:	d41e      	bmi.n	8005062 <_malloc_r+0xc6>
 8005024:	2a0b      	cmp	r2, #11
 8005026:	d916      	bls.n	8005056 <_malloc_r+0xba>
 8005028:	1961      	adds	r1, r4, r5
 800502a:	42a3      	cmp	r3, r4
 800502c:	6025      	str	r5, [r4, #0]
 800502e:	bf18      	it	ne
 8005030:	6059      	strne	r1, [r3, #4]
 8005032:	6863      	ldr	r3, [r4, #4]
 8005034:	bf08      	it	eq
 8005036:	6031      	streq	r1, [r6, #0]
 8005038:	5162      	str	r2, [r4, r5]
 800503a:	604b      	str	r3, [r1, #4]
 800503c:	4638      	mov	r0, r7
 800503e:	f104 060b 	add.w	r6, r4, #11
 8005042:	f000 fd83 	bl	8005b4c <__malloc_unlock>
 8005046:	f026 0607 	bic.w	r6, r6, #7
 800504a:	1d23      	adds	r3, r4, #4
 800504c:	1af2      	subs	r2, r6, r3
 800504e:	d0b6      	beq.n	8004fbe <_malloc_r+0x22>
 8005050:	1b9b      	subs	r3, r3, r6
 8005052:	50a3      	str	r3, [r4, r2]
 8005054:	e7b3      	b.n	8004fbe <_malloc_r+0x22>
 8005056:	6862      	ldr	r2, [r4, #4]
 8005058:	42a3      	cmp	r3, r4
 800505a:	bf0c      	ite	eq
 800505c:	6032      	streq	r2, [r6, #0]
 800505e:	605a      	strne	r2, [r3, #4]
 8005060:	e7ec      	b.n	800503c <_malloc_r+0xa0>
 8005062:	4623      	mov	r3, r4
 8005064:	6864      	ldr	r4, [r4, #4]
 8005066:	e7b2      	b.n	8004fce <_malloc_r+0x32>
 8005068:	4634      	mov	r4, r6
 800506a:	6876      	ldr	r6, [r6, #4]
 800506c:	e7b9      	b.n	8004fe2 <_malloc_r+0x46>
 800506e:	230c      	movs	r3, #12
 8005070:	603b      	str	r3, [r7, #0]
 8005072:	4638      	mov	r0, r7
 8005074:	f000 fd6a 	bl	8005b4c <__malloc_unlock>
 8005078:	e7a1      	b.n	8004fbe <_malloc_r+0x22>
 800507a:	6025      	str	r5, [r4, #0]
 800507c:	e7de      	b.n	800503c <_malloc_r+0xa0>
 800507e:	bf00      	nop
 8005080:	20000240 	.word	0x20000240

08005084 <__sfputc_r>:
 8005084:	6893      	ldr	r3, [r2, #8]
 8005086:	3b01      	subs	r3, #1
 8005088:	2b00      	cmp	r3, #0
 800508a:	b410      	push	{r4}
 800508c:	6093      	str	r3, [r2, #8]
 800508e:	da08      	bge.n	80050a2 <__sfputc_r+0x1e>
 8005090:	6994      	ldr	r4, [r2, #24]
 8005092:	42a3      	cmp	r3, r4
 8005094:	db01      	blt.n	800509a <__sfputc_r+0x16>
 8005096:	290a      	cmp	r1, #10
 8005098:	d103      	bne.n	80050a2 <__sfputc_r+0x1e>
 800509a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800509e:	f000 bb33 	b.w	8005708 <__swbuf_r>
 80050a2:	6813      	ldr	r3, [r2, #0]
 80050a4:	1c58      	adds	r0, r3, #1
 80050a6:	6010      	str	r0, [r2, #0]
 80050a8:	7019      	strb	r1, [r3, #0]
 80050aa:	4608      	mov	r0, r1
 80050ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050b0:	4770      	bx	lr

080050b2 <__sfputs_r>:
 80050b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050b4:	4606      	mov	r6, r0
 80050b6:	460f      	mov	r7, r1
 80050b8:	4614      	mov	r4, r2
 80050ba:	18d5      	adds	r5, r2, r3
 80050bc:	42ac      	cmp	r4, r5
 80050be:	d101      	bne.n	80050c4 <__sfputs_r+0x12>
 80050c0:	2000      	movs	r0, #0
 80050c2:	e007      	b.n	80050d4 <__sfputs_r+0x22>
 80050c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050c8:	463a      	mov	r2, r7
 80050ca:	4630      	mov	r0, r6
 80050cc:	f7ff ffda 	bl	8005084 <__sfputc_r>
 80050d0:	1c43      	adds	r3, r0, #1
 80050d2:	d1f3      	bne.n	80050bc <__sfputs_r+0xa>
 80050d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080050d8 <_vfiprintf_r>:
 80050d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050dc:	460d      	mov	r5, r1
 80050de:	b09d      	sub	sp, #116	; 0x74
 80050e0:	4614      	mov	r4, r2
 80050e2:	4698      	mov	r8, r3
 80050e4:	4606      	mov	r6, r0
 80050e6:	b118      	cbz	r0, 80050f0 <_vfiprintf_r+0x18>
 80050e8:	6983      	ldr	r3, [r0, #24]
 80050ea:	b90b      	cbnz	r3, 80050f0 <_vfiprintf_r+0x18>
 80050ec:	f7ff fe96 	bl	8004e1c <__sinit>
 80050f0:	4b89      	ldr	r3, [pc, #548]	; (8005318 <_vfiprintf_r+0x240>)
 80050f2:	429d      	cmp	r5, r3
 80050f4:	d11b      	bne.n	800512e <_vfiprintf_r+0x56>
 80050f6:	6875      	ldr	r5, [r6, #4]
 80050f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050fa:	07d9      	lsls	r1, r3, #31
 80050fc:	d405      	bmi.n	800510a <_vfiprintf_r+0x32>
 80050fe:	89ab      	ldrh	r3, [r5, #12]
 8005100:	059a      	lsls	r2, r3, #22
 8005102:	d402      	bmi.n	800510a <_vfiprintf_r+0x32>
 8005104:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005106:	f7ff ff27 	bl	8004f58 <__retarget_lock_acquire_recursive>
 800510a:	89ab      	ldrh	r3, [r5, #12]
 800510c:	071b      	lsls	r3, r3, #28
 800510e:	d501      	bpl.n	8005114 <_vfiprintf_r+0x3c>
 8005110:	692b      	ldr	r3, [r5, #16]
 8005112:	b9eb      	cbnz	r3, 8005150 <_vfiprintf_r+0x78>
 8005114:	4629      	mov	r1, r5
 8005116:	4630      	mov	r0, r6
 8005118:	f000 fb5a 	bl	80057d0 <__swsetup_r>
 800511c:	b1c0      	cbz	r0, 8005150 <_vfiprintf_r+0x78>
 800511e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005120:	07dc      	lsls	r4, r3, #31
 8005122:	d50e      	bpl.n	8005142 <_vfiprintf_r+0x6a>
 8005124:	f04f 30ff 	mov.w	r0, #4294967295
 8005128:	b01d      	add	sp, #116	; 0x74
 800512a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800512e:	4b7b      	ldr	r3, [pc, #492]	; (800531c <_vfiprintf_r+0x244>)
 8005130:	429d      	cmp	r5, r3
 8005132:	d101      	bne.n	8005138 <_vfiprintf_r+0x60>
 8005134:	68b5      	ldr	r5, [r6, #8]
 8005136:	e7df      	b.n	80050f8 <_vfiprintf_r+0x20>
 8005138:	4b79      	ldr	r3, [pc, #484]	; (8005320 <_vfiprintf_r+0x248>)
 800513a:	429d      	cmp	r5, r3
 800513c:	bf08      	it	eq
 800513e:	68f5      	ldreq	r5, [r6, #12]
 8005140:	e7da      	b.n	80050f8 <_vfiprintf_r+0x20>
 8005142:	89ab      	ldrh	r3, [r5, #12]
 8005144:	0598      	lsls	r0, r3, #22
 8005146:	d4ed      	bmi.n	8005124 <_vfiprintf_r+0x4c>
 8005148:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800514a:	f7ff ff06 	bl	8004f5a <__retarget_lock_release_recursive>
 800514e:	e7e9      	b.n	8005124 <_vfiprintf_r+0x4c>
 8005150:	2300      	movs	r3, #0
 8005152:	9309      	str	r3, [sp, #36]	; 0x24
 8005154:	2320      	movs	r3, #32
 8005156:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800515a:	f8cd 800c 	str.w	r8, [sp, #12]
 800515e:	2330      	movs	r3, #48	; 0x30
 8005160:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005324 <_vfiprintf_r+0x24c>
 8005164:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005168:	f04f 0901 	mov.w	r9, #1
 800516c:	4623      	mov	r3, r4
 800516e:	469a      	mov	sl, r3
 8005170:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005174:	b10a      	cbz	r2, 800517a <_vfiprintf_r+0xa2>
 8005176:	2a25      	cmp	r2, #37	; 0x25
 8005178:	d1f9      	bne.n	800516e <_vfiprintf_r+0x96>
 800517a:	ebba 0b04 	subs.w	fp, sl, r4
 800517e:	d00b      	beq.n	8005198 <_vfiprintf_r+0xc0>
 8005180:	465b      	mov	r3, fp
 8005182:	4622      	mov	r2, r4
 8005184:	4629      	mov	r1, r5
 8005186:	4630      	mov	r0, r6
 8005188:	f7ff ff93 	bl	80050b2 <__sfputs_r>
 800518c:	3001      	adds	r0, #1
 800518e:	f000 80aa 	beq.w	80052e6 <_vfiprintf_r+0x20e>
 8005192:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005194:	445a      	add	r2, fp
 8005196:	9209      	str	r2, [sp, #36]	; 0x24
 8005198:	f89a 3000 	ldrb.w	r3, [sl]
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 80a2 	beq.w	80052e6 <_vfiprintf_r+0x20e>
 80051a2:	2300      	movs	r3, #0
 80051a4:	f04f 32ff 	mov.w	r2, #4294967295
 80051a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80051ac:	f10a 0a01 	add.w	sl, sl, #1
 80051b0:	9304      	str	r3, [sp, #16]
 80051b2:	9307      	str	r3, [sp, #28]
 80051b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80051b8:	931a      	str	r3, [sp, #104]	; 0x68
 80051ba:	4654      	mov	r4, sl
 80051bc:	2205      	movs	r2, #5
 80051be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051c2:	4858      	ldr	r0, [pc, #352]	; (8005324 <_vfiprintf_r+0x24c>)
 80051c4:	f7fb f804 	bl	80001d0 <memchr>
 80051c8:	9a04      	ldr	r2, [sp, #16]
 80051ca:	b9d8      	cbnz	r0, 8005204 <_vfiprintf_r+0x12c>
 80051cc:	06d1      	lsls	r1, r2, #27
 80051ce:	bf44      	itt	mi
 80051d0:	2320      	movmi	r3, #32
 80051d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80051d6:	0713      	lsls	r3, r2, #28
 80051d8:	bf44      	itt	mi
 80051da:	232b      	movmi	r3, #43	; 0x2b
 80051dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80051e0:	f89a 3000 	ldrb.w	r3, [sl]
 80051e4:	2b2a      	cmp	r3, #42	; 0x2a
 80051e6:	d015      	beq.n	8005214 <_vfiprintf_r+0x13c>
 80051e8:	9a07      	ldr	r2, [sp, #28]
 80051ea:	4654      	mov	r4, sl
 80051ec:	2000      	movs	r0, #0
 80051ee:	f04f 0c0a 	mov.w	ip, #10
 80051f2:	4621      	mov	r1, r4
 80051f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051f8:	3b30      	subs	r3, #48	; 0x30
 80051fa:	2b09      	cmp	r3, #9
 80051fc:	d94e      	bls.n	800529c <_vfiprintf_r+0x1c4>
 80051fe:	b1b0      	cbz	r0, 800522e <_vfiprintf_r+0x156>
 8005200:	9207      	str	r2, [sp, #28]
 8005202:	e014      	b.n	800522e <_vfiprintf_r+0x156>
 8005204:	eba0 0308 	sub.w	r3, r0, r8
 8005208:	fa09 f303 	lsl.w	r3, r9, r3
 800520c:	4313      	orrs	r3, r2
 800520e:	9304      	str	r3, [sp, #16]
 8005210:	46a2      	mov	sl, r4
 8005212:	e7d2      	b.n	80051ba <_vfiprintf_r+0xe2>
 8005214:	9b03      	ldr	r3, [sp, #12]
 8005216:	1d19      	adds	r1, r3, #4
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	9103      	str	r1, [sp, #12]
 800521c:	2b00      	cmp	r3, #0
 800521e:	bfbb      	ittet	lt
 8005220:	425b      	neglt	r3, r3
 8005222:	f042 0202 	orrlt.w	r2, r2, #2
 8005226:	9307      	strge	r3, [sp, #28]
 8005228:	9307      	strlt	r3, [sp, #28]
 800522a:	bfb8      	it	lt
 800522c:	9204      	strlt	r2, [sp, #16]
 800522e:	7823      	ldrb	r3, [r4, #0]
 8005230:	2b2e      	cmp	r3, #46	; 0x2e
 8005232:	d10c      	bne.n	800524e <_vfiprintf_r+0x176>
 8005234:	7863      	ldrb	r3, [r4, #1]
 8005236:	2b2a      	cmp	r3, #42	; 0x2a
 8005238:	d135      	bne.n	80052a6 <_vfiprintf_r+0x1ce>
 800523a:	9b03      	ldr	r3, [sp, #12]
 800523c:	1d1a      	adds	r2, r3, #4
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	9203      	str	r2, [sp, #12]
 8005242:	2b00      	cmp	r3, #0
 8005244:	bfb8      	it	lt
 8005246:	f04f 33ff 	movlt.w	r3, #4294967295
 800524a:	3402      	adds	r4, #2
 800524c:	9305      	str	r3, [sp, #20]
 800524e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005334 <_vfiprintf_r+0x25c>
 8005252:	7821      	ldrb	r1, [r4, #0]
 8005254:	2203      	movs	r2, #3
 8005256:	4650      	mov	r0, sl
 8005258:	f7fa ffba 	bl	80001d0 <memchr>
 800525c:	b140      	cbz	r0, 8005270 <_vfiprintf_r+0x198>
 800525e:	2340      	movs	r3, #64	; 0x40
 8005260:	eba0 000a 	sub.w	r0, r0, sl
 8005264:	fa03 f000 	lsl.w	r0, r3, r0
 8005268:	9b04      	ldr	r3, [sp, #16]
 800526a:	4303      	orrs	r3, r0
 800526c:	3401      	adds	r4, #1
 800526e:	9304      	str	r3, [sp, #16]
 8005270:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005274:	482c      	ldr	r0, [pc, #176]	; (8005328 <_vfiprintf_r+0x250>)
 8005276:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800527a:	2206      	movs	r2, #6
 800527c:	f7fa ffa8 	bl	80001d0 <memchr>
 8005280:	2800      	cmp	r0, #0
 8005282:	d03f      	beq.n	8005304 <_vfiprintf_r+0x22c>
 8005284:	4b29      	ldr	r3, [pc, #164]	; (800532c <_vfiprintf_r+0x254>)
 8005286:	bb1b      	cbnz	r3, 80052d0 <_vfiprintf_r+0x1f8>
 8005288:	9b03      	ldr	r3, [sp, #12]
 800528a:	3307      	adds	r3, #7
 800528c:	f023 0307 	bic.w	r3, r3, #7
 8005290:	3308      	adds	r3, #8
 8005292:	9303      	str	r3, [sp, #12]
 8005294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005296:	443b      	add	r3, r7
 8005298:	9309      	str	r3, [sp, #36]	; 0x24
 800529a:	e767      	b.n	800516c <_vfiprintf_r+0x94>
 800529c:	fb0c 3202 	mla	r2, ip, r2, r3
 80052a0:	460c      	mov	r4, r1
 80052a2:	2001      	movs	r0, #1
 80052a4:	e7a5      	b.n	80051f2 <_vfiprintf_r+0x11a>
 80052a6:	2300      	movs	r3, #0
 80052a8:	3401      	adds	r4, #1
 80052aa:	9305      	str	r3, [sp, #20]
 80052ac:	4619      	mov	r1, r3
 80052ae:	f04f 0c0a 	mov.w	ip, #10
 80052b2:	4620      	mov	r0, r4
 80052b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052b8:	3a30      	subs	r2, #48	; 0x30
 80052ba:	2a09      	cmp	r2, #9
 80052bc:	d903      	bls.n	80052c6 <_vfiprintf_r+0x1ee>
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d0c5      	beq.n	800524e <_vfiprintf_r+0x176>
 80052c2:	9105      	str	r1, [sp, #20]
 80052c4:	e7c3      	b.n	800524e <_vfiprintf_r+0x176>
 80052c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80052ca:	4604      	mov	r4, r0
 80052cc:	2301      	movs	r3, #1
 80052ce:	e7f0      	b.n	80052b2 <_vfiprintf_r+0x1da>
 80052d0:	ab03      	add	r3, sp, #12
 80052d2:	9300      	str	r3, [sp, #0]
 80052d4:	462a      	mov	r2, r5
 80052d6:	4b16      	ldr	r3, [pc, #88]	; (8005330 <_vfiprintf_r+0x258>)
 80052d8:	a904      	add	r1, sp, #16
 80052da:	4630      	mov	r0, r6
 80052dc:	f3af 8000 	nop.w
 80052e0:	4607      	mov	r7, r0
 80052e2:	1c78      	adds	r0, r7, #1
 80052e4:	d1d6      	bne.n	8005294 <_vfiprintf_r+0x1bc>
 80052e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80052e8:	07d9      	lsls	r1, r3, #31
 80052ea:	d405      	bmi.n	80052f8 <_vfiprintf_r+0x220>
 80052ec:	89ab      	ldrh	r3, [r5, #12]
 80052ee:	059a      	lsls	r2, r3, #22
 80052f0:	d402      	bmi.n	80052f8 <_vfiprintf_r+0x220>
 80052f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80052f4:	f7ff fe31 	bl	8004f5a <__retarget_lock_release_recursive>
 80052f8:	89ab      	ldrh	r3, [r5, #12]
 80052fa:	065b      	lsls	r3, r3, #25
 80052fc:	f53f af12 	bmi.w	8005124 <_vfiprintf_r+0x4c>
 8005300:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005302:	e711      	b.n	8005128 <_vfiprintf_r+0x50>
 8005304:	ab03      	add	r3, sp, #12
 8005306:	9300      	str	r3, [sp, #0]
 8005308:	462a      	mov	r2, r5
 800530a:	4b09      	ldr	r3, [pc, #36]	; (8005330 <_vfiprintf_r+0x258>)
 800530c:	a904      	add	r1, sp, #16
 800530e:	4630      	mov	r0, r6
 8005310:	f000 f880 	bl	8005414 <_printf_i>
 8005314:	e7e4      	b.n	80052e0 <_vfiprintf_r+0x208>
 8005316:	bf00      	nop
 8005318:	08005d04 	.word	0x08005d04
 800531c:	08005d24 	.word	0x08005d24
 8005320:	08005ce4 	.word	0x08005ce4
 8005324:	08005d44 	.word	0x08005d44
 8005328:	08005d4e 	.word	0x08005d4e
 800532c:	00000000 	.word	0x00000000
 8005330:	080050b3 	.word	0x080050b3
 8005334:	08005d4a 	.word	0x08005d4a

08005338 <_printf_common>:
 8005338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800533c:	4616      	mov	r6, r2
 800533e:	4699      	mov	r9, r3
 8005340:	688a      	ldr	r2, [r1, #8]
 8005342:	690b      	ldr	r3, [r1, #16]
 8005344:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005348:	4293      	cmp	r3, r2
 800534a:	bfb8      	it	lt
 800534c:	4613      	movlt	r3, r2
 800534e:	6033      	str	r3, [r6, #0]
 8005350:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005354:	4607      	mov	r7, r0
 8005356:	460c      	mov	r4, r1
 8005358:	b10a      	cbz	r2, 800535e <_printf_common+0x26>
 800535a:	3301      	adds	r3, #1
 800535c:	6033      	str	r3, [r6, #0]
 800535e:	6823      	ldr	r3, [r4, #0]
 8005360:	0699      	lsls	r1, r3, #26
 8005362:	bf42      	ittt	mi
 8005364:	6833      	ldrmi	r3, [r6, #0]
 8005366:	3302      	addmi	r3, #2
 8005368:	6033      	strmi	r3, [r6, #0]
 800536a:	6825      	ldr	r5, [r4, #0]
 800536c:	f015 0506 	ands.w	r5, r5, #6
 8005370:	d106      	bne.n	8005380 <_printf_common+0x48>
 8005372:	f104 0a19 	add.w	sl, r4, #25
 8005376:	68e3      	ldr	r3, [r4, #12]
 8005378:	6832      	ldr	r2, [r6, #0]
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	42ab      	cmp	r3, r5
 800537e:	dc26      	bgt.n	80053ce <_printf_common+0x96>
 8005380:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005384:	1e13      	subs	r3, r2, #0
 8005386:	6822      	ldr	r2, [r4, #0]
 8005388:	bf18      	it	ne
 800538a:	2301      	movne	r3, #1
 800538c:	0692      	lsls	r2, r2, #26
 800538e:	d42b      	bmi.n	80053e8 <_printf_common+0xb0>
 8005390:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005394:	4649      	mov	r1, r9
 8005396:	4638      	mov	r0, r7
 8005398:	47c0      	blx	r8
 800539a:	3001      	adds	r0, #1
 800539c:	d01e      	beq.n	80053dc <_printf_common+0xa4>
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	68e5      	ldr	r5, [r4, #12]
 80053a2:	6832      	ldr	r2, [r6, #0]
 80053a4:	f003 0306 	and.w	r3, r3, #6
 80053a8:	2b04      	cmp	r3, #4
 80053aa:	bf08      	it	eq
 80053ac:	1aad      	subeq	r5, r5, r2
 80053ae:	68a3      	ldr	r3, [r4, #8]
 80053b0:	6922      	ldr	r2, [r4, #16]
 80053b2:	bf0c      	ite	eq
 80053b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053b8:	2500      	movne	r5, #0
 80053ba:	4293      	cmp	r3, r2
 80053bc:	bfc4      	itt	gt
 80053be:	1a9b      	subgt	r3, r3, r2
 80053c0:	18ed      	addgt	r5, r5, r3
 80053c2:	2600      	movs	r6, #0
 80053c4:	341a      	adds	r4, #26
 80053c6:	42b5      	cmp	r5, r6
 80053c8:	d11a      	bne.n	8005400 <_printf_common+0xc8>
 80053ca:	2000      	movs	r0, #0
 80053cc:	e008      	b.n	80053e0 <_printf_common+0xa8>
 80053ce:	2301      	movs	r3, #1
 80053d0:	4652      	mov	r2, sl
 80053d2:	4649      	mov	r1, r9
 80053d4:	4638      	mov	r0, r7
 80053d6:	47c0      	blx	r8
 80053d8:	3001      	adds	r0, #1
 80053da:	d103      	bne.n	80053e4 <_printf_common+0xac>
 80053dc:	f04f 30ff 	mov.w	r0, #4294967295
 80053e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053e4:	3501      	adds	r5, #1
 80053e6:	e7c6      	b.n	8005376 <_printf_common+0x3e>
 80053e8:	18e1      	adds	r1, r4, r3
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	2030      	movs	r0, #48	; 0x30
 80053ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80053f2:	4422      	add	r2, r4
 80053f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80053f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80053fc:	3302      	adds	r3, #2
 80053fe:	e7c7      	b.n	8005390 <_printf_common+0x58>
 8005400:	2301      	movs	r3, #1
 8005402:	4622      	mov	r2, r4
 8005404:	4649      	mov	r1, r9
 8005406:	4638      	mov	r0, r7
 8005408:	47c0      	blx	r8
 800540a:	3001      	adds	r0, #1
 800540c:	d0e6      	beq.n	80053dc <_printf_common+0xa4>
 800540e:	3601      	adds	r6, #1
 8005410:	e7d9      	b.n	80053c6 <_printf_common+0x8e>
	...

08005414 <_printf_i>:
 8005414:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005418:	7e0f      	ldrb	r7, [r1, #24]
 800541a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800541c:	2f78      	cmp	r7, #120	; 0x78
 800541e:	4691      	mov	r9, r2
 8005420:	4680      	mov	r8, r0
 8005422:	460c      	mov	r4, r1
 8005424:	469a      	mov	sl, r3
 8005426:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800542a:	d807      	bhi.n	800543c <_printf_i+0x28>
 800542c:	2f62      	cmp	r7, #98	; 0x62
 800542e:	d80a      	bhi.n	8005446 <_printf_i+0x32>
 8005430:	2f00      	cmp	r7, #0
 8005432:	f000 80d8 	beq.w	80055e6 <_printf_i+0x1d2>
 8005436:	2f58      	cmp	r7, #88	; 0x58
 8005438:	f000 80a3 	beq.w	8005582 <_printf_i+0x16e>
 800543c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005440:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005444:	e03a      	b.n	80054bc <_printf_i+0xa8>
 8005446:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800544a:	2b15      	cmp	r3, #21
 800544c:	d8f6      	bhi.n	800543c <_printf_i+0x28>
 800544e:	a101      	add	r1, pc, #4	; (adr r1, 8005454 <_printf_i+0x40>)
 8005450:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005454:	080054ad 	.word	0x080054ad
 8005458:	080054c1 	.word	0x080054c1
 800545c:	0800543d 	.word	0x0800543d
 8005460:	0800543d 	.word	0x0800543d
 8005464:	0800543d 	.word	0x0800543d
 8005468:	0800543d 	.word	0x0800543d
 800546c:	080054c1 	.word	0x080054c1
 8005470:	0800543d 	.word	0x0800543d
 8005474:	0800543d 	.word	0x0800543d
 8005478:	0800543d 	.word	0x0800543d
 800547c:	0800543d 	.word	0x0800543d
 8005480:	080055cd 	.word	0x080055cd
 8005484:	080054f1 	.word	0x080054f1
 8005488:	080055af 	.word	0x080055af
 800548c:	0800543d 	.word	0x0800543d
 8005490:	0800543d 	.word	0x0800543d
 8005494:	080055ef 	.word	0x080055ef
 8005498:	0800543d 	.word	0x0800543d
 800549c:	080054f1 	.word	0x080054f1
 80054a0:	0800543d 	.word	0x0800543d
 80054a4:	0800543d 	.word	0x0800543d
 80054a8:	080055b7 	.word	0x080055b7
 80054ac:	682b      	ldr	r3, [r5, #0]
 80054ae:	1d1a      	adds	r2, r3, #4
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	602a      	str	r2, [r5, #0]
 80054b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80054bc:	2301      	movs	r3, #1
 80054be:	e0a3      	b.n	8005608 <_printf_i+0x1f4>
 80054c0:	6820      	ldr	r0, [r4, #0]
 80054c2:	6829      	ldr	r1, [r5, #0]
 80054c4:	0606      	lsls	r6, r0, #24
 80054c6:	f101 0304 	add.w	r3, r1, #4
 80054ca:	d50a      	bpl.n	80054e2 <_printf_i+0xce>
 80054cc:	680e      	ldr	r6, [r1, #0]
 80054ce:	602b      	str	r3, [r5, #0]
 80054d0:	2e00      	cmp	r6, #0
 80054d2:	da03      	bge.n	80054dc <_printf_i+0xc8>
 80054d4:	232d      	movs	r3, #45	; 0x2d
 80054d6:	4276      	negs	r6, r6
 80054d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054dc:	485e      	ldr	r0, [pc, #376]	; (8005658 <_printf_i+0x244>)
 80054de:	230a      	movs	r3, #10
 80054e0:	e019      	b.n	8005516 <_printf_i+0x102>
 80054e2:	680e      	ldr	r6, [r1, #0]
 80054e4:	602b      	str	r3, [r5, #0]
 80054e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80054ea:	bf18      	it	ne
 80054ec:	b236      	sxthne	r6, r6
 80054ee:	e7ef      	b.n	80054d0 <_printf_i+0xbc>
 80054f0:	682b      	ldr	r3, [r5, #0]
 80054f2:	6820      	ldr	r0, [r4, #0]
 80054f4:	1d19      	adds	r1, r3, #4
 80054f6:	6029      	str	r1, [r5, #0]
 80054f8:	0601      	lsls	r1, r0, #24
 80054fa:	d501      	bpl.n	8005500 <_printf_i+0xec>
 80054fc:	681e      	ldr	r6, [r3, #0]
 80054fe:	e002      	b.n	8005506 <_printf_i+0xf2>
 8005500:	0646      	lsls	r6, r0, #25
 8005502:	d5fb      	bpl.n	80054fc <_printf_i+0xe8>
 8005504:	881e      	ldrh	r6, [r3, #0]
 8005506:	4854      	ldr	r0, [pc, #336]	; (8005658 <_printf_i+0x244>)
 8005508:	2f6f      	cmp	r7, #111	; 0x6f
 800550a:	bf0c      	ite	eq
 800550c:	2308      	moveq	r3, #8
 800550e:	230a      	movne	r3, #10
 8005510:	2100      	movs	r1, #0
 8005512:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005516:	6865      	ldr	r5, [r4, #4]
 8005518:	60a5      	str	r5, [r4, #8]
 800551a:	2d00      	cmp	r5, #0
 800551c:	bfa2      	ittt	ge
 800551e:	6821      	ldrge	r1, [r4, #0]
 8005520:	f021 0104 	bicge.w	r1, r1, #4
 8005524:	6021      	strge	r1, [r4, #0]
 8005526:	b90e      	cbnz	r6, 800552c <_printf_i+0x118>
 8005528:	2d00      	cmp	r5, #0
 800552a:	d04d      	beq.n	80055c8 <_printf_i+0x1b4>
 800552c:	4615      	mov	r5, r2
 800552e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005532:	fb03 6711 	mls	r7, r3, r1, r6
 8005536:	5dc7      	ldrb	r7, [r0, r7]
 8005538:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800553c:	4637      	mov	r7, r6
 800553e:	42bb      	cmp	r3, r7
 8005540:	460e      	mov	r6, r1
 8005542:	d9f4      	bls.n	800552e <_printf_i+0x11a>
 8005544:	2b08      	cmp	r3, #8
 8005546:	d10b      	bne.n	8005560 <_printf_i+0x14c>
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	07de      	lsls	r6, r3, #31
 800554c:	d508      	bpl.n	8005560 <_printf_i+0x14c>
 800554e:	6923      	ldr	r3, [r4, #16]
 8005550:	6861      	ldr	r1, [r4, #4]
 8005552:	4299      	cmp	r1, r3
 8005554:	bfde      	ittt	le
 8005556:	2330      	movle	r3, #48	; 0x30
 8005558:	f805 3c01 	strble.w	r3, [r5, #-1]
 800555c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005560:	1b52      	subs	r2, r2, r5
 8005562:	6122      	str	r2, [r4, #16]
 8005564:	f8cd a000 	str.w	sl, [sp]
 8005568:	464b      	mov	r3, r9
 800556a:	aa03      	add	r2, sp, #12
 800556c:	4621      	mov	r1, r4
 800556e:	4640      	mov	r0, r8
 8005570:	f7ff fee2 	bl	8005338 <_printf_common>
 8005574:	3001      	adds	r0, #1
 8005576:	d14c      	bne.n	8005612 <_printf_i+0x1fe>
 8005578:	f04f 30ff 	mov.w	r0, #4294967295
 800557c:	b004      	add	sp, #16
 800557e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005582:	4835      	ldr	r0, [pc, #212]	; (8005658 <_printf_i+0x244>)
 8005584:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005588:	6829      	ldr	r1, [r5, #0]
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005590:	6029      	str	r1, [r5, #0]
 8005592:	061d      	lsls	r5, r3, #24
 8005594:	d514      	bpl.n	80055c0 <_printf_i+0x1ac>
 8005596:	07df      	lsls	r7, r3, #31
 8005598:	bf44      	itt	mi
 800559a:	f043 0320 	orrmi.w	r3, r3, #32
 800559e:	6023      	strmi	r3, [r4, #0]
 80055a0:	b91e      	cbnz	r6, 80055aa <_printf_i+0x196>
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	f023 0320 	bic.w	r3, r3, #32
 80055a8:	6023      	str	r3, [r4, #0]
 80055aa:	2310      	movs	r3, #16
 80055ac:	e7b0      	b.n	8005510 <_printf_i+0xfc>
 80055ae:	6823      	ldr	r3, [r4, #0]
 80055b0:	f043 0320 	orr.w	r3, r3, #32
 80055b4:	6023      	str	r3, [r4, #0]
 80055b6:	2378      	movs	r3, #120	; 0x78
 80055b8:	4828      	ldr	r0, [pc, #160]	; (800565c <_printf_i+0x248>)
 80055ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80055be:	e7e3      	b.n	8005588 <_printf_i+0x174>
 80055c0:	0659      	lsls	r1, r3, #25
 80055c2:	bf48      	it	mi
 80055c4:	b2b6      	uxthmi	r6, r6
 80055c6:	e7e6      	b.n	8005596 <_printf_i+0x182>
 80055c8:	4615      	mov	r5, r2
 80055ca:	e7bb      	b.n	8005544 <_printf_i+0x130>
 80055cc:	682b      	ldr	r3, [r5, #0]
 80055ce:	6826      	ldr	r6, [r4, #0]
 80055d0:	6961      	ldr	r1, [r4, #20]
 80055d2:	1d18      	adds	r0, r3, #4
 80055d4:	6028      	str	r0, [r5, #0]
 80055d6:	0635      	lsls	r5, r6, #24
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	d501      	bpl.n	80055e0 <_printf_i+0x1cc>
 80055dc:	6019      	str	r1, [r3, #0]
 80055de:	e002      	b.n	80055e6 <_printf_i+0x1d2>
 80055e0:	0670      	lsls	r0, r6, #25
 80055e2:	d5fb      	bpl.n	80055dc <_printf_i+0x1c8>
 80055e4:	8019      	strh	r1, [r3, #0]
 80055e6:	2300      	movs	r3, #0
 80055e8:	6123      	str	r3, [r4, #16]
 80055ea:	4615      	mov	r5, r2
 80055ec:	e7ba      	b.n	8005564 <_printf_i+0x150>
 80055ee:	682b      	ldr	r3, [r5, #0]
 80055f0:	1d1a      	adds	r2, r3, #4
 80055f2:	602a      	str	r2, [r5, #0]
 80055f4:	681d      	ldr	r5, [r3, #0]
 80055f6:	6862      	ldr	r2, [r4, #4]
 80055f8:	2100      	movs	r1, #0
 80055fa:	4628      	mov	r0, r5
 80055fc:	f7fa fde8 	bl	80001d0 <memchr>
 8005600:	b108      	cbz	r0, 8005606 <_printf_i+0x1f2>
 8005602:	1b40      	subs	r0, r0, r5
 8005604:	6060      	str	r0, [r4, #4]
 8005606:	6863      	ldr	r3, [r4, #4]
 8005608:	6123      	str	r3, [r4, #16]
 800560a:	2300      	movs	r3, #0
 800560c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005610:	e7a8      	b.n	8005564 <_printf_i+0x150>
 8005612:	6923      	ldr	r3, [r4, #16]
 8005614:	462a      	mov	r2, r5
 8005616:	4649      	mov	r1, r9
 8005618:	4640      	mov	r0, r8
 800561a:	47d0      	blx	sl
 800561c:	3001      	adds	r0, #1
 800561e:	d0ab      	beq.n	8005578 <_printf_i+0x164>
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	079b      	lsls	r3, r3, #30
 8005624:	d413      	bmi.n	800564e <_printf_i+0x23a>
 8005626:	68e0      	ldr	r0, [r4, #12]
 8005628:	9b03      	ldr	r3, [sp, #12]
 800562a:	4298      	cmp	r0, r3
 800562c:	bfb8      	it	lt
 800562e:	4618      	movlt	r0, r3
 8005630:	e7a4      	b.n	800557c <_printf_i+0x168>
 8005632:	2301      	movs	r3, #1
 8005634:	4632      	mov	r2, r6
 8005636:	4649      	mov	r1, r9
 8005638:	4640      	mov	r0, r8
 800563a:	47d0      	blx	sl
 800563c:	3001      	adds	r0, #1
 800563e:	d09b      	beq.n	8005578 <_printf_i+0x164>
 8005640:	3501      	adds	r5, #1
 8005642:	68e3      	ldr	r3, [r4, #12]
 8005644:	9903      	ldr	r1, [sp, #12]
 8005646:	1a5b      	subs	r3, r3, r1
 8005648:	42ab      	cmp	r3, r5
 800564a:	dcf2      	bgt.n	8005632 <_printf_i+0x21e>
 800564c:	e7eb      	b.n	8005626 <_printf_i+0x212>
 800564e:	2500      	movs	r5, #0
 8005650:	f104 0619 	add.w	r6, r4, #25
 8005654:	e7f5      	b.n	8005642 <_printf_i+0x22e>
 8005656:	bf00      	nop
 8005658:	08005d55 	.word	0x08005d55
 800565c:	08005d66 	.word	0x08005d66

08005660 <_sbrk_r>:
 8005660:	b538      	push	{r3, r4, r5, lr}
 8005662:	4d06      	ldr	r5, [pc, #24]	; (800567c <_sbrk_r+0x1c>)
 8005664:	2300      	movs	r3, #0
 8005666:	4604      	mov	r4, r0
 8005668:	4608      	mov	r0, r1
 800566a:	602b      	str	r3, [r5, #0]
 800566c:	f7fb fdcc 	bl	8001208 <_sbrk>
 8005670:	1c43      	adds	r3, r0, #1
 8005672:	d102      	bne.n	800567a <_sbrk_r+0x1a>
 8005674:	682b      	ldr	r3, [r5, #0]
 8005676:	b103      	cbz	r3, 800567a <_sbrk_r+0x1a>
 8005678:	6023      	str	r3, [r4, #0]
 800567a:	bd38      	pop	{r3, r4, r5, pc}
 800567c:	20000248 	.word	0x20000248

08005680 <__sread>:
 8005680:	b510      	push	{r4, lr}
 8005682:	460c      	mov	r4, r1
 8005684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005688:	f000 fab2 	bl	8005bf0 <_read_r>
 800568c:	2800      	cmp	r0, #0
 800568e:	bfab      	itete	ge
 8005690:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005692:	89a3      	ldrhlt	r3, [r4, #12]
 8005694:	181b      	addge	r3, r3, r0
 8005696:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800569a:	bfac      	ite	ge
 800569c:	6563      	strge	r3, [r4, #84]	; 0x54
 800569e:	81a3      	strhlt	r3, [r4, #12]
 80056a0:	bd10      	pop	{r4, pc}

080056a2 <__swrite>:
 80056a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056a6:	461f      	mov	r7, r3
 80056a8:	898b      	ldrh	r3, [r1, #12]
 80056aa:	05db      	lsls	r3, r3, #23
 80056ac:	4605      	mov	r5, r0
 80056ae:	460c      	mov	r4, r1
 80056b0:	4616      	mov	r6, r2
 80056b2:	d505      	bpl.n	80056c0 <__swrite+0x1e>
 80056b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056b8:	2302      	movs	r3, #2
 80056ba:	2200      	movs	r2, #0
 80056bc:	f000 f9c8 	bl	8005a50 <_lseek_r>
 80056c0:	89a3      	ldrh	r3, [r4, #12]
 80056c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056ca:	81a3      	strh	r3, [r4, #12]
 80056cc:	4632      	mov	r2, r6
 80056ce:	463b      	mov	r3, r7
 80056d0:	4628      	mov	r0, r5
 80056d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056d6:	f000 b869 	b.w	80057ac <_write_r>

080056da <__sseek>:
 80056da:	b510      	push	{r4, lr}
 80056dc:	460c      	mov	r4, r1
 80056de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056e2:	f000 f9b5 	bl	8005a50 <_lseek_r>
 80056e6:	1c43      	adds	r3, r0, #1
 80056e8:	89a3      	ldrh	r3, [r4, #12]
 80056ea:	bf15      	itete	ne
 80056ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80056ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80056f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80056f6:	81a3      	strheq	r3, [r4, #12]
 80056f8:	bf18      	it	ne
 80056fa:	81a3      	strhne	r3, [r4, #12]
 80056fc:	bd10      	pop	{r4, pc}

080056fe <__sclose>:
 80056fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005702:	f000 b8d3 	b.w	80058ac <_close_r>
	...

08005708 <__swbuf_r>:
 8005708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800570a:	460e      	mov	r6, r1
 800570c:	4614      	mov	r4, r2
 800570e:	4605      	mov	r5, r0
 8005710:	b118      	cbz	r0, 800571a <__swbuf_r+0x12>
 8005712:	6983      	ldr	r3, [r0, #24]
 8005714:	b90b      	cbnz	r3, 800571a <__swbuf_r+0x12>
 8005716:	f7ff fb81 	bl	8004e1c <__sinit>
 800571a:	4b21      	ldr	r3, [pc, #132]	; (80057a0 <__swbuf_r+0x98>)
 800571c:	429c      	cmp	r4, r3
 800571e:	d12b      	bne.n	8005778 <__swbuf_r+0x70>
 8005720:	686c      	ldr	r4, [r5, #4]
 8005722:	69a3      	ldr	r3, [r4, #24]
 8005724:	60a3      	str	r3, [r4, #8]
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	071a      	lsls	r2, r3, #28
 800572a:	d52f      	bpl.n	800578c <__swbuf_r+0x84>
 800572c:	6923      	ldr	r3, [r4, #16]
 800572e:	b36b      	cbz	r3, 800578c <__swbuf_r+0x84>
 8005730:	6923      	ldr	r3, [r4, #16]
 8005732:	6820      	ldr	r0, [r4, #0]
 8005734:	1ac0      	subs	r0, r0, r3
 8005736:	6963      	ldr	r3, [r4, #20]
 8005738:	b2f6      	uxtb	r6, r6
 800573a:	4283      	cmp	r3, r0
 800573c:	4637      	mov	r7, r6
 800573e:	dc04      	bgt.n	800574a <__swbuf_r+0x42>
 8005740:	4621      	mov	r1, r4
 8005742:	4628      	mov	r0, r5
 8005744:	f000 f948 	bl	80059d8 <_fflush_r>
 8005748:	bb30      	cbnz	r0, 8005798 <__swbuf_r+0x90>
 800574a:	68a3      	ldr	r3, [r4, #8]
 800574c:	3b01      	subs	r3, #1
 800574e:	60a3      	str	r3, [r4, #8]
 8005750:	6823      	ldr	r3, [r4, #0]
 8005752:	1c5a      	adds	r2, r3, #1
 8005754:	6022      	str	r2, [r4, #0]
 8005756:	701e      	strb	r6, [r3, #0]
 8005758:	6963      	ldr	r3, [r4, #20]
 800575a:	3001      	adds	r0, #1
 800575c:	4283      	cmp	r3, r0
 800575e:	d004      	beq.n	800576a <__swbuf_r+0x62>
 8005760:	89a3      	ldrh	r3, [r4, #12]
 8005762:	07db      	lsls	r3, r3, #31
 8005764:	d506      	bpl.n	8005774 <__swbuf_r+0x6c>
 8005766:	2e0a      	cmp	r6, #10
 8005768:	d104      	bne.n	8005774 <__swbuf_r+0x6c>
 800576a:	4621      	mov	r1, r4
 800576c:	4628      	mov	r0, r5
 800576e:	f000 f933 	bl	80059d8 <_fflush_r>
 8005772:	b988      	cbnz	r0, 8005798 <__swbuf_r+0x90>
 8005774:	4638      	mov	r0, r7
 8005776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005778:	4b0a      	ldr	r3, [pc, #40]	; (80057a4 <__swbuf_r+0x9c>)
 800577a:	429c      	cmp	r4, r3
 800577c:	d101      	bne.n	8005782 <__swbuf_r+0x7a>
 800577e:	68ac      	ldr	r4, [r5, #8]
 8005780:	e7cf      	b.n	8005722 <__swbuf_r+0x1a>
 8005782:	4b09      	ldr	r3, [pc, #36]	; (80057a8 <__swbuf_r+0xa0>)
 8005784:	429c      	cmp	r4, r3
 8005786:	bf08      	it	eq
 8005788:	68ec      	ldreq	r4, [r5, #12]
 800578a:	e7ca      	b.n	8005722 <__swbuf_r+0x1a>
 800578c:	4621      	mov	r1, r4
 800578e:	4628      	mov	r0, r5
 8005790:	f000 f81e 	bl	80057d0 <__swsetup_r>
 8005794:	2800      	cmp	r0, #0
 8005796:	d0cb      	beq.n	8005730 <__swbuf_r+0x28>
 8005798:	f04f 37ff 	mov.w	r7, #4294967295
 800579c:	e7ea      	b.n	8005774 <__swbuf_r+0x6c>
 800579e:	bf00      	nop
 80057a0:	08005d04 	.word	0x08005d04
 80057a4:	08005d24 	.word	0x08005d24
 80057a8:	08005ce4 	.word	0x08005ce4

080057ac <_write_r>:
 80057ac:	b538      	push	{r3, r4, r5, lr}
 80057ae:	4d07      	ldr	r5, [pc, #28]	; (80057cc <_write_r+0x20>)
 80057b0:	4604      	mov	r4, r0
 80057b2:	4608      	mov	r0, r1
 80057b4:	4611      	mov	r1, r2
 80057b6:	2200      	movs	r2, #0
 80057b8:	602a      	str	r2, [r5, #0]
 80057ba:	461a      	mov	r2, r3
 80057bc:	f7fa fef8 	bl	80005b0 <_write>
 80057c0:	1c43      	adds	r3, r0, #1
 80057c2:	d102      	bne.n	80057ca <_write_r+0x1e>
 80057c4:	682b      	ldr	r3, [r5, #0]
 80057c6:	b103      	cbz	r3, 80057ca <_write_r+0x1e>
 80057c8:	6023      	str	r3, [r4, #0]
 80057ca:	bd38      	pop	{r3, r4, r5, pc}
 80057cc:	20000248 	.word	0x20000248

080057d0 <__swsetup_r>:
 80057d0:	4b32      	ldr	r3, [pc, #200]	; (800589c <__swsetup_r+0xcc>)
 80057d2:	b570      	push	{r4, r5, r6, lr}
 80057d4:	681d      	ldr	r5, [r3, #0]
 80057d6:	4606      	mov	r6, r0
 80057d8:	460c      	mov	r4, r1
 80057da:	b125      	cbz	r5, 80057e6 <__swsetup_r+0x16>
 80057dc:	69ab      	ldr	r3, [r5, #24]
 80057de:	b913      	cbnz	r3, 80057e6 <__swsetup_r+0x16>
 80057e0:	4628      	mov	r0, r5
 80057e2:	f7ff fb1b 	bl	8004e1c <__sinit>
 80057e6:	4b2e      	ldr	r3, [pc, #184]	; (80058a0 <__swsetup_r+0xd0>)
 80057e8:	429c      	cmp	r4, r3
 80057ea:	d10f      	bne.n	800580c <__swsetup_r+0x3c>
 80057ec:	686c      	ldr	r4, [r5, #4]
 80057ee:	89a3      	ldrh	r3, [r4, #12]
 80057f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057f4:	0719      	lsls	r1, r3, #28
 80057f6:	d42c      	bmi.n	8005852 <__swsetup_r+0x82>
 80057f8:	06dd      	lsls	r5, r3, #27
 80057fa:	d411      	bmi.n	8005820 <__swsetup_r+0x50>
 80057fc:	2309      	movs	r3, #9
 80057fe:	6033      	str	r3, [r6, #0]
 8005800:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005804:	81a3      	strh	r3, [r4, #12]
 8005806:	f04f 30ff 	mov.w	r0, #4294967295
 800580a:	e03e      	b.n	800588a <__swsetup_r+0xba>
 800580c:	4b25      	ldr	r3, [pc, #148]	; (80058a4 <__swsetup_r+0xd4>)
 800580e:	429c      	cmp	r4, r3
 8005810:	d101      	bne.n	8005816 <__swsetup_r+0x46>
 8005812:	68ac      	ldr	r4, [r5, #8]
 8005814:	e7eb      	b.n	80057ee <__swsetup_r+0x1e>
 8005816:	4b24      	ldr	r3, [pc, #144]	; (80058a8 <__swsetup_r+0xd8>)
 8005818:	429c      	cmp	r4, r3
 800581a:	bf08      	it	eq
 800581c:	68ec      	ldreq	r4, [r5, #12]
 800581e:	e7e6      	b.n	80057ee <__swsetup_r+0x1e>
 8005820:	0758      	lsls	r0, r3, #29
 8005822:	d512      	bpl.n	800584a <__swsetup_r+0x7a>
 8005824:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005826:	b141      	cbz	r1, 800583a <__swsetup_r+0x6a>
 8005828:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800582c:	4299      	cmp	r1, r3
 800582e:	d002      	beq.n	8005836 <__swsetup_r+0x66>
 8005830:	4630      	mov	r0, r6
 8005832:	f000 f991 	bl	8005b58 <_free_r>
 8005836:	2300      	movs	r3, #0
 8005838:	6363      	str	r3, [r4, #52]	; 0x34
 800583a:	89a3      	ldrh	r3, [r4, #12]
 800583c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005840:	81a3      	strh	r3, [r4, #12]
 8005842:	2300      	movs	r3, #0
 8005844:	6063      	str	r3, [r4, #4]
 8005846:	6923      	ldr	r3, [r4, #16]
 8005848:	6023      	str	r3, [r4, #0]
 800584a:	89a3      	ldrh	r3, [r4, #12]
 800584c:	f043 0308 	orr.w	r3, r3, #8
 8005850:	81a3      	strh	r3, [r4, #12]
 8005852:	6923      	ldr	r3, [r4, #16]
 8005854:	b94b      	cbnz	r3, 800586a <__swsetup_r+0x9a>
 8005856:	89a3      	ldrh	r3, [r4, #12]
 8005858:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800585c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005860:	d003      	beq.n	800586a <__swsetup_r+0x9a>
 8005862:	4621      	mov	r1, r4
 8005864:	4630      	mov	r0, r6
 8005866:	f000 f92b 	bl	8005ac0 <__smakebuf_r>
 800586a:	89a0      	ldrh	r0, [r4, #12]
 800586c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005870:	f010 0301 	ands.w	r3, r0, #1
 8005874:	d00a      	beq.n	800588c <__swsetup_r+0xbc>
 8005876:	2300      	movs	r3, #0
 8005878:	60a3      	str	r3, [r4, #8]
 800587a:	6963      	ldr	r3, [r4, #20]
 800587c:	425b      	negs	r3, r3
 800587e:	61a3      	str	r3, [r4, #24]
 8005880:	6923      	ldr	r3, [r4, #16]
 8005882:	b943      	cbnz	r3, 8005896 <__swsetup_r+0xc6>
 8005884:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005888:	d1ba      	bne.n	8005800 <__swsetup_r+0x30>
 800588a:	bd70      	pop	{r4, r5, r6, pc}
 800588c:	0781      	lsls	r1, r0, #30
 800588e:	bf58      	it	pl
 8005890:	6963      	ldrpl	r3, [r4, #20]
 8005892:	60a3      	str	r3, [r4, #8]
 8005894:	e7f4      	b.n	8005880 <__swsetup_r+0xb0>
 8005896:	2000      	movs	r0, #0
 8005898:	e7f7      	b.n	800588a <__swsetup_r+0xba>
 800589a:	bf00      	nop
 800589c:	2000000c 	.word	0x2000000c
 80058a0:	08005d04 	.word	0x08005d04
 80058a4:	08005d24 	.word	0x08005d24
 80058a8:	08005ce4 	.word	0x08005ce4

080058ac <_close_r>:
 80058ac:	b538      	push	{r3, r4, r5, lr}
 80058ae:	4d06      	ldr	r5, [pc, #24]	; (80058c8 <_close_r+0x1c>)
 80058b0:	2300      	movs	r3, #0
 80058b2:	4604      	mov	r4, r0
 80058b4:	4608      	mov	r0, r1
 80058b6:	602b      	str	r3, [r5, #0]
 80058b8:	f7fb fc71 	bl	800119e <_close>
 80058bc:	1c43      	adds	r3, r0, #1
 80058be:	d102      	bne.n	80058c6 <_close_r+0x1a>
 80058c0:	682b      	ldr	r3, [r5, #0]
 80058c2:	b103      	cbz	r3, 80058c6 <_close_r+0x1a>
 80058c4:	6023      	str	r3, [r4, #0]
 80058c6:	bd38      	pop	{r3, r4, r5, pc}
 80058c8:	20000248 	.word	0x20000248

080058cc <__sflush_r>:
 80058cc:	898a      	ldrh	r2, [r1, #12]
 80058ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058d2:	4605      	mov	r5, r0
 80058d4:	0710      	lsls	r0, r2, #28
 80058d6:	460c      	mov	r4, r1
 80058d8:	d458      	bmi.n	800598c <__sflush_r+0xc0>
 80058da:	684b      	ldr	r3, [r1, #4]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	dc05      	bgt.n	80058ec <__sflush_r+0x20>
 80058e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	dc02      	bgt.n	80058ec <__sflush_r+0x20>
 80058e6:	2000      	movs	r0, #0
 80058e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058ee:	2e00      	cmp	r6, #0
 80058f0:	d0f9      	beq.n	80058e6 <__sflush_r+0x1a>
 80058f2:	2300      	movs	r3, #0
 80058f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80058f8:	682f      	ldr	r7, [r5, #0]
 80058fa:	602b      	str	r3, [r5, #0]
 80058fc:	d032      	beq.n	8005964 <__sflush_r+0x98>
 80058fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005900:	89a3      	ldrh	r3, [r4, #12]
 8005902:	075a      	lsls	r2, r3, #29
 8005904:	d505      	bpl.n	8005912 <__sflush_r+0x46>
 8005906:	6863      	ldr	r3, [r4, #4]
 8005908:	1ac0      	subs	r0, r0, r3
 800590a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800590c:	b10b      	cbz	r3, 8005912 <__sflush_r+0x46>
 800590e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005910:	1ac0      	subs	r0, r0, r3
 8005912:	2300      	movs	r3, #0
 8005914:	4602      	mov	r2, r0
 8005916:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005918:	6a21      	ldr	r1, [r4, #32]
 800591a:	4628      	mov	r0, r5
 800591c:	47b0      	blx	r6
 800591e:	1c43      	adds	r3, r0, #1
 8005920:	89a3      	ldrh	r3, [r4, #12]
 8005922:	d106      	bne.n	8005932 <__sflush_r+0x66>
 8005924:	6829      	ldr	r1, [r5, #0]
 8005926:	291d      	cmp	r1, #29
 8005928:	d82c      	bhi.n	8005984 <__sflush_r+0xb8>
 800592a:	4a2a      	ldr	r2, [pc, #168]	; (80059d4 <__sflush_r+0x108>)
 800592c:	40ca      	lsrs	r2, r1
 800592e:	07d6      	lsls	r6, r2, #31
 8005930:	d528      	bpl.n	8005984 <__sflush_r+0xb8>
 8005932:	2200      	movs	r2, #0
 8005934:	6062      	str	r2, [r4, #4]
 8005936:	04d9      	lsls	r1, r3, #19
 8005938:	6922      	ldr	r2, [r4, #16]
 800593a:	6022      	str	r2, [r4, #0]
 800593c:	d504      	bpl.n	8005948 <__sflush_r+0x7c>
 800593e:	1c42      	adds	r2, r0, #1
 8005940:	d101      	bne.n	8005946 <__sflush_r+0x7a>
 8005942:	682b      	ldr	r3, [r5, #0]
 8005944:	b903      	cbnz	r3, 8005948 <__sflush_r+0x7c>
 8005946:	6560      	str	r0, [r4, #84]	; 0x54
 8005948:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800594a:	602f      	str	r7, [r5, #0]
 800594c:	2900      	cmp	r1, #0
 800594e:	d0ca      	beq.n	80058e6 <__sflush_r+0x1a>
 8005950:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005954:	4299      	cmp	r1, r3
 8005956:	d002      	beq.n	800595e <__sflush_r+0x92>
 8005958:	4628      	mov	r0, r5
 800595a:	f000 f8fd 	bl	8005b58 <_free_r>
 800595e:	2000      	movs	r0, #0
 8005960:	6360      	str	r0, [r4, #52]	; 0x34
 8005962:	e7c1      	b.n	80058e8 <__sflush_r+0x1c>
 8005964:	6a21      	ldr	r1, [r4, #32]
 8005966:	2301      	movs	r3, #1
 8005968:	4628      	mov	r0, r5
 800596a:	47b0      	blx	r6
 800596c:	1c41      	adds	r1, r0, #1
 800596e:	d1c7      	bne.n	8005900 <__sflush_r+0x34>
 8005970:	682b      	ldr	r3, [r5, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d0c4      	beq.n	8005900 <__sflush_r+0x34>
 8005976:	2b1d      	cmp	r3, #29
 8005978:	d001      	beq.n	800597e <__sflush_r+0xb2>
 800597a:	2b16      	cmp	r3, #22
 800597c:	d101      	bne.n	8005982 <__sflush_r+0xb6>
 800597e:	602f      	str	r7, [r5, #0]
 8005980:	e7b1      	b.n	80058e6 <__sflush_r+0x1a>
 8005982:	89a3      	ldrh	r3, [r4, #12]
 8005984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005988:	81a3      	strh	r3, [r4, #12]
 800598a:	e7ad      	b.n	80058e8 <__sflush_r+0x1c>
 800598c:	690f      	ldr	r7, [r1, #16]
 800598e:	2f00      	cmp	r7, #0
 8005990:	d0a9      	beq.n	80058e6 <__sflush_r+0x1a>
 8005992:	0793      	lsls	r3, r2, #30
 8005994:	680e      	ldr	r6, [r1, #0]
 8005996:	bf08      	it	eq
 8005998:	694b      	ldreq	r3, [r1, #20]
 800599a:	600f      	str	r7, [r1, #0]
 800599c:	bf18      	it	ne
 800599e:	2300      	movne	r3, #0
 80059a0:	eba6 0807 	sub.w	r8, r6, r7
 80059a4:	608b      	str	r3, [r1, #8]
 80059a6:	f1b8 0f00 	cmp.w	r8, #0
 80059aa:	dd9c      	ble.n	80058e6 <__sflush_r+0x1a>
 80059ac:	6a21      	ldr	r1, [r4, #32]
 80059ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80059b0:	4643      	mov	r3, r8
 80059b2:	463a      	mov	r2, r7
 80059b4:	4628      	mov	r0, r5
 80059b6:	47b0      	blx	r6
 80059b8:	2800      	cmp	r0, #0
 80059ba:	dc06      	bgt.n	80059ca <__sflush_r+0xfe>
 80059bc:	89a3      	ldrh	r3, [r4, #12]
 80059be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059c2:	81a3      	strh	r3, [r4, #12]
 80059c4:	f04f 30ff 	mov.w	r0, #4294967295
 80059c8:	e78e      	b.n	80058e8 <__sflush_r+0x1c>
 80059ca:	4407      	add	r7, r0
 80059cc:	eba8 0800 	sub.w	r8, r8, r0
 80059d0:	e7e9      	b.n	80059a6 <__sflush_r+0xda>
 80059d2:	bf00      	nop
 80059d4:	20400001 	.word	0x20400001

080059d8 <_fflush_r>:
 80059d8:	b538      	push	{r3, r4, r5, lr}
 80059da:	690b      	ldr	r3, [r1, #16]
 80059dc:	4605      	mov	r5, r0
 80059de:	460c      	mov	r4, r1
 80059e0:	b913      	cbnz	r3, 80059e8 <_fflush_r+0x10>
 80059e2:	2500      	movs	r5, #0
 80059e4:	4628      	mov	r0, r5
 80059e6:	bd38      	pop	{r3, r4, r5, pc}
 80059e8:	b118      	cbz	r0, 80059f2 <_fflush_r+0x1a>
 80059ea:	6983      	ldr	r3, [r0, #24]
 80059ec:	b90b      	cbnz	r3, 80059f2 <_fflush_r+0x1a>
 80059ee:	f7ff fa15 	bl	8004e1c <__sinit>
 80059f2:	4b14      	ldr	r3, [pc, #80]	; (8005a44 <_fflush_r+0x6c>)
 80059f4:	429c      	cmp	r4, r3
 80059f6:	d11b      	bne.n	8005a30 <_fflush_r+0x58>
 80059f8:	686c      	ldr	r4, [r5, #4]
 80059fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d0ef      	beq.n	80059e2 <_fflush_r+0xa>
 8005a02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a04:	07d0      	lsls	r0, r2, #31
 8005a06:	d404      	bmi.n	8005a12 <_fflush_r+0x3a>
 8005a08:	0599      	lsls	r1, r3, #22
 8005a0a:	d402      	bmi.n	8005a12 <_fflush_r+0x3a>
 8005a0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a0e:	f7ff faa3 	bl	8004f58 <__retarget_lock_acquire_recursive>
 8005a12:	4628      	mov	r0, r5
 8005a14:	4621      	mov	r1, r4
 8005a16:	f7ff ff59 	bl	80058cc <__sflush_r>
 8005a1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a1c:	07da      	lsls	r2, r3, #31
 8005a1e:	4605      	mov	r5, r0
 8005a20:	d4e0      	bmi.n	80059e4 <_fflush_r+0xc>
 8005a22:	89a3      	ldrh	r3, [r4, #12]
 8005a24:	059b      	lsls	r3, r3, #22
 8005a26:	d4dd      	bmi.n	80059e4 <_fflush_r+0xc>
 8005a28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a2a:	f7ff fa96 	bl	8004f5a <__retarget_lock_release_recursive>
 8005a2e:	e7d9      	b.n	80059e4 <_fflush_r+0xc>
 8005a30:	4b05      	ldr	r3, [pc, #20]	; (8005a48 <_fflush_r+0x70>)
 8005a32:	429c      	cmp	r4, r3
 8005a34:	d101      	bne.n	8005a3a <_fflush_r+0x62>
 8005a36:	68ac      	ldr	r4, [r5, #8]
 8005a38:	e7df      	b.n	80059fa <_fflush_r+0x22>
 8005a3a:	4b04      	ldr	r3, [pc, #16]	; (8005a4c <_fflush_r+0x74>)
 8005a3c:	429c      	cmp	r4, r3
 8005a3e:	bf08      	it	eq
 8005a40:	68ec      	ldreq	r4, [r5, #12]
 8005a42:	e7da      	b.n	80059fa <_fflush_r+0x22>
 8005a44:	08005d04 	.word	0x08005d04
 8005a48:	08005d24 	.word	0x08005d24
 8005a4c:	08005ce4 	.word	0x08005ce4

08005a50 <_lseek_r>:
 8005a50:	b538      	push	{r3, r4, r5, lr}
 8005a52:	4d07      	ldr	r5, [pc, #28]	; (8005a70 <_lseek_r+0x20>)
 8005a54:	4604      	mov	r4, r0
 8005a56:	4608      	mov	r0, r1
 8005a58:	4611      	mov	r1, r2
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	602a      	str	r2, [r5, #0]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	f7fb fbc4 	bl	80011ec <_lseek>
 8005a64:	1c43      	adds	r3, r0, #1
 8005a66:	d102      	bne.n	8005a6e <_lseek_r+0x1e>
 8005a68:	682b      	ldr	r3, [r5, #0]
 8005a6a:	b103      	cbz	r3, 8005a6e <_lseek_r+0x1e>
 8005a6c:	6023      	str	r3, [r4, #0]
 8005a6e:	bd38      	pop	{r3, r4, r5, pc}
 8005a70:	20000248 	.word	0x20000248

08005a74 <__swhatbuf_r>:
 8005a74:	b570      	push	{r4, r5, r6, lr}
 8005a76:	460e      	mov	r6, r1
 8005a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a7c:	2900      	cmp	r1, #0
 8005a7e:	b096      	sub	sp, #88	; 0x58
 8005a80:	4614      	mov	r4, r2
 8005a82:	461d      	mov	r5, r3
 8005a84:	da08      	bge.n	8005a98 <__swhatbuf_r+0x24>
 8005a86:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	602a      	str	r2, [r5, #0]
 8005a8e:	061a      	lsls	r2, r3, #24
 8005a90:	d410      	bmi.n	8005ab4 <__swhatbuf_r+0x40>
 8005a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a96:	e00e      	b.n	8005ab6 <__swhatbuf_r+0x42>
 8005a98:	466a      	mov	r2, sp
 8005a9a:	f000 f8bb 	bl	8005c14 <_fstat_r>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	dbf1      	blt.n	8005a86 <__swhatbuf_r+0x12>
 8005aa2:	9a01      	ldr	r2, [sp, #4]
 8005aa4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005aa8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005aac:	425a      	negs	r2, r3
 8005aae:	415a      	adcs	r2, r3
 8005ab0:	602a      	str	r2, [r5, #0]
 8005ab2:	e7ee      	b.n	8005a92 <__swhatbuf_r+0x1e>
 8005ab4:	2340      	movs	r3, #64	; 0x40
 8005ab6:	2000      	movs	r0, #0
 8005ab8:	6023      	str	r3, [r4, #0]
 8005aba:	b016      	add	sp, #88	; 0x58
 8005abc:	bd70      	pop	{r4, r5, r6, pc}
	...

08005ac0 <__smakebuf_r>:
 8005ac0:	898b      	ldrh	r3, [r1, #12]
 8005ac2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ac4:	079d      	lsls	r5, r3, #30
 8005ac6:	4606      	mov	r6, r0
 8005ac8:	460c      	mov	r4, r1
 8005aca:	d507      	bpl.n	8005adc <__smakebuf_r+0x1c>
 8005acc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005ad0:	6023      	str	r3, [r4, #0]
 8005ad2:	6123      	str	r3, [r4, #16]
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	6163      	str	r3, [r4, #20]
 8005ad8:	b002      	add	sp, #8
 8005ada:	bd70      	pop	{r4, r5, r6, pc}
 8005adc:	ab01      	add	r3, sp, #4
 8005ade:	466a      	mov	r2, sp
 8005ae0:	f7ff ffc8 	bl	8005a74 <__swhatbuf_r>
 8005ae4:	9900      	ldr	r1, [sp, #0]
 8005ae6:	4605      	mov	r5, r0
 8005ae8:	4630      	mov	r0, r6
 8005aea:	f7ff fa57 	bl	8004f9c <_malloc_r>
 8005aee:	b948      	cbnz	r0, 8005b04 <__smakebuf_r+0x44>
 8005af0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005af4:	059a      	lsls	r2, r3, #22
 8005af6:	d4ef      	bmi.n	8005ad8 <__smakebuf_r+0x18>
 8005af8:	f023 0303 	bic.w	r3, r3, #3
 8005afc:	f043 0302 	orr.w	r3, r3, #2
 8005b00:	81a3      	strh	r3, [r4, #12]
 8005b02:	e7e3      	b.n	8005acc <__smakebuf_r+0xc>
 8005b04:	4b0d      	ldr	r3, [pc, #52]	; (8005b3c <__smakebuf_r+0x7c>)
 8005b06:	62b3      	str	r3, [r6, #40]	; 0x28
 8005b08:	89a3      	ldrh	r3, [r4, #12]
 8005b0a:	6020      	str	r0, [r4, #0]
 8005b0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b10:	81a3      	strh	r3, [r4, #12]
 8005b12:	9b00      	ldr	r3, [sp, #0]
 8005b14:	6163      	str	r3, [r4, #20]
 8005b16:	9b01      	ldr	r3, [sp, #4]
 8005b18:	6120      	str	r0, [r4, #16]
 8005b1a:	b15b      	cbz	r3, 8005b34 <__smakebuf_r+0x74>
 8005b1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b20:	4630      	mov	r0, r6
 8005b22:	f000 f889 	bl	8005c38 <_isatty_r>
 8005b26:	b128      	cbz	r0, 8005b34 <__smakebuf_r+0x74>
 8005b28:	89a3      	ldrh	r3, [r4, #12]
 8005b2a:	f023 0303 	bic.w	r3, r3, #3
 8005b2e:	f043 0301 	orr.w	r3, r3, #1
 8005b32:	81a3      	strh	r3, [r4, #12]
 8005b34:	89a0      	ldrh	r0, [r4, #12]
 8005b36:	4305      	orrs	r5, r0
 8005b38:	81a5      	strh	r5, [r4, #12]
 8005b3a:	e7cd      	b.n	8005ad8 <__smakebuf_r+0x18>
 8005b3c:	08004db5 	.word	0x08004db5

08005b40 <__malloc_lock>:
 8005b40:	4801      	ldr	r0, [pc, #4]	; (8005b48 <__malloc_lock+0x8>)
 8005b42:	f7ff ba09 	b.w	8004f58 <__retarget_lock_acquire_recursive>
 8005b46:	bf00      	nop
 8005b48:	2000023c 	.word	0x2000023c

08005b4c <__malloc_unlock>:
 8005b4c:	4801      	ldr	r0, [pc, #4]	; (8005b54 <__malloc_unlock+0x8>)
 8005b4e:	f7ff ba04 	b.w	8004f5a <__retarget_lock_release_recursive>
 8005b52:	bf00      	nop
 8005b54:	2000023c 	.word	0x2000023c

08005b58 <_free_r>:
 8005b58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b5a:	2900      	cmp	r1, #0
 8005b5c:	d044      	beq.n	8005be8 <_free_r+0x90>
 8005b5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b62:	9001      	str	r0, [sp, #4]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f1a1 0404 	sub.w	r4, r1, #4
 8005b6a:	bfb8      	it	lt
 8005b6c:	18e4      	addlt	r4, r4, r3
 8005b6e:	f7ff ffe7 	bl	8005b40 <__malloc_lock>
 8005b72:	4a1e      	ldr	r2, [pc, #120]	; (8005bec <_free_r+0x94>)
 8005b74:	9801      	ldr	r0, [sp, #4]
 8005b76:	6813      	ldr	r3, [r2, #0]
 8005b78:	b933      	cbnz	r3, 8005b88 <_free_r+0x30>
 8005b7a:	6063      	str	r3, [r4, #4]
 8005b7c:	6014      	str	r4, [r2, #0]
 8005b7e:	b003      	add	sp, #12
 8005b80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b84:	f7ff bfe2 	b.w	8005b4c <__malloc_unlock>
 8005b88:	42a3      	cmp	r3, r4
 8005b8a:	d908      	bls.n	8005b9e <_free_r+0x46>
 8005b8c:	6825      	ldr	r5, [r4, #0]
 8005b8e:	1961      	adds	r1, r4, r5
 8005b90:	428b      	cmp	r3, r1
 8005b92:	bf01      	itttt	eq
 8005b94:	6819      	ldreq	r1, [r3, #0]
 8005b96:	685b      	ldreq	r3, [r3, #4]
 8005b98:	1949      	addeq	r1, r1, r5
 8005b9a:	6021      	streq	r1, [r4, #0]
 8005b9c:	e7ed      	b.n	8005b7a <_free_r+0x22>
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	b10b      	cbz	r3, 8005ba8 <_free_r+0x50>
 8005ba4:	42a3      	cmp	r3, r4
 8005ba6:	d9fa      	bls.n	8005b9e <_free_r+0x46>
 8005ba8:	6811      	ldr	r1, [r2, #0]
 8005baa:	1855      	adds	r5, r2, r1
 8005bac:	42a5      	cmp	r5, r4
 8005bae:	d10b      	bne.n	8005bc8 <_free_r+0x70>
 8005bb0:	6824      	ldr	r4, [r4, #0]
 8005bb2:	4421      	add	r1, r4
 8005bb4:	1854      	adds	r4, r2, r1
 8005bb6:	42a3      	cmp	r3, r4
 8005bb8:	6011      	str	r1, [r2, #0]
 8005bba:	d1e0      	bne.n	8005b7e <_free_r+0x26>
 8005bbc:	681c      	ldr	r4, [r3, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	6053      	str	r3, [r2, #4]
 8005bc2:	4421      	add	r1, r4
 8005bc4:	6011      	str	r1, [r2, #0]
 8005bc6:	e7da      	b.n	8005b7e <_free_r+0x26>
 8005bc8:	d902      	bls.n	8005bd0 <_free_r+0x78>
 8005bca:	230c      	movs	r3, #12
 8005bcc:	6003      	str	r3, [r0, #0]
 8005bce:	e7d6      	b.n	8005b7e <_free_r+0x26>
 8005bd0:	6825      	ldr	r5, [r4, #0]
 8005bd2:	1961      	adds	r1, r4, r5
 8005bd4:	428b      	cmp	r3, r1
 8005bd6:	bf04      	itt	eq
 8005bd8:	6819      	ldreq	r1, [r3, #0]
 8005bda:	685b      	ldreq	r3, [r3, #4]
 8005bdc:	6063      	str	r3, [r4, #4]
 8005bde:	bf04      	itt	eq
 8005be0:	1949      	addeq	r1, r1, r5
 8005be2:	6021      	streq	r1, [r4, #0]
 8005be4:	6054      	str	r4, [r2, #4]
 8005be6:	e7ca      	b.n	8005b7e <_free_r+0x26>
 8005be8:	b003      	add	sp, #12
 8005bea:	bd30      	pop	{r4, r5, pc}
 8005bec:	20000240 	.word	0x20000240

08005bf0 <_read_r>:
 8005bf0:	b538      	push	{r3, r4, r5, lr}
 8005bf2:	4d07      	ldr	r5, [pc, #28]	; (8005c10 <_read_r+0x20>)
 8005bf4:	4604      	mov	r4, r0
 8005bf6:	4608      	mov	r0, r1
 8005bf8:	4611      	mov	r1, r2
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	602a      	str	r2, [r5, #0]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	f7fb fab0 	bl	8001164 <_read>
 8005c04:	1c43      	adds	r3, r0, #1
 8005c06:	d102      	bne.n	8005c0e <_read_r+0x1e>
 8005c08:	682b      	ldr	r3, [r5, #0]
 8005c0a:	b103      	cbz	r3, 8005c0e <_read_r+0x1e>
 8005c0c:	6023      	str	r3, [r4, #0]
 8005c0e:	bd38      	pop	{r3, r4, r5, pc}
 8005c10:	20000248 	.word	0x20000248

08005c14 <_fstat_r>:
 8005c14:	b538      	push	{r3, r4, r5, lr}
 8005c16:	4d07      	ldr	r5, [pc, #28]	; (8005c34 <_fstat_r+0x20>)
 8005c18:	2300      	movs	r3, #0
 8005c1a:	4604      	mov	r4, r0
 8005c1c:	4608      	mov	r0, r1
 8005c1e:	4611      	mov	r1, r2
 8005c20:	602b      	str	r3, [r5, #0]
 8005c22:	f7fb fac8 	bl	80011b6 <_fstat>
 8005c26:	1c43      	adds	r3, r0, #1
 8005c28:	d102      	bne.n	8005c30 <_fstat_r+0x1c>
 8005c2a:	682b      	ldr	r3, [r5, #0]
 8005c2c:	b103      	cbz	r3, 8005c30 <_fstat_r+0x1c>
 8005c2e:	6023      	str	r3, [r4, #0]
 8005c30:	bd38      	pop	{r3, r4, r5, pc}
 8005c32:	bf00      	nop
 8005c34:	20000248 	.word	0x20000248

08005c38 <_isatty_r>:
 8005c38:	b538      	push	{r3, r4, r5, lr}
 8005c3a:	4d06      	ldr	r5, [pc, #24]	; (8005c54 <_isatty_r+0x1c>)
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	4604      	mov	r4, r0
 8005c40:	4608      	mov	r0, r1
 8005c42:	602b      	str	r3, [r5, #0]
 8005c44:	f7fb fac7 	bl	80011d6 <_isatty>
 8005c48:	1c43      	adds	r3, r0, #1
 8005c4a:	d102      	bne.n	8005c52 <_isatty_r+0x1a>
 8005c4c:	682b      	ldr	r3, [r5, #0]
 8005c4e:	b103      	cbz	r3, 8005c52 <_isatty_r+0x1a>
 8005c50:	6023      	str	r3, [r4, #0]
 8005c52:	bd38      	pop	{r3, r4, r5, pc}
 8005c54:	20000248 	.word	0x20000248

08005c58 <_init>:
 8005c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5a:	bf00      	nop
 8005c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c5e:	bc08      	pop	{r3}
 8005c60:	469e      	mov	lr, r3
 8005c62:	4770      	bx	lr

08005c64 <_fini>:
 8005c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c66:	bf00      	nop
 8005c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c6a:	bc08      	pop	{r3}
 8005c6c:	469e      	mov	lr, r3
 8005c6e:	4770      	bx	lr
