# Constants from vdec2_regs.h

The following table lists the constants defined in the header file `tclopensource/a311d2/include/linux/amlogic/media/registers/regs/vdec2_regs.h`:

| Register | Offset |
|----------|--------|
| VDEC2_ASSIST_MMC_CTRL0 | 0x2001 |
| VDEC2_ASSIST_MMC_CTRL1 | 0x2002 |
| VDEC2_ASSIST_AMR1_INT0 | 0x2025 |
| VDEC2_ASSIST_AMR1_INT1 | 0x2026 |
| VDEC2_ASSIST_AMR1_INT2 | 0x2027 |
| VDEC2_ASSIST_AMR1_INT3 | 0x2028 |
| VDEC2_ASSIST_AMR1_INT4 | 0x2029 |
| VDEC2_ASSIST_AMR1_INT5 | 0x202 |
| VDEC2_ASSIST_AMR1_INT6 | 0x202 |
| VDEC2_ASSIST_AMR1_INT7 | 0x202 |
| VDEC2_ASSIST_AMR1_INT8 | 0x202 |
| VDEC2_ASSIST_AMR1_INT9 | 0x202 |
| VDEC2_ASSIST_AMR1_INTA | 0x202 |
| VDEC2_ASSIST_AMR1_INTB | 0x2030 |
| VDEC2_ASSIST_AMR1_INTC | 0x2031 |
| VDEC2_ASSIST_AMR1_INTD | 0x2032 |
| VDEC2_ASSIST_AMR1_INTE | 0x2033 |
| VDEC2_ASSIST_AMR1_INTF | 0x2034 |
| VDEC2_ASSIST_AMR2_INT0 | 0x2035 |
| VDEC2_ASSIST_AMR2_INT1 | 0x2036 |
| VDEC2_ASSIST_AMR2_INT2 | 0x2037 |
| VDEC2_ASSIST_AMR2_INT3 | 0x2038 |
| VDEC2_ASSIST_AMR2_INT4 | 0x2039 |
| VDEC2_ASSIST_AMR2_INT5 | 0x203 |
| VDEC2_ASSIST_AMR2_INT6 | 0x203 |
| VDEC2_ASSIST_AMR2_INT7 | 0x203 |
| VDEC2_ASSIST_AMR2_INT8 | 0x203 |
| VDEC2_ASSIST_AMR2_INT9 | 0x203 |
| VDEC2_ASSIST_AMR2_INTA | 0x203 |
| VDEC2_ASSIST_AMR2_INTB | 0x2040 |
| VDEC2_ASSIST_AMR2_INTC | 0x2041 |
| VDEC2_ASSIST_AMR2_INTD | 0x2042 |
| VDEC2_ASSIST_AMR2_INTE | 0x2043 |
| VDEC2_ASSIST_AMR2_INTF | 0x2044 |
| VDEC2_ASSIST_MBX_SSEL | 0x2045 |
| VDEC2_ASSIST_TIMER0_LO | 0x2060 |
| VDEC2_ASSIST_TIMER0_HI | 0x2061 |
| VDEC2_ASSIST_TIMER1_LO | 0x2062 |
| VDEC2_ASSIST_TIMER1_HI | 0x2063 |
| VDEC2_ASSIST_DMA_INT | 0x2064 |
| VDEC2_ASSIST_DMA_INT_MSK | 0x2065 |
| VDEC2_ASSIST_DMA_INT2 | 0x2066 |
| VDEC2_ASSIST_DMA_INT_MSK2 | 0x2067 |
| VDEC2_ASSIST_MBOX0_IRQ_REG | 0x2070 |
| VDEC2_ASSIST_MBOX0_CLR_REG | 0x2071 |
| VDEC2_ASSIST_MBOX0_MASK | 0x2072 |
| VDEC2_ASSIST_MBOX0_FIQ_SEL | 0x2073 |
| VDEC2_ASSIST_MBOX1_IRQ_REG | 0x2074 |
| VDEC2_ASSIST_MBOX1_CLR_REG | 0x2075 |
| VDEC2_ASSIST_MBOX1_MASK | 0x2076 |
| VDEC2_ASSIST_MBOX1_FIQ_SEL | 0x2077 |
| VDEC2_ASSIST_MBOX2_IRQ_REG | 0x2078 |
| VDEC2_ASSIST_MBOX2_CLR_REG | 0x2079 |
| VDEC2_ASSIST_MBOX2_MASK | 0x207 |
| VDEC2_ASSIST_MBOX2_FIQ_SEL | 0x207 |
| VDEC2_MSP | 0x2300 |
| VDEC2_MPSR | 0x2301 |
| VDEC2_MINT_VEC_BASE | 0x2302 |
| VDEC2_MCPU_INTR_GRP | 0x2303 |
| VDEC2_MCPU_INTR_MSK | 0x2304 |
| VDEC2_MCPU_INTR_REQ | 0x2305 |
| VDEC2_MPC_P | 0x2306 |
| VDEC2_MPC_D | 0x2307 |
| VDEC2_MPC_E | 0x2308 |
| VDEC2_MPC_W | 0x2309 |
| VDEC2_MINDEX0_REG | 0x230 |
| VDEC2_MINDEX1_REG | 0x230 |
| VDEC2_MINDEX2_REG | 0x230 |
| VDEC2_MINDEX3_REG | 0x230 |
| VDEC2_MINDEX4_REG | 0x230 |
| VDEC2_MINDEX5_REG | 0x230 |
| VDEC2_MINDEX6_REG | 0x2310 |
| VDEC2_MINDEX7_REG | 0x2311 |
| VDEC2_MMIN_REG | 0x2312 |
| VDEC2_MMAX_REG | 0x2313 |
| VDEC2_MBREAK0_REG | 0x2314 |
| VDEC2_MBREAK1_REG | 0x2315 |
| VDEC2_MBREAK2_REG | 0x2316 |
| VDEC2_MBREAK3_REG | 0x2317 |
| VDEC2_MBREAK_TYPE | 0x2318 |
| VDEC2_MBREAK_CTRL | 0x2319 |
| VDEC2_MBREAK_STAUTS | 0x231 |
| VDEC2_MDB_ADDR_REG | 0x231 |
| VDEC2_MDB_DATA_REG | 0x231 |
| VDEC2_MDB_CTRL | 0x231 |
| VDEC2_MSFTINT0 | 0x231 |
| VDEC2_MSFTINT1 | 0x231 |
| VDEC2_CSP | 0x2320 |
| VDEC2_CPSR | 0x2321 |
| VDEC2_CINT_VEC_BASE | 0x2322 |
| VDEC2_CCPU_INTR_GRP | 0x2323 |
| VDEC2_CCPU_INTR_MSK | 0x2324 |
| VDEC2_CCPU_INTR_REQ | 0x2325 |
| VDEC2_CPC_P | 0x2326 |
| VDEC2_CPC_D | 0x2327 |
| VDEC2_CPC_E | 0x2328 |
| VDEC2_CPC_W | 0x2329 |
| VDEC2_CINDEX0_REG | 0x232 |
| VDEC2_CINDEX1_REG | 0x232 |
| VDEC2_CINDEX2_REG | 0x232 |
| VDEC2_CINDEX3_REG | 0x232 |
| VDEC2_CINDEX4_REG | 0x232 |
| VDEC2_CINDEX5_REG | 0x232 |
| VDEC2_CINDEX6_REG | 0x2330 |
| VDEC2_CINDEX7_REG | 0x2331 |
| VDEC2_CMIN_REG | 0x2332 |
| VDEC2_CMAX_REG | 0x2333 |
| VDEC2_CBREAK0_REG | 0x2334 |
| VDEC2_CBREAK1_REG | 0x2335 |
| VDEC2_CBREAK2_REG | 0x2336 |
| VDEC2_CBREAK3_REG | 0x2337 |
| VDEC2_CBREAK_TYPE | 0x2338 |
| VDEC2_CBREAK_CTRL | 0x2339 |
| VDEC2_CBREAK_STAUTS | 0x233 |
| VDEC2_CDB_ADDR_REG | 0x233 |
| VDEC2_CDB_DATA_REG | 0x233 |
| VDEC2_CDB_CTRL | 0x233 |
| VDEC2_CSFTINT0 | 0x233 |
| VDEC2_CSFTINT1 | 0x233 |
| VDEC2_IMEM_DMA_CTRL | 0x2340 |
| VDEC2_IMEM_DMA_ADR | 0x2341 |
| VDEC2_IMEM_DMA_COUNT | 0x2342 |
| VDEC2_WRRSP_IMEM | 0x2343 |
| VDEC2_LMEM_DMA_CTRL | 0x2350 |
| VDEC2_LMEM_DMA_ADR | 0x2351 |
| VDEC2_LMEM_DMA_COUNT | 0x2352 |
| VDEC2_WRRSP_LMEM | 0x2353 |
| VDEC2_MAC_CTRL1 | 0x2360 |
| VDEC2_ACC0REG1 | 0x2361 |
| VDEC2_ACC1REG1 | 0x2362 |
| VDEC2_MAC_CTRL2 | 0x2370 |
| VDEC2_ACC0REG2 | 0x2371 |
| VDEC2_ACC1REG2 | 0x2372 |
| VDEC2_CPU_TRACE | 0x2380 |
| VDEC2_MC_CTRL_REG | 0x2900 |
| VDEC2_MC_MB_INFO | 0x2901 |
| VDEC2_MC_PIC_INFO | 0x2902 |
| VDEC2_MC_HALF_PEL_ONE | 0x2903 |
| VDEC2_MC_HALF_PEL_TWO | 0x2904 |
| VDEC2_POWER_CTL_MC | 0x2905 |
| VDEC2_MC_CMD | 0x2906 |
| VDEC2_MC_CTRL0 | 0x2907 |
| VDEC2_MC_PIC_W_H | 0x2908 |
| VDEC2_MC_STATUS0 | 0x2909 |
| VDEC2_MC_STATUS1 | 0x290 |
| VDEC2_MC_CTRL1 | 0x290 |
| VDEC2_MC_MIX_RATIO0 | 0x290 |
| VDEC2_MC_MIX_RATIO1 | 0x290 |
| VDEC2_MC_DP_MB_XY | 0x290 |
| VDEC2_MC_OM_MB_XY | 0x290 |
| VDEC2_PSCALE_RST | 0x2910 |
| VDEC2_PSCALE_CTRL | 0x2911 |
| VDEC2_PSCALE_PICI_W | 0x2912 |
| VDEC2_PSCALE_PICI_H | 0x2913 |
| VDEC2_PSCALE_PICO_W | 0x2914 |
| VDEC2_PSCALE_PICO_H | 0x2915 |
| VDEC2_PSCALE_PICO_START_X | 0x2916 |
| VDEC2_PSCALE_PICO_START_Y | 0x2917 |
| VDEC2_PSCALE_DUMMY | 0x2918 |
| VDEC2_PSCALE_FILT0_COEF0 | 0x2919 |
| VDEC2_PSCALE_FILT0_COEF1 | 0x291 |
| VDEC2_PSCALE_CMD_CTRL | 0x291 |
| VDEC2_PSCALE_CMD_BLK_X | 0x291 |
| VDEC2_PSCALE_CMD_BLK_Y | 0x291 |
| VDEC2_PSCALE_STATUS | 0x291 |
| VDEC2_PSCALE_BMEM_ADDR | 0x291 |
| VDEC2_PSCALE_BMEM_DAT | 0x2920 |
| VDEC2_PSCALE_DRAM_BUF_CTRL | 0x2921 |
| VDEC2_PSCALE_MCMD_CTRL | 0x2922 |
| VDEC2_PSCALE_MCMD_XSIZE | 0x2923 |
| VDEC2_PSCALE_MCMD_YSIZE | 0x2924 |
| VDEC2_PSCALE_RBUF_START_BLKX | 0x2925 |
| VDEC2_PSCALE_RBUF_START_BLKY | 0x2926 |
| VDEC2_PSCALE_PICO_SHIFT_XY | 0x2928 |
| VDEC2_PSCALE_CTRL1 | 0x2929 |
| VDEC2_PSCALE_SRCKEY_CTRL0 | 0x292 |
| VDEC2_PSCALE_SRCKEY_CTRL1 | 0x292 |
| VDEC2_PSCALE_CANVAS_RD_ADDR | 0x292 |
| VDEC2_PSCALE_CANVAS_WR_ADDR | 0x292 |
| VDEC2_PSCALE_CTRL2 | 0x292 |
| VDEC2_HDEC_MC_OMEM_AUTO | 0x2930 |
| VDEC2_HDEC_MC_MBRIGHT_IDX | 0x2931 |
| VDEC2_HDEC_MC_MBRIGHT_RD | 0x2932 |
| VDEC2_MC_MPORT_CTRL | 0x2940 |
| VDEC2_MC_MPORT_DAT | 0x2941 |
| VDEC2_MC_WT_PRED_CTRL | 0x2942 |
| VDEC2_MC_MBBOT_ST_EVEN_ADDR | 0x2944 |
| VDEC2_MC_MBBOT_ST_ODD_ADDR | 0x2945 |
| VDEC2_MC_DPDN_MB_XY | 0x2946 |
| VDEC2_MC_OMDN_MB_XY | 0x2947 |
| VDEC2_MC_HCMDBUF_H | 0x2948 |
| VDEC2_MC_HCMDBUF_L | 0x2949 |
| VDEC2_MC_HCMD_H | 0x294 |
| VDEC2_MC_HCMD_L | 0x294 |
| VDEC2_MC_IDCT_DAT | 0x294 |
| VDEC2_MC_CTRL_GCLK_CTRL | 0x294 |
| VDEC2_MC_OTHER_GCLK_CTRL | 0x294 |
| VDEC2_MC_CTRL2 | 0x294 |
| VDEC2_MDEC_PIC_DC_CTRL | 0x298 |
| VDEC2_MDEC_PIC_DC_STATUS | 0x298 |
| VDEC2_ANC0_CANVAS_ADDR | 0x2990 |
| VDEC2_ANC1_CANVAS_ADDR | 0x2991 |
| VDEC2_ANC2_CANVAS_ADDR | 0x2992 |
| VDEC2_ANC3_CANVAS_ADDR | 0x2993 |
| VDEC2_ANC4_CANVAS_ADDR | 0x2994 |
| VDEC2_ANC5_CANVAS_ADDR | 0x2995 |
| VDEC2_ANC6_CANVAS_ADDR | 0x2996 |
| VDEC2_ANC7_CANVAS_ADDR | 0x2997 |
| VDEC2_ANC8_CANVAS_ADDR | 0x2998 |
| VDEC2_ANC9_CANVAS_ADDR | 0x2999 |
| VDEC2_ANC10_CANVAS_ADDR | 0x299 |
| VDEC2_ANC11_CANVAS_ADDR | 0x299 |
| VDEC2_ANC12_CANVAS_ADDR | 0x299 |
| VDEC2_ANC13_CANVAS_ADDR | 0x299 |
| VDEC2_ANC14_CANVAS_ADDR | 0x299 |
| VDEC2_ANC15_CANVAS_ADDR | 0x299 |
| VDEC2_ANC16_CANVAS_ADDR | 0x29 |
| VDEC2_ANC17_CANVAS_ADDR | 0x29 |
| VDEC2_ANC18_CANVAS_ADDR | 0x29 |
| VDEC2_ANC19_CANVAS_ADDR | 0x29 |
| VDEC2_ANC20_CANVAS_ADDR | 0x29 |
| VDEC2_ANC21_CANVAS_ADDR | 0x29 |
| VDEC2_ANC22_CANVAS_ADDR | 0x29 |
| VDEC2_ANC23_CANVAS_ADDR | 0x29 |
| VDEC2_ANC24_CANVAS_ADDR | 0x29 |
| VDEC2_ANC25_CANVAS_ADDR | 0x29 |
| VDEC2_ANC26_CANVAS_ADDR | 0x29 |
| VDEC2_ANC27_CANVAS_ADDR | 0x29 |
| VDEC2_ANC28_CANVAS_ADDR | 0x29 |
| VDEC2_ANC29_CANVAS_ADDR | 0x29 |
| VDEC2_ANC30_CANVAS_ADDR | 0x29 |
| VDEC2_ANC31_CANVAS_ADDR | 0x29 |
| VDEC2_DBKR_CANVAS_ADDR | 0x29 |
| VDEC2_DBKW_CANVAS_ADDR | 0x29 |
| VDEC2_REC_CANVAS_ADDR | 0x29 |
| VDEC2_CURR_CANVAS_CTRL | 0x29 |
| VDEC2_MDEC_PIC_DC_THRESH | 0x29 |
| VDEC2_MDEC_PICR_BUF_STATUS | 0x29 |
| VDEC2_MDEC_PICW_BUF_STATUS | 0x29 |
| VDEC2_MCW_DBLK_WRRSP_CNT | 0x29 |
| VDEC2_MC_MBBOT_WRRSP_CNT | 0x29 |
| VDEC2_MDEC_PICW_BUF2_STATUS | 0x29 |
| VDEC2_WRRSP_FIFO_PICW_DBK | 0x29 |
| VDEC2_WRRSP_FIFO_PICW_MC | 0x29 |
| VDEC2_AV_SCRATCH_0 | 0x29 |
| VDEC2_AV_SCRATCH_1 | 0x29 |
| VDEC2_AV_SCRATCH_2 | 0x29 |
| VDEC2_AV_SCRATCH_3 | 0x29 |
| VDEC2_AV_SCRATCH_4 | 0x29 |
| VDEC2_AV_SCRATCH_5 | 0x29 |
| VDEC2_AV_SCRATCH_6 | 0x29 |
| VDEC2_AV_SCRATCH_7 | 0x29 |
| VDEC2_AV_SCRATCH_8 | 0x29 |
| VDEC2_AV_SCRATCH_9 | 0x29 |
| VDEC2_AV_SCRATCH_A | 0x29 |
| VDEC2_AV_SCRATCH_B | 0x29 |
| VDEC2_AV_SCRATCH_C | 0x29 |
| VDEC2_AV_SCRATCH_D | 0x29 |
| VDEC2_AV_SCRATCH_E | 0x29 |
| VDEC2_AV_SCRATCH_F | 0x29 |
| VDEC2_AV_SCRATCH_G | 0x29 |
| VDEC2_AV_SCRATCH_H | 0x29 |
| VDEC2_AV_SCRATCH_I | 0x29 |
| VDEC2_AV_SCRATCH_J | 0x29 |
| VDEC2_AV_SCRATCH_K | 0x29 |
| VDEC2_AV_SCRATCH_L | 0x29 |
| VDEC2_AV_SCRATCH_M | 0x29 |
| VDEC2_AV_SCRATCH_N | 0x29 |
| VDEC2_WRRSP_CO_MB | 0x29 |
| VDEC2_WRRSP_DCAC | 0x29 |
| VDEC2_WRRSP_VLD | 0x29 |
| VDEC2_MDEC_DOUBLEW_CFG0 | 0x29 |
| VDEC2_MDEC_DOUBLEW_CFG1 | 0x29 |
| VDEC2_MDEC_DOUBLEW_CFG2 | 0x29 |
| VDEC2_MDEC_DOUBLEW_CFG3 | 0x29 |
| VDEC2_MDEC_DOUBLEW_CFG4 | 0x29 |
| VDEC2_MDEC_DOUBLEW_CFG5 | 0x29 |
| VDEC2_MDEC_DOUBLEW_CFG6 | 0x29 |
| VDEC2_MDEC_DOUBLEW_CFG7 | 0x29 |
| VDEC2_MDEC_DOUBLEW_STATUS | 0x29 |
| VDEC2_DBLK_RST | 0x2950 |
| VDEC2_DBLK_CTRL | 0x2951 |
| VDEC2_DBLK_MB_WID_HEIGHT | 0x2952 |
| VDEC2_DBLK_STATUS | 0x2953 |
| VDEC2_DBLK_CMD_CTRL | 0x2954 |
| VDEC2_DBLK_MB_XY | 0x2955 |
| VDEC2_DBLK_QP | 0x2956 |
| VDEC2_DBLK_Y_BHFILT | 0x2957 |
| VDEC2_DBLK_Y_BHFILT_HIGH | 0x2958 |
| VDEC2_DBLK_Y_BVFILT | 0x2959 |
| VDEC2_DBLK_CB_BFILT | 0x295 |
| VDEC2_DBLK_CR_BFILT | 0x295 |
| VDEC2_DBLK_Y_HFILT | 0x295 |
| VDEC2_DBLK_Y_HFILT_HIGH | 0x295 |
| VDEC2_DBLK_Y_VFILT | 0x295 |
| VDEC2_DBLK_CB_FILT | 0x295 |
| VDEC2_DBLK_CR_FILT | 0x2960 |
| VDEC2_DBLK_BETAX_QP_SEL | 0x2961 |
| VDEC2_DBLK_CLIP_CTRL0 | 0x2962 |
| VDEC2_DBLK_CLIP_CTRL1 | 0x2963 |
| VDEC2_DBLK_CLIP_CTRL2 | 0x2964 |
| VDEC2_DBLK_CLIP_CTRL3 | 0x2965 |
| VDEC2_DBLK_CLIP_CTRL4 | 0x2966 |
| VDEC2_DBLK_CLIP_CTRL5 | 0x2967 |
| VDEC2_DBLK_CLIP_CTRL6 | 0x2968 |
| VDEC2_DBLK_CLIP_CTRL7 | 0x2969 |
| VDEC2_DBLK_CLIP_CTRL8 | 0x296 |
| VDEC2_DBLK_STATUS1 | 0x296 |
| VDEC2_DBLK_GCLK_FREE | 0x296 |
| VDEC2_DBLK_GCLK_OFF | 0x296 |
| VDEC2_DBLK_AVSFLAGS | 0x296 |
| VDEC2_DBLK_CBPY | 0x2970 |
| VDEC2_DBLK_CBPY_ADJ | 0x2971 |
| VDEC2_DBLK_CBPC | 0x2972 |
| VDEC2_DBLK_CBPC_ADJ | 0x2973 |
| VDEC2_DBLK_VHMVD | 0x2974 |
| VDEC2_DBLK_STRONG | 0x2975 |
| VDEC2_DBLK_RV8_QUANT | 0x2976 |
| VDEC2_DBLK_CBUS_HCMD2 | 0x2977 |
| VDEC2_DBLK_CBUS_HCMD1 | 0x2978 |
| VDEC2_DBLK_CBUS_HCMD0 | 0x2979 |
| VDEC2_DBLK_VLD_HCMD2 | 0x297 |
| VDEC2_DBLK_VLD_HCMD1 | 0x297 |
| VDEC2_DBLK_VLD_HCMD0 | 0x297 |
| VDEC2_DBLK_OST_YBASE | 0x297 |
| VDEC2_DBLK_OST_CBCRDIFF | 0x297 |
| VDEC2_DBLK_CTRL1 | 0x297 |
| VDEC2_MCRCC_CTL1 | 0x2980 |
| VDEC2_MCRCC_CTL2 | 0x2981 |
| VDEC2_MCRCC_CTL3 | 0x2982 |
| VDEC2_GCLK_EN | 0x2983 |
| VDEC2_MDEC_SW_RESET | 0x2984 |
| VDEC2_VLD_STATUS_CTRL | 0x2 |
| VDEC2_MPEG1_2_REG | 0x2 |
| VDEC2_F_CODE_REG | 0x2 |
| VDEC2_PIC_HEAD_INFO | 0x2 |
| VDEC2_SLICE_VER_POS_PIC_TYPE | 0x2 |
| VDEC2_QP_VALUE_REG | 0x2 |
| VDEC2_MBA_INC | 0x2 |
| VDEC2_MB_MOTION_MODE | 0x2 |
| VDEC2_POWER_CTL_VLD | 0x2 |
| VDEC2_MB_WIDTH | 0x2 |
| VDEC2_SLICE_QP | 0x2 |
| VDEC2_PRE_START_CODE | 0x2 |
| VDEC2_SLICE_START_BYTE_01 | 0x2 |
| VDEC2_SLICE_START_BYTE_23 | 0x2 |
| VDEC2_RESYNC_MARKER_LENGTH | 0x2 |
| VDEC2_DECODER_BUFFER_INFO | 0x2 |
| VDEC2_FST_FOR_MV_X | 0x2 |
| VDEC2_FST_FOR_MV_Y | 0x2 |
| VDEC2_SCD_FOR_MV_X | 0x2 |
| VDEC2_SCD_FOR_MV_Y | 0x2 |
| VDEC2_FST_BAK_MV_X | 0x2 |
| VDEC2_FST_BAK_MV_Y | 0x2 |
| VDEC2_SCD_BAK_MV_X | 0x2 |
| VDEC2_SCD_BAK_MV_Y | 0x2 |
| VDEC2_VLD_DECODE_CONTROL | 0x2 |
| VDEC2_VLD_REVERVED_19 | 0x2 |
| VDEC2_VIFF_BIT_CNT | 0x2 |
| VDEC2_BYTE_ALIGN_PEAK_HI | 0x2 |
| VDEC2_BYTE_ALIGN_PEAK_LO | 0x2 |
| VDEC2_NEXT_ALIGN_PEAK | 0x2 |
| VDEC2_VC1_CONTROL_REG | 0x2 |
| VDEC2_PMV1_X | 0x2 |
| VDEC2_PMV1_Y | 0x2 |
| VDEC2_PMV2_X | 0x2 |
| VDEC2_PMV2_Y | 0x2 |
| VDEC2_PMV3_X | 0x2 |
| VDEC2_PMV3_Y | 0x2 |
| VDEC2_PMV4_X | 0x2 |
| VDEC2_PMV4_Y | 0x2 |
| VDEC2_M4_TABLE_SELECT | 0x2 |
| VDEC2_M4_CONTROL_REG | 0x2 |
| VDEC2_BLOCK_NUM | 0x2 |
| VDEC2_PATTERN_CODE | 0x2 |
| VDEC2_MB_INFO | 0x2 |
| VDEC2_VLD_DC_PRED | 0x2 |
| VDEC2_VLD_ERROR_MASK | 0x2 |
| VDEC2_VLD_DC_PRED_C | 0x2 |
| VDEC2_LAST_SLICE_MV_ADDR | 0x2 |
| VDEC2_LAST_MVX | 0x2 |
| VDEC2_LAST_MVY | 0x2 |
| VDEC2_VLD_C38 | 0x2 |
| VDEC2_VLD_C39 | 0x2 |
| VDEC2_VLD_STATUS | 0x2 |
| VDEC2_VLD_SHIFT_STATUS | 0x2 |
| VDEC2_VOFF_STATUS | 0x2 |
| VDEC2_VLD_C3D | 0x2 |
| VDEC2_VLD_DBG_INDEX | 0x2 |
| VDEC2_VLD_DBG_DATA | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_START_PTR | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_CURR_PTR | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_END_PTR | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_BYTES_AVAIL | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_CONTROL | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_WP | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_RP | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_LEVEL | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_BUF_CNTL | 0x2 |
| VDEC2_VLD_TIME_STAMP_CNTL | 0x2 |
| VDEC2_VLD_TIME_STAMP_SYNC_0 | 0x2 |
| VDEC2_VLD_TIME_STAMP_SYNC_1 | 0x2 |
| VDEC2_VLD_TIME_STAMP_0 | 0x2 |
| VDEC2_VLD_TIME_STAMP_1 | 0x2 |
| VDEC2_VLD_TIME_STAMP_2 | 0x2 |
| VDEC2_VLD_TIME_STAMP_3 | 0x2 |
| VDEC2_VLD_TIME_STAMP_LENGTH | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_WRAP_COUNT | 0x2 |
| VDEC2_VLD_MEM_VIFIFO_MEM_CTL | 0x2 |
| VDEC2_VLD_MEM_VBUF_RD_PTR | 0x2 |
| VDEC2_VLD_MEM_VBUF2_RD_PTR | 0x2 |
| VDEC2_VLD_MEM_SWAP_ADDR | 0x2 |
| VDEC2_VLD_MEM_SWAP_CTL | 0x2 |
| VDEC2_VCOP_CTRL_REG | 0x2 |
| VDEC2_QP_CTRL_REG | 0x2 |
| VDEC2_INTRA_QUANT_MATRIX | 0x2 |
| VDEC2_NON_I_QUANT_MATRIX | 0x2 |
| VDEC2_DC_SCALER | 0x2 |
| VDEC2_DC_AC_CTRL | 0x2 |
| VDEC2_DC_AC_SCALE_MUL | 0x2 |
| VDEC2_DC_AC_SCALE_DIV | 0x2 |
| VDEC2_POWER_CTL_IQIDCT | 0x2 |
| VDEC2_RV_AI_Y_X | 0x2 |
| VDEC2_RV_AI_U_X | 0x2 |
| VDEC2_RV_AI_V_X | 0x2 |
| VDEC2_RV_AI_MB_COUNT | 0x2 |
| VDEC2_NEXT_INTRA_DMA_ADDRESS | 0x2 |
| VDEC2_IQIDCT_CONTROL | 0x2 |
| VDEC2_IQIDCT_DEBUG_INFO_0 | 0x2 |
| VDEC2_DEBLK_CMD | 0x2 |
| VDEC2_IQIDCT_DEBUG_IDCT | 0x2 |
| VDEC2_DCAC_DMA_CTRL | 0x2 |
| VDEC2_DCAC_DMA_ADDRESS | 0x2 |
| VDEC2_DCAC_CPU_ADDRESS | 0x2 |
| VDEC2_DCAC_CPU_DATA | 0x2 |
| VDEC2_DCAC_MB_COUNT | 0x2 |
| VDEC2_IQ_QUANT | 0x2 |
| VDEC2_VC1_BITPLANE_CTL | 0x2 |
