#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May  8 09:53:19 2021
# Process ID: 25356
# Current directory: D:/ISE/vivado/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15484 D:\ISE\vivado\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: D:/ISE/vivado/OExp02-IP2SOC/vivado.log
# Journal file: D:/ISE/vivado/OExp02-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:01:18 . Memory (MB): peak = 828.520 ; gain = 116.922
update_compile_order -fileset sources_1
close_project
create_project OExp04-ExtSCPU D:/ISE/vivado/OExp04/OExp04-ExtSCPU -part xc7k160tffg676-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 956.980 ; gain = 52.844
import_files -norecurse D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'IP2CPU.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
IP2CPU_SCPU_ctrl_0_0
IP2CPU_DataPath_wrapper_0_1

WARNING: [IP_Flow 19-2162] IP 'IP2CPU_SCPU_ctrl_0_0' is locked:
* IP definition 'SCPU_ctrl (1.0)' for IP 'IP2CPU_SCPU_ctrl_0_0' (customized with software release 2017.4) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'IP2CPU_DataPath_wrapper_0_1' is locked:
* IP definition 'DataPath_wrapper (1.0)' for IP 'IP2CPU_DataPath_wrapper_0_1' (customized with software release 2017.4) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
import_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 956.980 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst6_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst14_12
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst30
Adding cell -- xilinx.com:user:SCPU_ctrl:1.0 - Controller
Adding cell -- xilinx.com:user:DataPath_wrapper:1.0 - DataPath_wrapper_0
Successfully read diagram <IP2CPU> from BD file <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.664 ; gain = 49.684
set_property  ip_repo_paths  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/scpu00 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/scpu00'.
regenerate_bd_layout
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
IP2CPU_SCPU_ctrl_0_0
IP2CPU_DataPath_wrapper_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/ui/bd_3d29809d.ui> 
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
IP2CPU_SCPU_ctrl_0_0
IP2CPU_DataPath_wrapper_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -no_script -reset -force -quiet
remove_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd
file delete -force D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU
create_bd_design "IP2CPU"
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd> 
open_project D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu08'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu08'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.867 ; gain = 17.523
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst6_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst14_12
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst30
Adding cell -- xilinx.com:user:SCPU_ctrl:1.0 - Controller
Adding cell -- xilinx.com:user:DataPath_wrapper:1.0 - DataPath_wrapper_0
Successfully read diagram <IP2CPU> from BD file <D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1093.930 ; gain = 41.063
current_project OExp04-ExtSCPU
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/OExp04-ExtSCPU/scpu00 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/scpu00'.
current_project OExp04-IP2CPU
close_project
create_bd_design "datapath"
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/scpu00'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ALU_wrapper:1.0 ALU_wrapper_0
endgroup
ipx::edit_ip_in_project -upgrade true -name ALU_wrapper_v1_0_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.tmp/ALU_wrapper_v1_0_project d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.664 ; gain = 5.758
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/src/xlslice_v1_0_1/xlslice_v1_0_vl_rfs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/src/xlconcat_v2_1_1/xlconcat_v2_1_vl_rfs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1187.477 ; gain = 6.570
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/src/ALU_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/src/ALU_wrapper.v
update_compile_order -fileset sources_1
close_project
delete_bd_objs [get_bd_cells ALU_wrapper_0]
save_bd_design
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ui/bd_564420f.ui> 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
report_ip_status -name ip_status
WARNING: [IP_Flow 19-4317] There are no IP instances in the project, so no report is generated.
file mkdir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new
close [ open D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v w ]
add_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
file mkdir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v w ]
add_files -fileset sim_1 D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v
update_compile_order -fileset sim_1
set_property top alu_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ISE/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ip/datapath_ALU_wrapper_0_0/datapath_ALU_wrapper_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May  8 14:24:54 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1192.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 1211.648 ; gain = 18.738
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1211.648 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ISE/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ip/datapath_ALU_wrapper_0_0/datapath_ALU_wrapper_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1211.648 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ISE/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ip/datapath_ALU_wrapper_0_0/datapath_ALU_wrapper_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1211.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ISE/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ip/datapath_ALU_wrapper_0_0/datapath_ALU_wrapper_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1212.824 ; gain = 0.000
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ISE/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ip/datapath_ALU_wrapper_0_0/datapath_ALU_wrapper_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1212.824 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ISE/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ip/datapath_ALU_wrapper_0_0/datapath_ALU_wrapper_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1214.824 ; gain = 0.000
run all
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1215.898 ; gain = 1.074
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1797.090 ; gain = 581.191
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.063 ; gain = 1.086
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ISE/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ip/datapath_ALU_wrapper_0_0/datapath_ALU_wrapper_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e4914600e0c248398268cf951d7b93a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1801.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1802.219 ; gain = 0.484
run all
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'.
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1804.559 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1805.727 ; gain = 1.168
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
import_files -norecurse D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/src/ImmGen.v
update_compile_order -fileset sources_1
set_property top ImmGen [current_fileset]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'.
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1826.121 ; gain = 4.215
update_compile_order -fileset sources_1
current_project OExp04-ExtSCPU
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {0.5 -88 -126} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {4}] [get_bd_cells xlconstant_0]
set_property name PC4 [get_bd_cells xlconstant_0]
set_property name not1 [get_bd_cells util_vector_logic_0]
copy_bd_objs /  [get_bd_cells {not1}]
set_property -dict [list CONFIG.C_SIZE {3} CONFIG.C_OPERATION {and} CONFIG.LOGO_FILE {data/sym_andgate.png}] [get_bd_cells not2]
set_property name AND3 [get_bd_cells not2]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells AND3]
copy_bd_objs /  [get_bd_cells {AND3}]
set_property location {2 221 2} [get_bd_cells AND4]
set_property name AND2 [get_bd_cells AND4]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ImmGen:1.0 ImmGen_0
endgroup
set_property location {3 421 122} [get_bd_cells ImmGen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:add_32:1.0 add_32_0
endgroup
set_property location {3.5 772 -302} [get_bd_cells add_32_0]
copy_bd_objs /  [get_bd_cells {add_32_0}]
set_property location {3 743 -322} [get_bd_cells add_32_1]
set_property location {4 916 -149} [get_bd_cells add_32_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {3 830 -26} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or} CONFIG.LOGO_FILE {data/sym_orgate.png}] [get_bd_cells util_vector_logic_0]
set_property name or2 [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MUX4T1_32:1.0 MUX4T1_32_0
endgroup
set_property location {3 915 119} [get_bd_cells MUX4T1_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3 896 266} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {15} CONFIG.DIN_FROM {19} CONFIG.DIN_FROM {19} CONFIG.DOUT_WIDTH {5}] [get_bd_cells xlslice_0]
set_property name Rs1 [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {Rs1}]
set_property location {3 945 416} [get_bd_cells Rs2]
set_property -dict [list CONFIG.DIN_TO {20} CONFIG.DIN_FROM {24} CONFIG.DIN_FROM {24} CONFIG.DOUT_WIDTH {5}] [get_bd_cells Rs2]
copy_bd_objs /  [get_bd_cells {Rs1}]
set_property location {3 936 517} [get_bd_cells Rs3]
set_property -dict [list CONFIG.DIN_TO {7} CONFIG.DIN_FROM {11} CONFIG.DIN_FROM {11}] [get_bd_cells Rs3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MUX2T1_32:1.0 MUX2T1_32_0
endgroup
set_property location {3.5 1175 -241} [get_bd_cells MUX2T1_32_0]
set_property location {4 1166 -213} [get_bd_cells MUX2T1_32_0]
copy_bd_objs /  [get_bd_cells {MUX4T1_32_0}]
set_property location {4.5 1363 -237} [get_bd_cells MUX4T1_32_1]
set_property location {5 1363 -398} [get_bd_cells MUX4T1_32_1]
copy_bd_objs /  [get_bd_cells {MUX2T1_32_0}]
set_property location {5 1313 -93} [get_bd_cells MUX2T1_32_1]
set_property location {3 921 -165} [get_bd_cells or2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:regs:1.0 regs_0
endgroup
set_property location {5 1376 476} [get_bd_cells regs_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {5.5 1623 -338} [get_bd_cells xlconstant_0]
set_property location {6.5 1651 -356} [get_bd_cells xlconstant_0]
set_property name VCC [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:REG32:1.0 REG32_0
endgroup
set_property location {6 1673 -216} [get_bd_cells REG32_0]
set_property location {6 1662 -192} [get_bd_cells REG32_0]
set_property name PC [get_bd_cells REG32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ALU:1.0 ALU_0
endgroup
set_property location {6 1595 35} [get_bd_cells ALU_0]
save_bd_design
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ui/bd_564420f.ui> 
set_property location {2 495 -482} [get_bd_cells PC4]
set_property location {2 516 -347} [get_bd_cells AND3]
set_property location {2 510 -211} [get_bd_cells AND2]
set_property location {2 489 -72} [get_bd_cells AND2]
set_property location {5 1384 -24} [get_bd_cells MUX2T1_32_1]
connect_bd_net [get_bd_pins not1/Op1] [get_bd_pins ALU_0/zero]
connect_bd_net [get_bd_pins AND3/Op2] [get_bd_pins ALU_0/zero]
startgroup
make_bd_pins_external  [get_bd_pins AND3/Op1]
endgroup
save_bd_design
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ui/bd_564420f.ui> 
set_property name Branch [get_bd_ports Op1_0]
connect_bd_net [get_bd_pins not1/Res] [get_bd_pins AND2/Op1]
startgroup
make_bd_pins_external  [get_bd_pins AND2/Op2]
endgroup
set_property name BranchN [get_bd_ports Op2_0]
startgroup
make_bd_pins_external  [get_bd_pins ImmGen_0/ImmSel]
endgroup
set_property name ImmSel [get_bd_ports ImmSel_0]
startgroup
make_bd_pins_external  [get_bd_pins ImmGen_0/inst_field]
endgroup
set_property name inst_field [get_bd_ports inst_field_0]
connect_bd_net [get_bd_pins PC4/dout] [get_bd_pins add_32_0/a]
set_property location {2 495 -461} [get_bd_cells PC4]
connect_bd_net [get_bd_pins add_32_0/b] [get_bd_pins add_32_1/a]
connect_bd_net [get_bd_pins add_32_1/b] [get_bd_pins ImmGen_0/Imm_out]
connect_bd_net [get_bd_pins AND3/Res] [get_bd_pins or2/Op1]
connect_bd_net [get_bd_pins AND2/Res] [get_bd_pins or2/Op2]
set_property location {3 852 -80} [get_bd_cells or2]
startgroup
make_bd_pins_external  [get_bd_pins MUX4T1_32_0/s]
endgroup
set_property name MemtoReg [get_bd_ports s_0]
connect_bd_net [get_bd_pins MUX4T1_32_0/I0] [get_bd_pins ALU_0/res]
startgroup
make_bd_pins_external  [get_bd_pins MUX4T1_32_0/I1]
endgroup
set_property name Data_in [get_bd_ports I1_0]
startgroup
connect_bd_net [get_bd_pins add_32_0/c] [get_bd_pins MUX4T1_32_0/I2]
endgroup
connect_bd_net [get_bd_pins ImmGen_0/Imm_out] [get_bd_pins MUX4T1_32_0/I3]
connect_bd_net [get_bd_ports inst_field] [get_bd_pins Rs1/Din]
connect_bd_net [get_bd_ports inst_field] [get_bd_pins Rs2/Din]
connect_bd_net [get_bd_ports inst_field] [get_bd_pins Rs3/Din]
startgroup
make_bd_pins_external  [get_bd_pins regs_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins regs_0/rst]
endgroup
set_property name clk [get_bd_ports clk_0]
set_property name rst [get_bd_ports rst_0]
startgroup
make_bd_pins_external  [get_bd_pins regs_0/RegWrite]
endgroup
set_property name RegWrite [get_bd_ports RegWrite_0]
connect_bd_net [get_bd_pins Rs1/Dout] [get_bd_pins regs_0/Rs1_addr]
connect_bd_net [get_bd_pins Rs2/Dout] [get_bd_pins regs_0/Rs2_addr]
connect_bd_net [get_bd_pins Rs3/Dout] [get_bd_pins regs_0/Wt_addr]
connect_bd_net [get_bd_pins regs_0/Wt_data] [get_bd_pins MUX4T1_32_0/o]
connect_bd_net [get_bd_pins or2/Res] [get_bd_pins MUX2T1_32_0/s]
connect_bd_net [get_bd_pins add_32_1/c] [get_bd_pins MUX2T1_32_0/I1]
connect_bd_net [get_bd_pins MUX2T1_32_0/I0] [get_bd_pins add_32_0/c]
connect_bd_net [get_bd_pins MUX2T1_32_0/o] [get_bd_pins MUX4T1_32_1/I0]
connect_bd_net [get_bd_pins MUX2T1_32_0/o] [get_bd_pins MUX4T1_32_1/I3]
connect_bd_net [get_bd_pins MUX4T1_32_1/I2] [get_bd_pins ALU_0/res]
startgroup
make_bd_pins_external  [get_bd_cells ALU_0]
make_bd_intf_pins_external  [get_bd_cells ALU_0]
INFO: [BD 5-409] No interface pins to be made external for /ALU_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells ALU_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells ALU_0]'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_nets ALU_0_res]
startgroup
make_bd_pins_external  [get_bd_pins ALU_0/res]
endgroup
set_property name ALU_out [get_bd_ports res_0]
startgroup
make_bd_pins_external  [get_bd_pins PC/Q]
endgroup
set_property name PC_out [get_bd_ports Q_0]
startgroup
make_bd_pins_external  [get_bd_pins regs_0/Rs2_data]
endgroup
set_property name Data_out [get_bd_ports Rs2_data_0]
startgroup
connect_bd_net [get_bd_pins regs_0/Rs1_data] [get_bd_pins ALU_0/A]
endgroup
connect_bd_net [get_bd_pins ALU_0/res] [get_bd_pins MUX4T1_32_1/I2]
connect_bd_net [get_bd_pins ALU_0/res] [get_bd_pins MUX4T1_32_0/I0]
connect_bd_net [get_bd_pins MUX4T1_32_1/I1] [get_bd_pins add_32_1/c]
startgroup
make_bd_pins_external  [get_bd_pins MUX4T1_32_1/s]
endgroup
set_property name Jump [get_bd_ports s_0]
connect_bd_net [get_bd_pins MUX4T1_32_1/o] [get_bd_pins PC/D]
startgroup
make_bd_pins_external  [get_bd_pins MUX2T1_32_1/s]
endgroup
set_property name ALUSrc_B [get_bd_ports s_0]
connect_bd_net [get_bd_pins MUX2T1_32_1/I0] [get_bd_pins regs_0/Rs2_data]
connect_bd_net [get_bd_pins MUX2T1_32_1/I1] [get_bd_pins ImmGen_0/Imm_out]
set_property location {5 1375 519} [get_bd_cells regs_0]
connect_bd_net [get_bd_pins MUX2T1_32_1/o] [get_bd_pins ALU_0/B]
startgroup
make_bd_pins_external  [get_bd_pins ALU_0/ALU_operation]
endgroup
set_property name ALU_Control [get_bd_ports ALU_operation_0]
connect_bd_net [get_bd_ports clk] [get_bd_pins PC/clk]
startgroup
connect_bd_net [get_bd_ports rst] [get_bd_pins PC/rst]
endgroup
connect_bd_net [get_bd_pins VCC/dout] [get_bd_pins PC/CE]
startgroup
make_bd_pins_external  [get_bd_cells regs_0]
make_bd_intf_pins_external  [get_bd_cells regs_0]
INFO: [BD 5-409] No interface pins to be made external for /regs_0
endgroup
set_property name x0 [get_bd_ports x0_0]
set_property name ra [get_bd_ports ra_0]
set_property name sp [get_bd_ports sp_0]
set_property name gp [get_bd_ports gp_0]
set_property name tp [get_bd_ports tp_0]
set_property name t0 [get_bd_ports t0_0]
set_property name t1 [get_bd_ports t1_0]
set_property name t2 [get_bd_ports t2_0]
set_property name s0 [get_bd_ports s0_0]
set_property name s1 [get_bd_ports s1_0]
set_property name a0 [get_bd_ports a0_0]
set_property name a1 [get_bd_ports a1_0]
set_property name a2 [get_bd_ports a2_0]
set_property name a3 [get_bd_ports a3_0]
set_property name a4 [get_bd_ports a4_0]
set_property name a5 [get_bd_ports a5_0]
set_property name a6 [get_bd_ports a6_0]
set_property name a7 [get_bd_ports a7_0]
set_property name s2 [get_bd_ports s2_0]
set_property name s3 [get_bd_ports s3_0]
set_property name s4 [get_bd_ports s4_0]
set_property name s5 [get_bd_ports s5_0]
set_property name s6 [get_bd_ports s6_0]
set_property name s7 [get_bd_ports s7_0]
set_property name s8 [get_bd_ports s8_0]
set_property name s9 [get_bd_ports s9_0]
set_property name s10 [get_bd_ports s10_0]
set_property name s11 [get_bd_ports s11_0]
set_property name t3 [get_bd_ports t3_0]
set_property name t4 [get_bd_ports t4_0]
set_property name t5 [get_bd_ports t5_0]
set_property name t6 [get_bd_ports t6_0]
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/add_32_0/b
/add_32_1/a

connect_bd_net [get_bd_pins PC/Q] [get_bd_pins add_32_0/b]
validate_bd_design
save_bd_design
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ui/bd_564420f.ui> 
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May  8 16:27:41 2021...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1876.066 ; gain = 3.277
open_project D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1876.066 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Adding cell -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding cell -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw2
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw8
Adding cell -- xilinx.com:user:clk_div:1.0 - U8
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - div6
Adding cell -- xilinx.com:ip:xlslice:1.0 - div9
Adding cell -- xilinx.com:ip:xlslice:1.0 - div11
Adding cell -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding cell -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding cell -- xilinx.com:user:Counter_x:1.0 - U10
Adding cell -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding cell -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding cell -- xilinx.com:user:SPIO:1.0 - U7
Adding cell -- xilinx.com:ip:xlslice:1.0 - div20
Adding cell -- xilinx.com:ip:xlslice:1.0 - div1
Adding cell -- xilinx.com:ip:xlslice:1.0 - div25
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding cell -- xilinx.com:user:VGA:1.0 - U11
Adding cell -- xilinx.com:user:IP2CPU_wrapper:1.0 - IP2CPU_wrapper_0
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - U3
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_100mhz(clk) and /U11/clk_100m(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /U8/Clk_CPU(undef) and /IP2CPU_wrapper_0/clk(clk)
Successfully read diagram <CSSTE> from BD file <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1876.066 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/ISE/vivado/OExp02-IP2SOC/vivado_pid25356.debug)
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/vivado/OExp02-IP2SOC/COE/COE/I_mem_basic.coe}] [get_bd_cells U2]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ISE/vivado/OExp02-IP2SOC/COE/COE/I_mem_basic.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE/COE/I_mem_basic.coe'
endgroup
save_bd_design
Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /IP2CPU_wrapper_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTN_OK0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div31_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC11_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw7_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC31_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP2CPU_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U3 .
Exporting to file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Sat May  8 16:31:27 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Sat May  8 16:31:28 2021] Launched impl_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1975.656 ; gain = 89.457
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1975.801 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.801 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.801 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.887 ; gain = 0.086
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1976.074 ; gain = 0.188
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1976.074 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1976.191 ; gain = 0.117
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
startgroup
endgroup
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/ISE/vivado/OExp02-IP2SOC/vivado_pid25356.debug)
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/vivado/OExp02-IP2SOC/COE/COE/D_mem.coe}] [get_bd_cells U3]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ISE/vivado/OExp02-IP2SOC/COE/COE/D_mem.coe' provided. It will be converted relative to IP Instance files '../../../../../../COE/COE/D_mem.coe'
endgroup
save_bd_design
Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May  8 16:44:07 2021] Launched impl_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1983.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1983.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_project D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.xpr
INFO: [Project 1-313] Project file moved from 'D:/ISE/vivado/OExp02-IP2SOC' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2003.855 ; gain = 20.281
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.855 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project OExp02-IP2SOC
current_project OExp02-IP2SOC(2)
open_bd_design {D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Adding cell -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding cell -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw2
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw8
Adding cell -- xilinx.com:user:clk_div:1.0 - U8
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - div6
Adding cell -- xilinx.com:ip:xlslice:1.0 - div9
Adding cell -- xilinx.com:ip:xlslice:1.0 - div11
Adding cell -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding cell -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding cell -- xilinx.com:user:Counter_x:1.0 - U10
Adding cell -- xilinx.com:user:RAM_B:1.0 - U3
Adding cell -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding cell -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding cell -- xilinx.com:user:SPIO:1.0 - U7
Adding cell -- xilinx.com:ip:xlslice:1.0 - div20
Adding cell -- xilinx.com:ip:xlslice:1.0 - div1
Adding cell -- xilinx.com:ip:xlslice:1.0 - div25
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding cell -- xilinx.com:user:VGA:1.0 - U11
Adding cell -- xilinx.com:user:IP2CPU_wrapper:1.0 - IP2CPU_wrapper_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_100mhz(clk) and /U11/clk_100m(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /U8/Clk_CPU(undef) and /IP2CPU_wrapper_0/clk(clk)
Successfully read diagram <CSSTE> from BD file <D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.766 ; gain = 57.383
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/vivado/OExp02-IP2SOC/COE/COE/I_mem_basic.coe}] [get_bd_cells U2]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ISE/vivado/OExp02-IP2SOC/COE/COE/I_mem_basic.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../OExp02-IP2SOC/COE/COE/I_mem_basic.coe'
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /IP2CPU_wrapper_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

validate_bd_design -force
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /IP2CPU_wrapper_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

save_bd_design
Wrote  : <D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'CSSTE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

VHDL Output written to : D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTN_OK0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div31_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC11_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw7_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC31_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP2CPU_wrapper_0 .
Exporting to file D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Sat May  8 16:55:33 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Sat May  8 16:55:33 2021] Launched impl_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_project D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.801 ; gain = 9.813
current_project OExp02-IP2SOC
close_project
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - not1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - PC4
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - AND3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - AND2
Adding cell -- xilinx.com:user:ImmGen:1.0 - ImmGen_0
Adding cell -- xilinx.com:user:add_32:1.0 - add_32_0
Adding cell -- xilinx.com:user:add_32:1.0 - add_32_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - or2
Adding cell -- xilinx.com:user:MUX4T1_32:1.0 - MUX4T1_32_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Rs1
Adding cell -- xilinx.com:ip:xlslice:1.0 - Rs2
Adding cell -- xilinx.com:ip:xlslice:1.0 - Rs3
Adding cell -- xilinx.com:user:MUX2T1_32:1.0 - MUX2T1_32_0
Adding cell -- xilinx.com:user:MUX4T1_32:1.0 - MUX4T1_32_1
Adding cell -- xilinx.com:user:MUX2T1_32:1.0 - MUX2T1_32_1
Adding cell -- xilinx.com:user:regs:1.0 - regs_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- xilinx.com:user:REG32:1.0 - PC
Adding cell -- xilinx.com:user:ALU:1.0 - ALU_0
Successfully read diagram <datapath> from BD file <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2223.668 ; gain = 15.160
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /regs_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=datapath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=datapath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:\ISE\vivado\OExp02-IP2SOC\OExp02-IP2SOC.runs\impl_1\CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2223.668 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
import_files -norecurse D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v
update_compile_order -fileset sources_1
set_property top SCPU_ctrl [current_fileset]
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2223.668 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
current_project OExp02-IP2SOC(2)
close_project
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
launch_runs synth_1 -jobs 4
[Sat May  8 22:13:28 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2223.766 ; gain = 0.000
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/src/ImmGen.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'.
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2223.766 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 2223.766 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'
set_property top ALU [current_fileset]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/new/SCPU_ctrl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/src/ImmGen.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'.
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2223.766 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'
set_property top ImmGen [current_fileset]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/new/SCPU_ctrl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'.
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ImmGen/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {datapath_ALU_0_0 datapath_ImmGen_0_0}] -log ip_upgrade.log
Upgrading 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd'
INFO: [IP_Flow 19-1972] Upgraded datapath_ALU_0_0 from ALU_v1_0 1.0 to ALU_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded datapath_ImmGen_0_0 from ImmGen_v1_0 1.0 to ImmGen_v1_0 1.0
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/ui/bd_564420f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {datapath_ALU_0_0 datapath_ImmGen_0_0}] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Singular [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
WARNING: [BD 41-927] Following properties on pin /regs_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=datapath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=datapath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/synth/datapath.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/sim/datapath.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block not1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AND3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AND2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ImmGen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block or2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX4T1_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rs1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rs2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rs3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX2T1_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX4T1_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX2T1_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
Exporting to file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hw_handoff/datapath.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hw_handoff/datapath_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/synth/datapath.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
launch_runs -jobs 4 datapath_synth_1
[Sat May  8 22:21:45 2021] Launched datapath_synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.runs/datapath_synth_1/runme.log
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
report_ip_status -name ip_status
upgrade_ip -srcset datapath -vlnv xilinx.com:user:ImmGen:1.0 [get_ips  datapath_ImmGen_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd'
INFO: [IP_Flow 19-1972] Upgraded datapath_ImmGen_0_0 from ImmGen_v1_0 1.0 to ImmGen_v1_0 1.0
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips datapath_ImmGen_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
WARNING: [BD 41-927] Following properties on pin /regs_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=datapath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=datapath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/synth/datapath.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/sim/datapath.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block not1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AND3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AND2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ImmGen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block or2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX4T1_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rs1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rs2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rs3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX2T1_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX4T1_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX2T1_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
Exporting to file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hw_handoff/datapath.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hw_handoff/datapath_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/synth/datapath.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -no_script -sync -force -quiet
reset_run datapath_synth_1
launch_runs -jobs 4 datapath_synth_1
[Sat May  8 22:22:11 2021] Launched datapath_synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.runs/datapath_synth_1/runme.log
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
Successfully read diagram <IP2CPU> from BD file <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2297.332 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SCPU_ctrl:1.0 SCPU_ctrl_0
endgroup
save_bd_design
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/ui/bd_3d29809d.ui> 
make_wrapper -files [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -top
add_files -norecurse D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.v
update_compile_order -fileset sources_1
set_property top datapath_wrapper [current_fileset]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/src/ImmGen.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/new/SCPU_ctrl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::package_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2297.332 ; gain = 0.000
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2298.180 ; gain = 0.848
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more/src/util_vector_logic_v2_0_1/util_vector_logic_v2_0_vl_rfs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more/src/xlslice_v1_0_1/xlslice_v1_0_vl_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2298.180 ; gain = 0.848
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:datapath_wrapper:1.0 datapath_wrapper_0
endgroup
set_property location {2.5 787 301} [get_bd_cells datapath_wrapper_0]
set_property location {2 737 465} [get_bd_cells datapath_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {6} CONFIG.DIN_FROM {6} CONFIG.DOUT_WIDTH {5}] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {1 125 -9} [get_bd_cells xlslice_1]
set_property -dict [list CONFIG.DIN_TO {12} CONFIG.DIN_FROM {14} CONFIG.DIN_FROM {14} CONFIG.DOUT_WIDTH {3}] [get_bd_cells xlslice_1]
copy_bd_objs /  [get_bd_cells {xlslice_1}]
set_property location {1 125 127} [get_bd_cells xlslice_2]
set_property -dict [list CONFIG.DIN_TO {30} CONFIG.DIN_FROM {30} CONFIG.DIN_FROM {30} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_2]
set_property name inst6_2 [get_bd_cells xlslice_0]
set_property name inst14_12 [get_bd_cells xlslice_1]
set_property name inst30 [get_bd_cells xlslice_2]
connect_bd_net [get_bd_pins inst30/Dout] [get_bd_pins SCPU_ctrl_0/Fun7]
connect_bd_net [get_bd_pins inst14_12/Dout] [get_bd_pins SCPU_ctrl_0/Fun3]
connect_bd_net [get_bd_pins inst6_2/Dout] [get_bd_pins SCPU_ctrl_0/OPcode]
startgroup
make_bd_pins_external  [get_bd_pins SCPU_ctrl_0/MIO_ready]
endgroup
set_property name MIO_ready [get_bd_ports MIO_ready_0]
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/Data_in]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/rst]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/inst_field]
endgroup
set_property name inst_in [get_bd_ports inst_field_0]
set_property name clk [get_bd_ports clk_0]
set_property name rst [get_bd_ports rst_0]
set_property name Data_in [get_bd_ports Data_in_0]
set_property location {1.5 407 -13} [get_bd_cells SCPU_ctrl_0]
connect_bd_net [get_bd_pins SCPU_ctrl_0/ImmSel] [get_bd_pins datapath_wrapper_0/ImmSel]
connect_bd_net [get_bd_pins SCPU_ctrl_0/ALUSrc_B] [get_bd_pins datapath_wrapper_0/ALUSrc_B]
connect_bd_net [get_bd_pins SCPU_ctrl_0/MemtoReg] [get_bd_pins datapath_wrapper_0/MemtoReg]
connect_bd_net [get_bd_pins SCPU_ctrl_0/Jump] [get_bd_pins datapath_wrapper_0/Jump]
connect_bd_net [get_bd_pins SCPU_ctrl_0/Branch] [get_bd_pins datapath_wrapper_0/Branch]
connect_bd_net [get_bd_pins SCPU_ctrl_0/BranchN] [get_bd_pins datapath_wrapper_0/BranchN]
connect_bd_net [get_bd_pins SCPU_ctrl_0/RegWrite] [get_bd_pins datapath_wrapper_0/RegWrite]
startgroup
make_bd_pins_external  [get_bd_pins SCPU_ctrl_0/MemRW]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SCPU_ctrl_0/CPU_MIO]
endgroup
connect_bd_net [get_bd_pins SCPU_ctrl_0/ALU_Control] [get_bd_pins datapath_wrapper_0/ALU_Control]
startgroup
make_bd_pins_external  [get_bd_cells datapath_wrapper_0]
make_bd_intf_pins_external  [get_bd_cells datapath_wrapper_0]
INFO: [BD 5-409] No interface pins to be made external for /datapath_wrapper_0
endgroup
set_property name Addr_out [get_bd_ports ALU_out_0]
set_property name Data_out [get_bd_ports Data_out_0]
set_property name PC_out [get_bd_ports PC_out_0]
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd}
report_ip_status -name ip_status 
set_property top SCPU_ctrl [current_fileset]
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/src/ImmGen.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'.
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/Controller/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SCPU_ctrl:1.0 [get_ips  IP2CPU_SCPU_ctrl_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded IP2CPU_SCPU_ctrl_0_0 from SCPU_ctrl_v1_0 1.0 to SCPU_ctrl_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'Jump' width 2 differs from original width 3
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP2CPU_SCPU_ctrl_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP2CPU_SCPU_ctrl_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/ui/bd_3d29809d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips IP2CPU_SCPU_ctrl_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd]
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/inst6_2/Din
/inst14_12/Din
/inst30/Din

Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd> 
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/synth/IP2CPU.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/sim/IP2CPU.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hdl/IP2CPU_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCPU_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datapath_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst6_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst14_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst30 .
Exporting to file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hw_handoff/IP2CPU.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hw_handoff/IP2CPU_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/synth/IP2CPU.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property name MemRW [get_bd_ports MemRW_0]
set_property name CPU_MIO [get_bd_ports CPU_MIO_0]
set_property name a0 [get_bd_ports a0_0]
set_property name a1 [get_bd_ports a1_0]
set_property name a2 [get_bd_ports a2_0]
set_property name a3 [get_bd_ports a3_0]
set_property name a4 [get_bd_ports a4_0]
set_property name a5 [get_bd_ports a5_0]
set_property name a6 [get_bd_ports a6_0]
set_property name a7 [get_bd_ports a7_0]
set_property name gp [get_bd_ports gp_0]
set_property name ra [get_bd_ports ra_0]
set_property name s0 [get_bd_ports s0_0]
set_property name s1 [get_bd_ports s1_0]
set_property name s10 [get_bd_ports s10_0]
set_property name s11 [get_bd_ports s11_0]
set_property name s2 [get_bd_ports s2_0]
set_property name s3 [get_bd_ports s3_0]
set_property name s4 [get_bd_ports s4_0]
set_property name s5 [get_bd_ports s5_0]
set_property name s6 [get_bd_ports s6_0]
set_property name s7 [get_bd_ports s7_0]
set_property name s8 [get_bd_ports s8_0]
set_property name s9 [get_bd_ports s9_0]
set_property name sp [get_bd_ports sp_0]
set_property name t0 [get_bd_ports t0_0]
set_property name t1 [get_bd_ports t1_0]
set_property name t2 [get_bd_ports t2_0]
set_property name t3 [get_bd_ports t3_0]
set_property name t4 [get_bd_ports t4_0]
set_property name t5 [get_bd_ports t5_0]
set_property name t6 [get_bd_ports t6_0]
set_property name tp [get_bd_ports tp_0]
set_property name x0 [get_bd_ports x0_0]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/inst6_2/Din
/inst14_12/Din
/inst30/Din

make_wrapper -files [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -top
INFO: [BD 41-1662] The design 'IP2CPU.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/inst6_2/Din
/inst14_12/Din
/inst30/Din

Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/ui/bd_3d29809d.ui> 
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/synth/IP2CPU.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/sim/IP2CPU.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hdl/IP2CPU_wrapper.v
add_files -norecurse D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hdl/IP2CPU_wrapper.v
update_compile_order -fileset sources_1
set_property top IP2CPU_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'IP2CPU.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/inst6_2/Din
/inst14_12/Din
/inst30/Din

VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/synth/IP2CPU.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/sim/IP2CPU.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hdl/IP2CPU_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCPU_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datapath_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst6_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst14_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst30 .
Exporting to file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hw_handoff/IP2CPU.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hw_handoff/IP2CPU_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/synth/IP2CPU.hwdef
[Sat May  8 22:37:34 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.runs/synth_1/runme.log
set_property top ALU [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat May  8 23:43:19 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.runs/synth_1/runme.log
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/hdl/IP2CPU_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/new/SCPU_ctrl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/src/ImmGen.v'.
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP/ALU/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.707 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2426.707 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
report_ip_status -name ip_status 
upgrade_ip -srcset datapath -vlnv xilinx.com:user:ALU:1.0 [get_ips  datapath_ALU_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd'
INFO: [IP_Flow 19-1972] Upgraded datapath_ALU_0_0 from ALU_v1_0 1.0 to ALU_v1_0 1.0
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips datapath_ALU_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset datapath] D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
INFO: [Project 1-386] Moving file 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd' from fileset 'datapath' to fileset 'sources_1'.
set_property synth_checkpoint_mode None [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd]
WARNING: [BD 41-927] Following properties on pin /regs_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=datapath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=datapath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd> 
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/synth/datapath.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/sim/datapath.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block not1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AND3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AND2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ImmGen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block or2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX4T1_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rs1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rs2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rs3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX2T1_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX4T1_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX2T1_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
Exporting to file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hw_handoff/datapath.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hw_handoff/datapath_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/synth/datapath.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd] -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
reset_run synth_1
set_property top IP2CPU_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sat May  8 23:47:35 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.runs/synth_1/runme.log
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/new/ALU.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/new/SCPU_ctrl.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/imports/src/ImmGen.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/datapath/datapath.bd'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more/src/util_vector_logic_v2_0_1/util_vector_logic_v2_0_vl_rfs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more/src/xlslice_v1_0_1/xlslice_v1_0_vl_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2456.660 ; gain = 4.746
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more d:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/cpu_more'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/datapath_more'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-ExtSCPU/IP'.
report_ip_status -name ip_status 
open_project D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2473.977 ; gain = 0.000
current_project OExp04-ExtSCPU
close_project
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.977 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/ISE/vivado/OExp04/OExp02-IP2SOC/IP/new_cpu08/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp02-IP2SOC/IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:IP2CPU_wrapper:1.0 [get_ips  CSSTE_IP2CPU_wrapper_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding cell -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw2
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw8
Adding cell -- xilinx.com:user:clk_div:1.0 - U8
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - div6
Adding cell -- xilinx.com:ip:xlslice:1.0 - div9
Adding cell -- xilinx.com:ip:xlslice:1.0 - div11
Adding cell -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding cell -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding cell -- xilinx.com:user:Counter_x:1.0 - U10
Adding cell -- xilinx.com:user:RAM_B:1.0 - U3
Adding cell -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding cell -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding cell -- xilinx.com:user:SPIO:1.0 - U7
Adding cell -- xilinx.com:ip:xlslice:1.0 - div20
Adding cell -- xilinx.com:ip:xlslice:1.0 - div1
Adding cell -- xilinx.com:ip:xlslice:1.0 - div25
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding cell -- xilinx.com:user:VGA:1.0 - U11
Adding cell -- xilinx.com:user:IP2CPU_wrapper:1.0 - IP2CPU_wrapper_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_100mhz(clk) and /U11/clk_100m(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /U8/Clk_CPU(undef) and /IP2CPU_wrapper_0/clk(clk)
Successfully read diagram <CSSTE> from BD file <D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
Upgrading 'D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-1972] Upgraded CSSTE_IP2CPU_wrapper_0_0 from IP2CPU_wrapper_v1_0 1.0 to IP2CPU_wrapper_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ALU_out'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Addr_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'CSSTE_IP2CPU_wrapper_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'ALU_out' is not found on the upgraded version of the cell '/IP2CPU_wrapper_0'. Its connection to the net 'U1_Addr_out' has been removed.
WARNING: [BD 41-1731] Type mismatch between connected pins: /U8/Clk_CPU(undef) and /IP2CPU_wrapper_0_upgraded_ipi/clk(clk)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'CSSTE_IP2CPU_wrapper_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/ISE/vivado/OExp04/OExp02-IP2SOC/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <U1_Addr_out> has no source
Wrote  : <D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/vivado/OExp04/OExp02-IP2SOC/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2481.223 ; gain = 7.246
export_ip_user_files -of_objects [get_ips CSSTE_IP2CPU_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/U4/addr_bus
/U5/data4
/U11/alu_res
/U11/dmem_addr
/IP2CPU_wrapper_0/MIO_ready

WARNING: [BD 41-597] NET <U1_Addr_out> has no source
Wrote  : <D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
WARNING: [BD 41-166] The net:U1_Addr_out is not connected to a valid source.
VHDL Output written to : D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
WARNING: [BD 41-166] The net:U1_Addr_out is not connected to a valid source.
VHDL Output written to : D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTN_OK0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div31_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC11_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw7_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC31_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP2CPU_wrapper_0 .
Exporting to file D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/U4/addr_bus
/U5/data4
/U11/alu_res
/U11/dmem_addr
/IP2CPU_wrapper_0/MIO_ready

connect_bd_net [get_bd_pins IP2CPU_wrapper_0/Addr_out] [get_bd_pins U5/data4]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

save_bd_design
Wrote  : <D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'CSSTE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

VHDL Output written to : D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTN_OK0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div31_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC11_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw7_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC31_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP2CPU_wrapper_0 .
Exporting to file D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Sun May  9 00:00:48 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Sun May  9 00:00:48 2021] Launched impl_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  9 00:08:24 2021...
