<profile>

<ReportVersion>
<Version>2017.3</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020clg484-1</Part>
<TopModelName>sortAndForward</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.05</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>4274</Best-caseLatency>
<Average-caseLatency>4274</Average-caseLatency>
<Worst-caseLatency>4274</Worst-caseLatency>
<Interval-min>4275</Interval-min>
<Interval-max>4275</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Read_Memo_Outer_Loop>
<TripCount>2</TripCount>
<Latency>32</Latency>
<IterationLatency>16</IterationLatency>
<Read_Memo_Inner_Loop>
<TripCount>7</TripCount>
<Latency>14</Latency>
<IterationLatency>2</IterationLatency>
</Read_Memo_Inner_Loop>
</Read_Memo_Outer_Loop>
<Read_Mem_Outer_Loop>
<TripCount>2</TripCount>
<Latency>1028</Latency>
<IterationLatency>514</IterationLatency>
<Read_Mem_Inner_Loop>
<TripCount>256</TripCount>
<Latency>512</Latency>
<IterationLatency>2</IterationLatency>
</Read_Mem_Inner_Loop>
</Read_Mem_Outer_Loop>
<layer_timer_loop>
<TripCount>1</TripCount>
<Latency>9</Latency>
<IterationLatency>9</IterationLatency>
<operational_loop>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
</operational_loop>
<comparator_lp>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</comparator_lp>
</layer_timer_loop>
<last_layer_operation>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
</last_layer_operation>
<comparator_lp>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</comparator_lp>
<write_out>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</write_out>
<Copying_Outer_Loop>
<TripCount>2</TripCount>
<Latency>34</Latency>
<IterationLatency>17</IterationLatency>
<Copying_Inner_Loop>
<TripCount>7</TripCount>
<Latency>14</Latency>
<IterationLatency>2</IterationLatency>
</Copying_Inner_Loop>
</Copying_Outer_Loop>
<Writing_Outer_Loop>
<TripCount>2</TripCount>
<Latency>32</Latency>
<IterationLatency>16</IterationLatency>
<Writing_Inner_Loop>
<TripCount>7</TripCount>
<Latency>14</Latency>
<IterationLatency>2</IterationLatency>
</Writing_Inner_Loop>
</Writing_Outer_Loop>
<Copying_Outer_Loop>
<TripCount>2</TripCount>
<Latency>1028</Latency>
<IterationLatency>514</IterationLatency>
<Copying_Inner_Loop>
<TripCount>256</TripCount>
<Latency>512</Latency>
<IterationLatency>2</IterationLatency>
</Copying_Inner_Loop>
</Copying_Outer_Loop>
<Writing_Outer_Loop>
<TripCount>2</TripCount>
<Latency>1028</Latency>
<IterationLatency>514</IterationLatency>
<Writing_Inner_Loop>
<TripCount>256</TripCount>
<Latency>512</Latency>
<IterationLatency>2</IterationLatency>
</Writing_Inner_Loop>
</Writing_Outer_Loop>
<Write_Memo_Outer_Loop>
<TripCount>2</TripCount>
<Latency>32</Latency>
<IterationLatency>16</IterationLatency>
<Write_Memo_Inner_Loop>
<TripCount>7</TripCount>
<Latency>14</Latency>
<IterationLatency>2</IterationLatency>
</Write_Memo_Inner_Loop>
</Write_Memo_Outer_Loop>
<Write_Mem_Outer_Loop>
<TripCount>2</TripCount>
<Latency>1028</Latency>
<IterationLatency>514</IterationLatency>
<Write_Mem_Inner_Loop>
<TripCount>256</TripCount>
<Latency>512</Latency>
<IterationLatency>2</IterationLatency>
</Write_Mem_Inner_Loop>
</Write_Mem_Outer_Loop>
<Write_Passed_LL_Loop>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Write_Passed_LL_Loop>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<FF>684</FF>
<LUT>1779</LUT>
<DSP48E>0</DSP48E>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>sortAndForward</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>sortAndForward</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>sortAndForward</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>sortAndForward</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>sortAndForward</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>sortAndForward</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ll0_i_V_address0</name>
<Object>ll0_i_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll0_i_V_ce0</name>
<Object>ll0_i_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll0_i_V_q0</name>
<Object>ll0_i_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>11</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll1_i_V_address0</name>
<Object>ll1_i_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll1_i_V_ce0</name>
<Object>ll1_i_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll1_i_V_q0</name>
<Object>ll1_i_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>11</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_V_address0</name>
<Object>memory_block_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_V_ce0</name>
<Object>memory_block_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_V_we0</name>
<Object>memory_block_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_V_d0</name>
<Object>memory_block_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_V_q0</name>
<Object>memory_block_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_dec_V_address0</name>
<Object>memory_block_dec_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_dec_V_ce0</name>
<Object>memory_block_dec_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_dec_V_we0</name>
<Object>memory_block_dec_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_dec_V_d0</name>
<Object>memory_block_dec_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>memory_block_dec_V_q0</name>
<Object>memory_block_dec_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>passed_LL_V_address0</name>
<Object>passed_LL_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>passed_LL_V_ce0</name>
<Object>passed_LL_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>passed_LL_V_we0</name>
<Object>passed_LL_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>passed_LL_V_d0</name>
<Object>passed_LL_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
