git clone --depth 1 --no-tags https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148012776
git clone --depth 1 --no-tags https://github.com/matt-kimball/toygpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147233787
git clone --depth 1 --no-tags https://github.com/gundambox/DIY_OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147547667
git clone --depth 1 --no-tags https://github.com/smunaut/iua.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147546333
git clone --depth 1 --no-tags https://github.com/gtjennings1/HyperBUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144030292
git clone --depth 1 --no-tags https://github.com/furrtek/VirtualTap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147078127
git clone --depth 1 --no-tags https://github.com/raymondrc/FPGA-SM3-HASH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143575767
git clone --depth 1 --no-tags https://github.com/aswaterman/trainwreck.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151644574
git clone --depth 1 --no-tags https://github.com/ustb-owl/Uranus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149848590
git clone --depth 1 --no-tags https://github.com/altASIC/Open-CryptoNight-ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152129081
git clone --depth 1 --no-tags https://github.com/psnjk/SimpleCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150881851
git clone --depth 1 --no-tags https://github.com/mattvenn/ws2812-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146917214
git clone --depth 1 --no-tags https://github.com/wd5gnr/verifla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146221089
git clone --depth 1 --no-tags https://github.com/ahegazy/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147974511
git clone --depth 1 --no-tags https://github.com/KorotkiyEugene/digital_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147086086
git clone --depth 1 --no-tags https://github.com/kgpai94/ECC-Encryption-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150048982
git clone --depth 1 --no-tags https://github.com/hkhajanchi/fpga-pid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149825777
git clone --depth 1 --no-tags https://github.com/sevvalmehder/32-bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149493290
git clone --depth 1 --no-tags https://github.com/siorpaes/BareBonesCortexM0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149091836
git clone --depth 1 --no-tags https://github.com/gundy/tinyfpga-bx-game-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148265382
git clone --depth 1 --no-tags https://github.com/quzard/FPGA_Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148265828
git clone --depth 1 --no-tags https://github.com/zhangkunming0216/FIFO_-asynchronous.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146150611
git clone --depth 1 --no-tags https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150499967
git clone --depth 1 --no-tags https://github.com/coole198669/viterbi_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151738573
git clone --depth 1 --no-tags https://github.com/Obs01ete/tof-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151863926
git clone --depth 1 --no-tags https://github.com/JoshuaEbenezer/FFT-cordic-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147656480
git clone --depth 1 --no-tags https://github.com/zhelnio/ddec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147690299
git clone --depth 1 --no-tags https://github.com/02stevenyang850527/CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144591027
git clone --depth 1 --no-tags https://github.com/attie/led_matrix_tinyfpga_a2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149792552
git clone --depth 1 --no-tags https://github.com/ikanoano/arty-videocap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145471244
git clone --depth 1 --no-tags https://github.com/jeremytregunna/ksa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152022444
git clone --depth 1 --no-tags https://github.com/Fabien-Chouteau/Ada-PicoRV32-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145751017
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/fpga_tv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152142712
git clone --depth 1 --no-tags https://github.com/MinatsuT/CYC1000_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147687933
git clone --depth 1 --no-tags https://github.com/lawrie/tiny_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149087497
git clone --depth 1 --no-tags https://github.com/andy-west/fpga-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143453443
git clone --depth 1 --no-tags https://github.com/zephray/CSTroN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145002628
git clone --depth 1 --no-tags https://github.com/AdityaChavan/Digital-Design-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148223215
git clone --depth 1 --no-tags https://github.com/odedyo/Median-filter-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147106839
git clone --depth 1 --no-tags https://github.com/aryarenj/Convolutional-Neutral-Network-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148489956
git clone --depth 1 --no-tags https://github.com/FlyGinger/MIPS-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150972078
git clone --depth 1 --no-tags https://github.com/ZixuanJiang/dnnweaver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150133337
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/ZX81_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146575392
git clone --depth 1 --no-tags https://github.com/ji1udd/SDR-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151838621
git clone --depth 1 --no-tags https://github.com/louisliuwei/Xilinx-OpenHW-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149121841
git clone --depth 1 --no-tags https://github.com/wd5gnr/DensePackDecimal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152262661
git clone --depth 1 --no-tags https://github.com/CreeperLin/Arch2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149016165
git clone --depth 1 --no-tags https://github.com/276921237/pcie_rgmii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143577563
git clone --depth 1 --no-tags https://github.com/AmeerAbdelhadi/Cell-Based_Mixed-Timing_FIFO.Synopsys_Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145537295
git clone --depth 1 --no-tags https://github.com/DGP1997/MVB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150506450
git clone --depth 1 --no-tags https://github.com/jinyub/ddr2_write_read.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145389341
git clone --depth 1 --no-tags https://github.com/RJ722/serial-adder-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151745998
git clone --depth 1 --no-tags https://github.com/ConchuOD/fpga_adpll.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151971755
git clone --depth 1 --no-tags https://github.com/aabotaleb/CU-FPGA-Satellite-images-streaming-on-ZYNQ-XC7Z020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152455180
git clone --depth 1 --no-tags https://github.com/danilo-bc/edge-detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151506392
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/spi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152128439
git clone --depth 1 --no-tags https://github.com/jiegec/learn-licheetang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151920433
git clone --depth 1 --no-tags https://github.com/AlbertYang0112/AZProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144464869
git clone --depth 1 --no-tags https://github.com/shubhamsingh5/ece552-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152490359
git clone --depth 1 --no-tags https://github.com/upscale-project/case-studies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149486914
git clone --depth 1 --no-tags https://github.com/zhanxn87/awgn_boxmuller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147368098
git clone --depth 1 --no-tags https://github.com/marqs85/pulpino_qsys_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148982201
git clone --depth 1 --no-tags https://github.com/hushon/Tiny-RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149079484
git clone --depth 1 --no-tags https://github.com/ztsorojev/Number-Classification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151911238
git clone --depth 1 --no-tags https://github.com/mattvenn/ds2604-sram-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147960688
git clone --depth 1 --no-tags https://github.com/gonultasbu/PicoTETRIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144334019
git clone --depth 1 --no-tags https://github.com/Emilylulu/Memory-transfer-implementation-by-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143934408
git clone --depth 1 --no-tags https://github.com/RickyTino/MangoMIPS_2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145734996
git clone --depth 1 --no-tags https://github.com/ovpanait/fpga-zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148271115
git clone --depth 1 --no-tags https://github.com/fluorine21/Triple-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151904248
git clone --depth 1 --no-tags https://github.com/horaceyoung/NTU-Computer-Science-Coursework-Lecture-Notes-Tutorial-And-Mindmaps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145507457
git clone --depth 1 --no-tags https://github.com/418-teapot/Immunity-M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147520230
git clone --depth 1 --no-tags https://github.com/Time0o/z80-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144902498
git clone --depth 1 --no-tags https://github.com/hhping/i2c_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144435414
git clone --depth 1 --no-tags https://github.com/rmoral45/PCS_100GbE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149630991
git clone --depth 1 --no-tags https://github.com/hattonl/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149145174
git clone --depth 1 --no-tags https://github.com/GabrielTofvesson/FreeCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152666281
git clone --depth 1 --no-tags https://github.com/University-Archive/LC-AUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152471409
git clone --depth 1 --no-tags https://github.com/conangit/fpga_ax309.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144305329
git clone --depth 1 --no-tags https://github.com/awlevin/WiscArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151788244
git clone --depth 1 --no-tags https://github.com/shanwadnaveen/apb2ic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144488878
git clone --depth 1 --no-tags https://github.com/TeemoKill/50002-Full-Adder-Tester-with-Mojo-IO-Shield.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150787630
git clone --depth 1 --no-tags https://github.com/ayushc13/Implementation-of-Brick-Smasher-game-using-HDL-verilog-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145433878
git clone --depth 1 --no-tags https://github.com/KeitetsuWorks/SDSoC-PYNQ-Z1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145232830
git clone --depth 1 --no-tags https://github.com/f6fvy/fpga_vga_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149658407
git clone --depth 1 --no-tags https://github.com/opalkelly-opensource/frontpanel-hls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144069984
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Jupiter_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147749100
git clone --depth 1 --no-tags https://github.com/mithro/litex-buildenv-arty-yosys-xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151649414
git clone --depth 1 --no-tags https://github.com/kodera2t/FPGA_samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143832309
git clone --depth 1 --no-tags https://github.com/m-okada/CPU2908.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146273127
git clone --depth 1 --no-tags https://github.com/chiseng/full-bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151548608
git clone --depth 1 --no-tags https://github.com/monsij/hardware_modelling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148742372
git clone --depth 1 --no-tags https://github.com/bansheng/Composition_principle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146056290
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/MD_RangeLimited_HDL_S10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150991699
git clone --depth 1 --no-tags https://github.com/Lyp02/Microsemi-SmartFusion2-SoC-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148974511
git clone --depth 1 --no-tags https://github.com/AIChipx/Pixels-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149175642
git clone --depth 1 --no-tags https://github.com/ywassef/HydraProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144631800
git clone --depth 1 --no-tags https://github.com/chengli1949/I2C-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148167637
