{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685834509953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685834509953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  3 17:21:49 2023 " "Processing started: Sat Jun  3 17:21:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685834509953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1685834509953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1685834509953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1685834510684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1685834510684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_22.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_22.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_22 " "Found entity 1: testbench_22" {  } { { "testbench_22.sv" "" { Text "D:/processor/testbench_22.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834521914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834521914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Found entity 1: rom_1" {  } { { "rom_1.v" "" { Text "D:/processor/rom_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834521917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834521917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/zeroflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroflag " "Found entity 1: zeroflag" {  } { { "Laboratorio 3/ALU/alu/zeroflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834521925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834521925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Laboratorio 3/ALU/alu/testbench.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/neflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/neflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neflag " "Found entity 1: neflag" {  } { { "Laboratorio 3/ALU/alu/neflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/neflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ " "Found entity 1: mux_" {  } { { "Laboratorio 3/ALU/alu/mux_.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/mux_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/main.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Laboratorio 3/ALU/alu/main.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/caflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/caflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 caflag " "Found entity 1: caflag" {  } { { "Laboratorio 3/ALU/alu/caflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/caflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/testbench_sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/testbench_sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_sumador_n " "Found entity 1: testbench_sumador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_s " "Found entity 1: testbench_s" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n " "Found entity 1: sumador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1bit " "Found entity 1: sumador_1bit" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_restador_n " "Found entity 1: tb_restador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_restador " "Found entity 1: tb_restador" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/restador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/restador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_1bit " "Found entity 1: restador_1bit" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/xor_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/xor_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_n " "Found entity 1: xor_gate_n" {  } { { "Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/xor_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/testbench_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/testbench_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu " "Found entity 1: testbench_alu" {  } { { "Laboratorio 3/ALU/Operandos_logicos/testbench_alu.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/testbench_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/or_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/or_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_n " "Found entity 1: or_gate_n" {  } { { "Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/or_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/n_not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/n_not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_not_gate " "Found entity 1: n_not_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/n_not_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/n_not_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lsl_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lsl_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsl_logic " "Found entity 1: lsl_logic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lsl_logic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lsl_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lsl_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsl_arithmetic " "Found entity 1: lsl_arithmetic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lsl_arithmetic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lrl_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lrl_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lrl_logic " "Found entity 1: lrl_logic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lrl_logic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lrl_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lrl_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lrl_arithmetic " "Found entity 1: lrl_arithmetic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lrl_arithmetic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/and_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/and_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_n " "Found entity 1: and_gate_n" {  } { { "Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/and_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "D:/processor/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "D:/processor/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1685834522319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "D:/processor/flopr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "D:/processor/flopenr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522348 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(27) " "Verilog HDL warning at decoder.sv(27): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1685834522373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(41) " "Verilog HDL warning at decoder.sv(41): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1685834522374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "D:/processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522394 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "D:/processor/condlogic.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1 " "Found entity 1: ram_1" {  } { { "ram_1.v" "" { Text "D:/processor/ram_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_2 " "Found entity 1: rom_2" {  } { { "rom_2.v" "" { Text "D:/processor/rom_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p_c " "Found entity 1: p_c" {  } { { "p_c.sv" "" { Text "D:/processor/p_c.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_22.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_22.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_22 " "Found entity 1: rom_22" {  } { { "rom_22.v" "" { Text "D:/processor/rom_22.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834522451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834522451 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "caOut testbench_sumador_n.sv(9) " "Verilog HDL Implicit Net warning at testbench_sumador_n.sv(9): created implicit net for \"caOut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834522452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N1 sumador_1bit.sv(4) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(4): created implicit net for \"N1\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834522452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N3 sumador_1bit.sv(6) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(6): created implicit net for \"N3\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834522452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N4 sumador_1bit.sv(7) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(7): created implicit net for \"N4\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834522452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "caOut tb_restador_n.sv(9) " "Verilog HDL Implicit Net warning at tb_restador_n.sv(9): created implicit net for \"caOut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834522452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 restador_1bit.sv(5) " "Verilog HDL Implicit Net warning at restador_1bit.sv(5): created implicit net for \"R1\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834522452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 restador_1bit.sv(8) " "Verilog HDL Implicit Net warning at restador_1bit.sv(8): created implicit net for \"R2\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834522452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 restador_1bit.sv(10) " "Verilog HDL Implicit Net warning at restador_1bit.sv(10): created implicit net for \"R3\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834522452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1685834522639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "top.sv" "arm" { Text "D:/processor/top.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "D:/processor/arm.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "D:/processor/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522694 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NoWrite decoder.sv(10) " "Output port \"NoWrite\" at decoder.sv(10) has no driver" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685834522708 "|arm|controller:c|decoder:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "D:/processor/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "D:/processor/condlogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "D:/processor/condlogic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "D:/processor/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "D:/processor/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "D:/processor/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "D:/processor/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "D:/processor/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file arm:arm\|datapath:dp\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"arm:arm\|datapath:dp\|register_file:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/processor/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834522965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "D:/processor/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "D:/processor/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523044 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fo alu.sv(5) " "Output port \"fo\" at alu.sv(5) has no driver" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685834523078 "|arm|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_n arm:arm\|datapath:dp\|alu:alu\|sumador_n:sum1 " "Elaborating entity \"sumador_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|sumador_n:sum1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "sum1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1bit arm:arm\|datapath:dp\|alu:alu\|sumador_n:sum1\|sumador_1bit:sumador\[0\].dut " "Elaborating entity \"sumador_1bit\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|sumador_n:sum1\|sumador_1bit:sumador\[0\].dut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" "sumador\[0\].dut" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caflag arm:arm\|datapath:dp\|alu:alu\|caflag:cf " "Elaborating entity \"caflag\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|caflag:cf\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "cf" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n arm:arm\|datapath:dp\|alu:alu\|restador_n:res1 " "Elaborating entity \"restador_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|restador_n:res1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "res1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_1bit arm:arm\|datapath:dp\|alu:alu\|restador_n:res1\|restador_1bit:restador\[0\].dut " "Elaborating entity \"restador_1bit\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|restador_n:res1\|restador_1bit:restador\[0\].dut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" "restador\[0\].dut" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neflag arm:arm\|datapath:dp\|alu:alu\|neflag:nf " "Elaborating entity \"neflag\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|neflag:nf\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "nf" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl_arithmetic arm:arm\|datapath:dp\|alu:alu\|lsl_arithmetic:lsl1 " "Elaborating entity \"lsl_arithmetic\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|lsl_arithmetic:lsl1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lsl1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lrl_arithmetic arm:arm\|datapath:dp\|alu:alu\|lrl_arithmetic:lrl1 " "Elaborating entity \"lrl_arithmetic\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|lrl_arithmetic:lrl1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lrl1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_n arm:arm\|datapath:dp\|alu:alu\|and_gate_n:and1 " "Elaborating entity \"and_gate_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|and_gate_n:and1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "and1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate arm:arm\|datapath:dp\|alu:alu\|and_gate_n:and1\|and_gate:and_gen\[0\].and_inst " "Elaborating entity \"and_gate\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|and_gate_n:and1\|and_gate:and_gen\[0\].and_inst\"" {  } { { "Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" "and_gen\[0\].and_inst" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_n arm:arm\|datapath:dp\|alu:alu\|or_gate_n:or1 " "Elaborating entity \"or_gate_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|or_gate_n:or1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "or1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate arm:arm\|datapath:dp\|alu:alu\|or_gate_n:or1\|or_gate:or_gen\[0\].or_inst " "Elaborating entity \"or_gate\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|or_gate_n:or1\|or_gate:or_gen\[0\].or_inst\"" {  } { { "Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" "or_gen\[0\].or_inst" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_n arm:arm\|datapath:dp\|alu:alu\|xor_gate_n:xor1 " "Elaborating entity \"xor_gate_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|xor_gate_n:xor1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "xor1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate arm:arm\|datapath:dp\|alu:alu\|xor_gate_n:xor1\|xor_gate:xor_gen\[0\].xor_inst " "Elaborating entity \"xor_gate\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|xor_gate_n:xor1\|xor_gate:xor_gen\[0\].xor_inst\"" {  } { { "Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" "xor_gen\[0\].xor_inst" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl_logic arm:arm\|datapath:dp\|alu:alu\|lsl_logic:lsl2 " "Elaborating entity \"lsl_logic\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|lsl_logic:lsl2\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lsl2" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lrl_logic arm:arm\|datapath:dp\|alu:alu\|lrl_logic:lrl2 " "Elaborating entity \"lrl_logic\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|lrl_logic:lrl2\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lrl2" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_not_gate arm:arm\|datapath:dp\|alu:alu\|n_not_gate:not1 " "Elaborating entity \"n_not_gate\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|n_not_gate:not1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "not1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ arm:arm\|datapath:dp\|alu:alu\|mux_:mux1 " "Elaborating entity \"mux_\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|mux_:mux1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "mux1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroflag arm:arm\|datapath:dp\|alu:alu\|zeroflag:zf " "Elaborating entity \"zeroflag\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|zeroflag:zf\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "zf" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523584 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out zeroflag.sv(4) " "Verilog HDL Always Construct warning at zeroflag.sv(4): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Laboratorio 3/ALU/alu/zeroflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685834523596 "|arm|datapath:dp|alu:alu|zeroflag:zf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out zeroflag.sv(4) " "Inferred latch for \"out\" at zeroflag.sv(4)" {  } { { "Laboratorio 3/ALU/alu/zeroflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685834523597 "|arm|datapath:dp|alu:alu|zeroflag:zf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_22 rom_22:rom " "Elaborating entity \"rom_22\" for hierarchy \"rom_22:rom\"" {  } { { "top.sv" "rom" { Text "D:/processor/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_22:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_22:rom\|altsyncram:altsyncram_component\"" {  } { { "rom_22.v" "altsyncram_component" { Text "D:/processor/rom_22.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_22:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_22:rom\|altsyncram:altsyncram_component\"" {  } { { "rom_22.v" "" { Text "D:/processor/rom_22.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_22:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_22:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_22.mif " "Parameter \"init_file\" = \"rom_22.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523692 ""}  } { { "rom_22.v" "" { Text "D:/processor/rom_22.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1685834523692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acf1 " "Found entity 1: altsyncram_acf1" {  } { { "db/altsyncram_acf1.tdf" "" { Text "D:/processor/db/altsyncram_acf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834523762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834523762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acf1 rom_22:rom\|altsyncram:altsyncram_component\|altsyncram_acf1:auto_generated " "Elaborating entity \"altsyncram_acf1\" for hierarchy \"rom_22:rom\|altsyncram:altsyncram_component\|altsyncram_acf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1 ram_1:ram " "Elaborating entity \"ram_1\" for hierarchy \"ram_1:ram\"" {  } { { "top.sv" "ram" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_1:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_1:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1.v" "altsyncram_component" { Text "D:/processor/ram_1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_1:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_1:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_1:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_1:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_1.mif " "Parameter \"init_file\" = \"ram_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523894 ""}  } { { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1685834523894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghn1 " "Found entity 1: altsyncram_ghn1" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685834523962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685834523962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghn1 ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated " "Elaborating entity \"altsyncram_ghn1\" for hierarchy \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685834523963 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[31\] " "Net \"ReadData\[31\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[31\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[30\] " "Net \"ReadData\[30\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[30\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[29\] " "Net \"ReadData\[29\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[29\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[28\] " "Net \"ReadData\[28\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[28\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[27\] " "Net \"ReadData\[27\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[27\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[26\] " "Net \"ReadData\[26\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[26\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[25\] " "Net \"ReadData\[25\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[25\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[24\] " "Net \"ReadData\[24\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[24\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[23\] " "Net \"ReadData\[23\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[23\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[22\] " "Net \"ReadData\[22\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[22\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[21\] " "Net \"ReadData\[21\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[21\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[20\] " "Net \"ReadData\[20\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[20\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[19\] " "Net \"ReadData\[19\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[19\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[18\] " "Net \"ReadData\[18\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[18\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[17\] " "Net \"ReadData\[17\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[17\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[16\] " "Net \"ReadData\[16\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[16\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[15\] " "Net \"ReadData\[15\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[15\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[14\] " "Net \"ReadData\[14\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[14\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[13\] " "Net \"ReadData\[13\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[13\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[12\] " "Net \"ReadData\[12\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[12\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[11\] " "Net \"ReadData\[11\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[11\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[10\] " "Net \"ReadData\[10\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[10\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[9\] " "Net \"ReadData\[9\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[9\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[8\] " "Net \"ReadData\[8\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[8\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685834524170 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1685834524319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/processor/output_files/processor.map.smsg " "Generated suppressed messages file D:/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1685834524430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685834524461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  3 17:22:04 2023 " "Processing ended: Sat Jun  3 17:22:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685834524461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685834524461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685834524461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685834524461 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 38 s " "Quartus Prime Flow was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685834525148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685834525879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685834525879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  3 17:22:05 2023 " "Processing started: Sat Jun  3 17:22:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685834525879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1685834525879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim processor processor " "Command: quartus_sh -t d:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim processor processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1685834525879 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim processor processor " "Quartus(args): --rtl_sim processor processor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1685834525879 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1685834526153 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1685834526396 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1685834526398 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file D:/processor/simulation/modelsim/processor_run_msim_rtl_verilog.do" {  } { { "D:/processor/simulation/modelsim/processor_run_msim_rtl_verilog.do" "0" { Text "D:/processor/simulation/modelsim/processor_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file D:/processor/simulation/modelsim/processor_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1685834526734 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1685834526735 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1685834526741 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1685834526741 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/processor/processor_nativelink_simulation.rpt" {  } { { "D:/processor/processor_nativelink_simulation.rpt" "0" { Text "D:/processor/processor_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/processor/processor_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1685834526741 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1685834526743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685834526747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  3 17:22:06 2023 " "Processing ended: Sat Jun  3 17:22:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685834526747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685834526747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685834526747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1685834526747 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 38 s " "Quartus Prime Flow was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1685834551530 ""}
