
---------- Begin Simulation Statistics ----------
final_tick                                57744359000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655336                       # Number of bytes of host memory used
host_op_rate                                   205264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   533.12                       # Real time elapsed on the host
host_tick_rate                              108313065                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057744                       # Number of seconds simulated
sim_ticks                                 57744359000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431273                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.154887                       # CPI: cycles per instruction
system.cpu.discardedOps                        377904                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5370272                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.865885                       # IPC: instructions per cycle
system.cpu.numCycles                        115488718                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954992     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645995     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534330     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431273                       # Class of committed instruction
system.cpu.tickCycles                       110118446                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         72746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           54                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        90216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       181392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2615                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20361161                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16298358                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53702                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737689                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736289                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434276                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134248                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566528                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566528                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122938                       # number of overall misses
system.cpu.dcache.overall_misses::total        122938                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5681438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5681438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5681438000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5681438000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686105                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686105                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689466                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003442                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003445                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46257.494586                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46257.494586                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46213.847631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46213.847631                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72140                       # number of writebacks
system.cpu.dcache.writebacks::total             72140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32553                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32553                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90269                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90269                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90380                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90380                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4320050500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4320050500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4322553000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4322553000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47857.520300                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47857.520300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47826.432839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47826.432839                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89898                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1181474000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1181474000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22615.405230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22615.405230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9452                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9452                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    965103500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    965103500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22554.416920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22554.416920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4499964000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4499964000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63756.928308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63756.928308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3354947000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3354947000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70661.703069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70661.703069                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2502500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2502500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 22545.045045                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 22545.045045                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       828000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       828000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000337                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000337                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        27600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        27600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000337                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        26600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        26600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.949519                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35835095                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.362073                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.949519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35958063                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35958063                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49239861                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106746                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764219                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28367523                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28367523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28367523                       # number of overall hits
system.cpu.icache.overall_hits::total        28367523                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44886000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44886000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44886000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44886000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28368293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28368293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28368293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28368293                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58293.506494                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58293.506494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58293.506494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58293.506494                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44116000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44116000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57293.506494                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57293.506494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57293.506494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57293.506494                       # average overall mshr miss latency
system.cpu.icache.replacements                    314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28367523                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28367523                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44886000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44886000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28368293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28368293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58293.506494                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58293.506494                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44116000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44116000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57293.506494                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57293.506494                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.244190                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28368293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36841.938961                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.244190                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.444574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28369063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28369063                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57744359000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431273                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  238                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                46115                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46353                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 238                       # number of overall hits
system.l2.overall_hits::.cpu.data               46115                       # number of overall hits
system.l2.overall_hits::total                   46353                       # number of overall hits
system.l2.demand_misses::.cpu.inst                532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44295                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44827                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               532                       # number of overall misses
system.l2.overall_misses::.cpu.data             44295                       # number of overall misses
system.l2.overall_misses::total                 44827                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40455500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3665447500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3705903000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40455500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3665447500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3705903000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90410                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91180                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90410                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91180                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.690909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.489935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.491632                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.690909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.489935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.491632                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76044.172932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82750.818377                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82671.224931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76044.172932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82750.818377                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82671.224931                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27203                       # number of writebacks
system.l2.writebacks::total                     27203                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44821                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44821                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34832000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3222222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3257054000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34832000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3222222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3257054000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.689610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.489879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.491566                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.689610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.489879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.491566                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65596.986817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72752.811018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72668.035073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65596.986817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72752.811018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72668.035073                       # average overall mshr miss latency
system.l2.replacements                          30099                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          441                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           441                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8666                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8666                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38813                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3176608500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3176608500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.817477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81843.931157                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81843.931157                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2788478500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2788478500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.817477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71843.931157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71843.931157                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.690909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.690909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76044.172932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76044.172932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34832000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34832000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.689610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.689610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65596.986817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65596.986817                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    488839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    488839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.127693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.127693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89171.652682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89171.652682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5477                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5477                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    433743500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    433743500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.127577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.127577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79193.627898                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79193.627898                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15542.704665                       # Cycle average of tags in use
system.l2.tags.total_refs                      178860                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46483                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.847858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     162.967359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        43.256671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15336.480635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.936064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948651                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          552                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11549                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    225790                       # Number of tag accesses
system.l2.tags.data_accesses                   225790                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004234315500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1516                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1516                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              131306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25694                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44821                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27203                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44821                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27203                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44821                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.543536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.397668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.901430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1515     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1516                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.930739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.919665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.616456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              112      7.39%      7.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.26%      7.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1281     84.50%     92.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      7.59%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1516                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2868544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1740992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     49.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57742054000                       # Total gap between requests
system.mem_ctrls.avgGap                     801705.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2832768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1739712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 588525.019387608045                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 49057051.616072140634                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 30127825.992492184043                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          531                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44290                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27203                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13095500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1403017500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1250609919750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24661.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31677.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  45973235.30                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2834560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2868544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1740992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1740992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          531                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44290                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          44821                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       588525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     49088085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         49676610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       588525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       588525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     30149993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        30149993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     30149993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       588525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     49088085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        79826603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                44793                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27183                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1713                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               576244250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             223965000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1416113000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12864.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31614.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29490                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              20819                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        21667                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   212.602760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   137.569831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.290455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         9746     44.98%     44.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7961     36.74%     81.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          831      3.84%     85.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          530      2.45%     88.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          438      2.02%     90.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          454      2.10%     92.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          336      1.55%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          711      3.28%     96.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          660      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        21667                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2866752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1739712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               49.645577                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               30.127826                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        80189340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        42621645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      161328300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      70851060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4558170240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15309904740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9281282880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29504348205                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.947714                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23988990750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1928160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31827208250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        74513040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        39604620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      158493720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71044200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4558170240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14988153990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9552230880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29442210690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   509.871634                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24695327500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1928160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31120871500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27203                       # Transaction distribution
system.membus.trans_dist::CleanEvict              722                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6008                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       117567                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 117567                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4609536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4609536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44821                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44821    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44821                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           192405500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          239205750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             43701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        99343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20654                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270718                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                272572                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10403200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10472576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30099                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1740992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039232                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.196427                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 116575     96.12%     96.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4650      3.83%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     54      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121279                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57744359000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          163150000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1155499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135617495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
