<html><head><title>Icestorm: LDP (signed offset, Q) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDP (signed offset, Q)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldp q0, q1, [x6, #0x10]</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>2005</td><td>1169</td><td>2031</td><td>1</td><td>2030</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1052</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1052</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1052</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1052</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1052</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1052</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1052</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1052</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1052</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16173</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp q0, q1, [x6, #0x10]
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0049</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60205</td><td>100262</td><td>70109</td><td>40101</td><td>10006</td><td>20002</td><td>30130</td><td>10015</td><td>20004</td><td>2669138</td><td>1779298</td><td>1048442</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100049</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669233</td><td>1779436</td><td>1048570</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100049</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669233</td><td>1779436</td><td>1048570</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>78854</td><td>163018</td><td>87061</td><td>51390</td><td>9238</td><td>26433</td><td>42748</td><td>9277</td><td>20004</td><td>2669287</td><td>1779472</td><td>1048592</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100049</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669233</td><td>1779436</td><td>1048570</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100049</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669233</td><td>1779436</td><td>1048570</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60205</td><td>100082</td><td>70114</td><td>40108</td><td>10004</td><td>20002</td><td>30134</td><td>10014</td><td>20004</td><td>2669044</td><td>1779310</td><td>1048493</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100049</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669233</td><td>1779436</td><td>1048570</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100049</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669233</td><td>1779436</td><td>1048570</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100049</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669233</td><td>1779436</td><td>1048570</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0047</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60025</td><td>100148</td><td>70019</td><td>40011</td><td>10006</td><td>20002</td><td>30040</td><td>10015</td><td>20004</td><td>2669283</td><td>1779374</td><td>1049499</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60025</td><td>100080</td><td>70024</td><td>40018</td><td>10004</td><td>20002</td><td>30044</td><td>10014</td><td>20004</td><td>2669269</td><td>1779400</td><td>1049537</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30013</td><td>10003</td><td>20004</td><td>2669269</td><td>1779400</td><td>1049537</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30013</td><td>10003</td><td>20004</td><td>2669269</td><td>1779400</td><td>1049537</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30013</td><td>10003</td><td>20004</td><td>2669269</td><td>1779400</td><td>1049537</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30013</td><td>10003</td><td>20004</td><td>2669350</td><td>1779454</td><td>1049570</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30013</td><td>10003</td><td>20004</td><td>2669269</td><td>1779400</td><td>1049537</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30013</td><td>10003</td><td>20004</td><td>2669269</td><td>1779400</td><td>1049537</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30013</td><td>10003</td><td>20024</td><td>2669626</td><td>1779628</td><td>1049639</td><td>60082</td><td>30065</td><td>20028</td><td>10015</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30013</td><td>10003</td><td>20000</td><td>2669249</td><td>1779356</td><td>1049489</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp q0, q1, [x6, #0x10]
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0043</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60205</td><td>100158</td><td>70109</td><td>40101</td><td>10006</td><td>20002</td><td>30130</td><td>10015</td><td>20004</td><td>2669168</td><td>1779318</td><td>1048454</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100052</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669071</td><td>1779328</td><td>1048504</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100043</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669071</td><td>1779328</td><td>1048504</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100043</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669071</td><td>1779328</td><td>1048504</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100043</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669071</td><td>1779328</td><td>1048504</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60205</td><td>100076</td><td>70113</td><td>40108</td><td>10003</td><td>20002</td><td>30134</td><td>10014</td><td>20004</td><td>2669557</td><td>1779652</td><td>1048702</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100043</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669071</td><td>1779328</td><td>1048504</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100043</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669071</td><td>1779328</td><td>1048504</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100043</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669179</td><td>1779400</td><td>1048548</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100052</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669179</td><td>1779400</td><td>1048548</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0041</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60025</td><td>100154</td><td>70019</td><td>40011</td><td>10006</td><td>20002</td><td>30040</td><td>10015</td><td>20004</td><td>2669055</td><td>1779218</td><td>1049403</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100043</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20020</td><td>2670581</td><td>1780236</td><td>1049990</td><td>60072</td><td>30053</td><td>20020</td><td>10011</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100048</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30013</td><td>10003</td><td>20000</td><td>2669087</td><td>1779248</td><td>1049423</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100041</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20024</td><td>2670763</td><td>1780388</td><td>1050105</td><td>60082</td><td>30061</td><td>20028</td><td>10015</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100041</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669087</td><td>1779248</td><td>1049423</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100041</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669087</td><td>1779248</td><td>1049423</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100046</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669087</td><td>1779248</td><td>1049423</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60025</td><td>103001</td><td>70023</td><td>40018</td><td>10003</td><td>20002</td><td>30044</td><td>10014</td><td>20000</td><td>2669222</td><td>1779338</td><td>1049478</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100041</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669087</td><td>1779248</td><td>1049423</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100041</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669087</td><td>1779248</td><td>1049423</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldp q0, q1, [x6, #0x10]
  ldp q0, q1, [x6, #0x10]
  ldp q0, q1, [x6, #0x10]
  ldp q0, q1, [x6, #0x10]
  ldp q0, q1, [x6, #0x10]
  ldp q0, q1, [x6, #0x10]
  ldp q0, q1, [x6, #0x10]
  ldp q0, q1, [x6, #0x10]</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160205</td><td>80352</td><td>160137</td><td>101</td><td>160036</td><td>100</td><td>160008</td><td>300</td><td>496260</td><td>0</td><td>160108</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80057</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160009</td><td>300</td><td>1280036</td><td>0</td><td>160109</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160124</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160205</td><td>80103</td><td>160137</td><td>101</td><td>160036</td><td>100</td><td>160009</td><td>300</td><td>1280036</td><td>0</td><td>160109</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80422</td><td>160135</td><td>101</td><td>160034</td><td>100</td><td>160009</td><td>300</td><td>1280036</td><td>0</td><td>160109</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80051</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160056</td><td>300</td><td>813777</td><td>0</td><td>160156</td><td>200</td><td>160068</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80048</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160009</td><td>300</td><td>1280036</td><td>0</td><td>160109</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160068</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80048</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160009</td><td>300</td><td>1280036</td><td>0</td><td>160109</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80539</td><td>160165</td><td>101</td><td>160064</td><td>100</td><td>160009</td><td>300</td><td>1280036</td><td>0</td><td>160109</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80656</td><td>160195</td><td>101</td><td>160094</td><td>100</td><td>160152</td><td>307</td><td>533439</td><td>0</td><td>160254</td><td>202</td><td>160182</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80048</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160009</td><td>300</td><td>1280036</td><td>0</td><td>160109</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160068</td><td>1</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160025</td><td>80187</td><td>160045</td><td>11</td><td>160034</td><td>10</td><td>160000</td><td>30</td><td>1280803</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80052</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280173</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80052</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280173</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80052</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280173</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80052</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280173</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80052</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280173</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80052</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280173</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>80151</td><td>160041</td><td>11</td><td>160030</td><td>10</td><td>160000</td><td>30</td><td>1280497</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80052</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280173</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80052</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280173</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>