Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/nipuna1/Documents/EE109/nios_system/ --output-directory=C:/Users/nipuna1/Documents/EE109/nios_system/nios_system/simulation/ --file-set=SIM_VERILOG --report-file=sopcinfo:C:/Users/nipuna1/Documents/EE109/nios_system/nios_system.sopcinfo --report-file=html:C:/Users/nipuna1/Documents/EE109/nios_system/nios_system.html --report-file=sip:C:/Users/nipuna1/Documents/EE109/nios_system/nios_system/simulation/nios_system.sip --report-file=csv:C:/Users/nipuna1/Documents/EE109/nios_system/nios_system.csv --report-file=spd:C:/Users/nipuna1/Documents/EE109/nios_system/nios_system.spd --report-file=cmp:C:/Users/nipuna1/Documents/EE109/nios_system/nios_system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/nipuna1/Documents/EE109/nios_system/nios_system.qsys
Progress: Loading nios_system/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_Timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module Interval_Timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Serial_Port [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module Serial_Port
Progress: Adding OnBoard_AV [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module OnBoard_AV
Progress: Adding Audio [altera_up_avalon_audio 13.0]
Progress: Parameterizing module Audio
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 13.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding PS2_Port [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port
Progress: Adding SRAM [altera_up_avalon_sram 13.0]
Progress: Parameterizing module SRAM
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 13.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module VGA_Pixel_Scaler
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding CPU_fpoint [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module CPU_fpoint
Progress: Adding clk_27 [clock_source 13.0]
Progress: Parameterizing module clk_27
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 13.0]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 13.0]
Progress: Parameterizing module External_Clocks
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 13.0]
Progress: Parameterizing module Flash
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 13.0]
Progress: Parameterizing module SD_Card
Progress: Adding IrDA [altera_up_avalon_irda 13.0]
Progress: Parameterizing module IrDA
Progress: Adding Video_In [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 13.0]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 13.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Adding Camera_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module Camera_Config
Progress: Adding Camera_In [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Camera_In
Progress: Adding Camera_Bayer_Resampler [altera_up_avalon_video_bayer_resampler 13.0]
Progress: Parameterizing module Camera_Bayer_Resampler
Progress: Adding Camera_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Camera_Scaler
Progress: Adding Camera_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Camera_Clipper
Progress: Adding Camera_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Camera_RGB_Resampler
Progress: Adding LCD_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module LCD_Controller
Progress: Adding LCD_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module LCD_RGB_Resampler
Progress: Adding LCD_Scalar [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module LCD_Scalar
Progress: Adding LCD_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module LCD_Dual_Clock_FIFO
Progress: Adding Video_In_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_In_DMA_Controller
Progress: Adding Camera_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Camera_DMA_Controller
Progress: Adding Accelerometer [altera_up_avalon_accelerometer_spi 13.0]
Progress: Parameterizing module Accelerometer
Progress: Adding USB [altera_up_avalon_usb 13.0]
Progress: Parameterizing module USB
Progress: Adding LCD_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 13.0]
Progress: Parameterizing module LCD_Char_Buffer
Progress: Adding LCD_Alpha_Blender [altera_up_avalon_video_alpha_blender 13.0]
Progress: Parameterizing module LCD_Alpha_Blender
Progress: Adding enet [altera_eth_tse 13.0]
Progress: Parameterizing module enet
Progress: Adding sgdma_rx [altera_avalon_sgdma 13.0.1.99.2]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 13.0.1.99.2]
Progress: Parameterizing module sgdma_tx
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module descriptor_memory
Progress: Adding packet_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module packet_memory
Progress: Adding LCD_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module LCD_DMA_Controller
Progress: Adding VGA_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module VGA_DMA_Controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: nios_system.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: nios_system.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_system.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: nios_system.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: nios_system.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: nios_system.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: nios_system.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: nios_system.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: nios_system.Camera_In: Video In Stream: Format: 2592 x 1944 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Info: nios_system.Camera_Bayer_Resampler: Change in Resolution: 1280 x 720 -> 640 x 360
Info: nios_system.Camera_Scaler: Change in Resolution: 640 x 360 -> 480 x 270
Info: nios_system.Camera_Clipper: Change in Resolution: 480 x 270 -> 400 x 240
Info: nios_system.Camera_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: nios_system.LCD_Controller: Video Output Stream: Format: 800 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.LCD_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.LCD_Scalar: Change in Resolution: 400 x 240 -> 800 x 480
Info: nios_system.LCD_Char_Buffer: Character Resolution: 50 x 30
Info: nios_system.enet: To transition your existing Triple-Speed Ethernet (TSE) design to this new version of the user interface, refer to TSE user guide.
Altera recommends using this new TSE user interface for all new TSE designs.
Info: nios_system.enet.receive/sgdma_rx.in: The source has a ready latency of 2, while the sink has 0. Avalon Streaming Transform will be executed.
Info: nios_system: Generating nios_system "nios_system" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 64 modules, 328 connections
Info: merlin_custom_instruction_transform: After transform: 67 modules, 331 connections
Info: merlin_translator_transform: After transform: 118 modules, 563 connections
Info: merlin_domain_transform: After transform: 210 modules, 1291 connections
Info: merlin_router_transform: After transform: 261 modules, 1523 connections
Info: merlin_traffic_limiter_transform: After transform: 262 modules, 1529 connections
Info: merlin_burst_transform: After transform: 267 modules, 1554 connections
Info: reset_adaptation_transform: After transform: 273 modules, 1073 connections
Info: merlin_network_to_switch_transform: After transform: 374 modules, 1279 connections
Info: merlin_width_transform: After transform: 384 modules, 1309 connections
Info: limiter_update_transform: After transform: 384 modules, 1310 connections
Info: merlin_mm_transform: After transform: 384 modules, 1310 connections
Info: merlin_interrupt_mapper_transform: After transform: 385 modules, 1313 connections
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform: After transform: 386 modules, 1316 connections
Warning: nios_system: "No matching role found for CPU_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: nios_system: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nios_system: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_005:reset_out:reset_req (reset_req)"
Info: JTAG_UART: Starting RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_JTAG_UART --dir=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0006_JTAG_UART_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0006_JTAG_UART_gen//nios_system_JTAG_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0006_JTAG_UART_gen/  ]
Info: JTAG_UART: Done RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART: "nios_system" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: Interval_Timer: Starting RTL generation for module 'nios_system_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_Interval_Timer --dir=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0007_Interval_Timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0007_Interval_Timer_gen//nios_system_Interval_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0007_Interval_Timer_gen/  ]
Info: Interval_Timer: Done RTL generation for module 'nios_system_Interval_Timer'
Info: Interval_Timer: "nios_system" instantiated altera_avalon_timer "Interval_Timer"
Info: SDRAM: Starting RTL generation for module 'nios_system_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_SDRAM --dir=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0008_SDRAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0008_SDRAM_gen//nios_system_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0008_SDRAM_gen/  ]
Info: SDRAM: Done RTL generation for module 'nios_system_SDRAM'
Info: SDRAM: "nios_system" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Red_LEDs: Starting Generation of Parallel Port
Info: Red_LEDs: "nios_system" instantiated altera_up_avalon_parallel_port "Red_LEDs"
Info: Green_LEDs: Starting Generation of Parallel Port
Info: Green_LEDs: "nios_system" instantiated altera_up_avalon_parallel_port "Green_LEDs"
Info: HEX3_HEX0: Starting Generation of Parallel Port
Info: HEX3_HEX0: "nios_system" instantiated altera_up_avalon_parallel_port "HEX3_HEX0"
Info: HEX7_HEX4: Starting Generation of Parallel Port
Info: HEX7_HEX4: "nios_system" instantiated altera_up_avalon_parallel_port "HEX7_HEX4"
Info: Slider_Switches: Starting Generation of Parallel Port
Info: Slider_Switches: "nios_system" instantiated altera_up_avalon_parallel_port "Slider_Switches"
Info: Pushbuttons: Starting Generation of Parallel Port
Info: Pushbuttons: "nios_system" instantiated altera_up_avalon_parallel_port "Pushbuttons"
Info: Expansion_JP5: Starting Generation of Parallel Port
Info: Expansion_JP5: "nios_system" instantiated altera_up_avalon_parallel_port "Expansion_JP5"
Info: Serial_Port: Starting Generation of RS232 UART
Info: Serial_Port: "nios_system" instantiated altera_up_avalon_rs232 "Serial_Port"
Info: OnBoard_AV: Starting Generation of Audio and Video Config
Info: OnBoard_AV: "nios_system" instantiated altera_up_avalon_audio_and_video_config "OnBoard_AV"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "nios_system" instantiated altera_up_avalon_audio "Audio"
Warning: Overwriting different file C:/Users/nipuna1/Documents/EE109/nios_system/nios_system/simulation/submodules/altera_up_sync_fifo.v
Info: Char_LCD_16x2: Starting Generation of Character LCD
Info: Char_LCD_16x2: "nios_system" instantiated altera_up_avalon_character_lcd "Char_LCD_16x2"
Info: PS2_Port: Starting Generation of PS2 Controller
Info: PS2_Port: "nios_system" instantiated altera_up_avalon_ps2 "PS2_Port"
Info: SRAM: Starting Generation of SRAM or SSRAM Controller
Info: SRAM: "nios_system" instantiated altera_up_avalon_sram "SRAM"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "nios_system" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "nios_system" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "nios_system" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: VGA_Pixel_Scaler: Starting Generation of Video Scaler
Info: VGA_Pixel_Scaler: "nios_system" instantiated altera_up_avalon_video_scaler "VGA_Pixel_Scaler"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "nios_system" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: CPU_fpoint: "nios_system" instantiated altera_nios_custom_instr_floating_point "CPU_fpoint"
Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: VGA_Alpha_Blender: "nios_system" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: CPU: Starting RTL generation for module 'nios_system_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_CPU --dir=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0028_CPU_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0028_CPU_gen//nios_system_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0028_CPU_gen/    --bogus  ]
Info: CPU: # 2015.05.15 20:41:21 (*) Starting Nios II generation
Info: CPU: # 2015.05.15 20:41:21 (*)   Checking for plaintext license.
Info: CPU: # 2015.05.15 20:41:22 (*)   Plaintext license not found.
Info: CPU: # 2015.05.15 20:41:22 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2015.05.15 20:41:22 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2015.05.15 20:41:22 (*)   Elaborating CPU configuration settings
Info: CPU: # 2015.05.15 20:41:22 (*)   Creating all objects for CPU
Info: CPU: # 2015.05.15 20:41:22 (*)     Testbench
Info: CPU: # 2015.05.15 20:41:23 (*)     Instruction decoding
Info: CPU: # 2015.05.15 20:41:23 (*)       Instruction fields
Info: CPU: # 2015.05.15 20:41:23 (*)       Instruction decodes
Info: CPU: # 2015.05.15 20:41:24 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2015.05.15 20:41:24 (*)       Instruction controls
Info: CPU: # 2015.05.15 20:41:24 (*)     Pipeline frontend
Info: CPU: # 2015.05.15 20:41:24 (*)     Pipeline backend
Info: CPU: # 2015.05.15 20:41:27 (*)   Creating 'C:/Users/nipuna1/AppData/Local/Temp/alt6571_3459917139647726147.dir/0028_CPU_gen//nios_system_CPU_nios2_waves.do'
Info: CPU: # 2015.05.15 20:41:27 (*)   Generating RTL from CPU objects
Info: CPU: # 2015.05.15 20:41:32 (*)   Creating encrypted RTL
Info: CPU: # 2015.05.15 20:41:34 (*)   Creating IP functional simulation model
Info: CPU: # 2015.05.15 20:41:42 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_system_CPU'
Info: CPU: "nios_system" instantiated altera_nios2_qsys "CPU"
Info: sysid: Generating Verilog simulation model
Info: sysid: Generated simulation model nios_system_sysid.vo
Info: sysid: "nios_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: External_Clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: External_Clocks: "nios_system" instantiated altera_up_clocks "External_Clocks"
Error: Flash: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis, VHDL Simulation.
Error: Generation stopped, 310 or more modules remaining
Info: nios_system: Done nios_system" with 97 modules, 91 files, 3859727 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 68 Warnings
Info: Stopping: Create simulation model
