* # FILE NAME: /NFS/STAK/STUDENTS/G/GOYNESE/CADENCE/SIMULATION/256SRAM/         
* HSPICES/SCHEMATIC/NETLIST/256SRAM.C.RAW
* NETLIST OUTPUT FOR HSPICES.
* GENERATED ON MAR 20 19:11:23 2014
   
* GLOBAL NET DEFINITIONS
.GLOBAL VDD! 
* FILE NAME: ECE471_256SRAM_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: 256SRAM.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
XI327 NET222 NET0635 PE PULLUP_G2 
XI328 NET207 NET0177 PE PULLUP_G2 
XI329 NET273 NET0183 PE PULLUP_G2 
XI330 NET276 NET0185 PE PULLUP_G2 
XI331 NET261 NET0187 PE PULLUP_G2 
XI332 NET765 NET0104 PE PULLUP_G2 
XI333 NET768 NET0175 PE PULLUP_G2 
XI334 NET753 NET0191 PE PULLUP_G2 
XI335 NET702 NET0193 PE PULLUP_G2 
XI336 NET699 NET0113 PE PULLUP_G2 
XI337 NET714 NET01127 PE PULLUP_G2 
XI338 NET6 NET0116 PE PULLUP_G2 
XI339 NET45 NET0119 PE PULLUP_G2 
XI340 NET48 NET0122 PE PULLUP_G2 
XI341 NET33 NET0125 PE PULLUP_G2 
MN0 VDD! PULLUP NET210 VDD!  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN1 VDD! PULLUP NET0179 VDD!  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 
+AS=216E-15 PD=1.92E-6 PS=1.92E-6 M=1 
XI309 NET210 NET0179 BIT1 SE SUB1 
XI310 NET207 NET0177 BIT2 SE SUB1 
XI311 NET222 NET0635 BIT3 SE SUB1 
XI312 NET273 NET0183 BIT4 SE SUB1 
XI313 NET276 NET0185 BIT5 SE SUB1 
XI314 NET261 NET0187 BIT6 SE SUB1 
XI315 NET768 NET0175 BIT8 SE SUB1 
XI316 NET753 NET0191 BIT9 SE SUB1 
XI317 NET702 NET0193 BIT10 SE SUB1 
XI318 NET699 NET0113 BIT11 SE SUB1 
XI319 NET714 NET01127 BIT12 SE SUB1 
XI320 NET6 NET0116 BIT13 SE SUB1 
XI321 NET45 NET0119 BIT14 SE SUB1 
XI322 NET48 NET0122 BIT15 SE SUB1 
XI323 NET33 NET0125 BIT16 SE SUB1 
XI324 NET765 NET0104 BIT7 SE SUB1 
XI308 NET481 NET484 NET460 NET457 NET568 NET565 NET589 NET592 NET319 NET316 
+NET340 NET343 NET232 NET235 NET211 NET208 S0 S1 S2 S3 DECODERNEW_G3 
XI325 ENW NET713 NET01127 SUB2 
XI276 ENW NET209 NET0179 SUB2 
XI277 ENW NET206 NET0177 SUB2 
XI278 ENW NET221 NET0635 SUB2 
XI279 ENW NET272 NET0183 SUB2 
XI280 ENW NET275 NET0185 SUB2 
XI281 ENW NET260 NET0187 SUB2 
XI282 ENW NET764 NET0104 SUB2 
XI283 ENW NET767 NET0175 SUB2 
XI284 ENW NET752 NET0191 SUB2 
XI285 ENW NET701 NET0193 SUB2 
XI286 ENW NET698 NET0113 SUB2 
XI288 ENW NET5 NET0116 SUB2 
XI289 ENW NET44 NET0119 SUB2 
XI290 ENW NET47 NET0122 SUB2 
XI291 ENW NET32 NET0125 SUB2 
XI292 ENW WR16 NET33 SUB2 
XI293 ENW WR15 NET48 SUB2 
XI294 ENW WR14 NET45 SUB2 
XI295 ENW WR13 NET6 SUB2 
XI296 ENW WR12 NET714 SUB2 
XI297 ENW WR11 NET699 SUB2 
XI298 ENW WR10 NET702 SUB2 
XI299 ENW WR9 NET753 SUB2 
XI300 ENW WR8 NET768 SUB2 
XI301 ENW WR7 NET765 SUB2 
XI302 ENW WR6 NET261 SUB2 
XI303 ENW WR5 NET276 SUB2 
XI304 ENW WR4 NET273 SUB2 
XI305 ENW WR3 NET222 SUB2 
XI306 ENW WR2 NET207 SUB2 
XI307 ENW WR1 NET210 SUB2 
XI261 WR2 NET206 INV_1 
XI260 WR1 NET209 INV_1 
XI262 WR3 NET221 INV_1 
XI263 WR4 NET272 INV_1 
XI264 WR5 NET275 INV_1 
XI265 WR6 NET260 INV_1 
XI266 WR7 NET764 INV_1 
XI267 WR8 NET767 INV_1 
XI268 WR9 NET752 INV_1 
XI269 WR10 NET701 INV_1 
XI270 WR11 NET698 INV_1 
XI271 WR12 NET713 INV_1 
XI272 WR13 NET5 INV_1 
XI273 WR14 NET44 INV_1 
XI274 WR15 NET47 INV_1 
XI275 WR16 NET32 INV_1 
XI255 NET6 NET0116 NET211 SRAMCELL_G4 
XI254 NET6 NET0116 NET208 SRAMCELL_G4 
XI253 NET6 NET0116 NET235 SRAMCELL_G4 
XI252 NET6 NET0116 NET232 SRAMCELL_G4 
XI251 NET48 NET0122 NET235 SRAMCELL_G4 
XI250 NET45 NET0119 NET235 SRAMCELL_G4 
XI249 NET45 NET0119 NET232 SRAMCELL_G4 
XI248 NET48 NET0122 NET232 SRAMCELL_G4 
XI247 NET33 NET0125 NET232 SRAMCELL_G4 
XI246 NET33 NET0125 NET235 SRAMCELL_G4 
XI245 NET33 NET0125 NET208 SRAMCELL_G4 
XI244 NET33 NET0125 NET211 SRAMCELL_G4 
XI243 NET48 NET0122 NET211 SRAMCELL_G4 
XI242 NET45 NET0119 NET211 SRAMCELL_G4 
XI241 NET45 NET0119 NET208 SRAMCELL_G4 
XI240 NET48 NET0122 NET208 SRAMCELL_G4 
XI239 NET48 NET0122 NET343 SRAMCELL_G4 
XI238 NET45 NET0119 NET343 SRAMCELL_G4 
XI237 NET45 NET0119 NET340 SRAMCELL_G4 
XI236 NET48 NET0122 NET340 SRAMCELL_G4 
XI235 NET33 NET0125 NET340 SRAMCELL_G4 
XI234 NET33 NET0125 NET343 SRAMCELL_G4 
XI233 NET33 NET0125 NET316 SRAMCELL_G4 
XI232 NET33 NET0125 NET319 SRAMCELL_G4 
XI231 NET48 NET0122 NET319 SRAMCELL_G4 
XI230 NET45 NET0119 NET319 SRAMCELL_G4 
XI229 NET45 NET0119 NET316 SRAMCELL_G4 
XI228 NET48 NET0122 NET316 SRAMCELL_G4 
XI227 NET6 NET0116 NET319 SRAMCELL_G4 
XI226 NET6 NET0116 NET316 SRAMCELL_G4 
XI225 NET6 NET0116 NET343 SRAMCELL_G4 
XI224 NET6 NET0116 NET340 SRAMCELL_G4 
XI223 NET48 NET0122 NET565 SRAMCELL_G4 
XI222 NET6 NET0116 NET568 SRAMCELL_G4 
XI221 NET6 NET0116 NET565 SRAMCELL_G4 
XI220 NET6 NET0116 NET592 SRAMCELL_G4 
XI219 NET6 NET0116 NET589 SRAMCELL_G4 
XI218 NET6 NET0116 NET460 SRAMCELL_G4 
XI217 NET6 NET0116 NET457 SRAMCELL_G4 
XI216 NET6 NET0116 NET484 SRAMCELL_G4 
XI215 NET6 NET0116 NET481 SRAMCELL_G4 
XI214 NET48 NET0122 NET484 SRAMCELL_G4 
XI213 NET45 NET0119 NET484 SRAMCELL_G4 
XI212 NET45 NET0119 NET481 SRAMCELL_G4 
XI211 NET48 NET0122 NET481 SRAMCELL_G4 
XI210 NET33 NET0125 NET481 SRAMCELL_G4 
XI209 NET33 NET0125 NET484 SRAMCELL_G4 
XI208 NET33 NET0125 NET457 SRAMCELL_G4 
XI207 NET33 NET0125 NET460 SRAMCELL_G4 
XI206 NET48 NET0122 NET460 SRAMCELL_G4 
XI205 NET45 NET0119 NET460 SRAMCELL_G4 
XI204 NET45 NET0119 NET457 SRAMCELL_G4 
XI203 NET48 NET0122 NET457 SRAMCELL_G4 
XI202 NET48 NET0122 NET592 SRAMCELL_G4 
XI201 NET45 NET0119 NET592 SRAMCELL_G4 
XI200 NET45 NET0119 NET589 SRAMCELL_G4 
XI199 NET48 NET0122 NET589 SRAMCELL_G4 
XI198 NET33 NET0125 NET589 SRAMCELL_G4 
XI197 NET33 NET0125 NET592 SRAMCELL_G4 
XI196 NET33 NET0125 NET565 SRAMCELL_G4 
XI195 NET33 NET0125 NET568 SRAMCELL_G4 
XI194 NET48 NET0122 NET568 SRAMCELL_G4 
XI193 NET45 NET0119 NET568 SRAMCELL_G4 
XI192 NET45 NET0119 NET565 SRAMCELL_G4 
XI191 NET768 NET0175 NET592 SRAMCELL_G4 
XI190 NET765 NET0104 NET592 SRAMCELL_G4 
XI189 NET765 NET0104 NET589 SRAMCELL_G4 
XI188 NET768 NET0175 NET589 SRAMCELL_G4 
XI95 NET207 NET0177 NET208 SRAMCELL_G4 
XI94 NET210 NET0179 NET208 SRAMCELL_G4 
XI93 NET210 NET0179 NET211 SRAMCELL_G4 
XI92 NET207 NET0177 NET211 SRAMCELL_G4 
XI91 NET222 NET0635 NET211 SRAMCELL_G4 
XI90 NET222 NET0635 NET208 SRAMCELL_G4 
XI89 NET222 NET0635 NET235 SRAMCELL_G4 
XI88 NET222 NET0635 NET232 SRAMCELL_G4 
XI87 NET207 NET0177 NET232 SRAMCELL_G4 
XI86 NET210 NET0179 NET232 SRAMCELL_G4 
XI85 NET210 NET0179 NET235 SRAMCELL_G4 
XI84 NET207 NET0177 NET235 SRAMCELL_G4 
XI83 NET276 NET0185 NET235 SRAMCELL_G4 
XI82 NET273 NET0183 NET235 SRAMCELL_G4 
XI81 NET273 NET0183 NET232 SRAMCELL_G4 
XI80 NET276 NET0185 NET232 SRAMCELL_G4 
XI79 NET261 NET0187 NET232 SRAMCELL_G4 
XI78 NET261 NET0187 NET235 SRAMCELL_G4 
XI77 NET261 NET0187 NET208 SRAMCELL_G4 
XI76 NET261 NET0187 NET211 SRAMCELL_G4 
XI75 NET276 NET0185 NET211 SRAMCELL_G4 
XI74 NET273 NET0183 NET211 SRAMCELL_G4 
XI73 NET273 NET0183 NET208 SRAMCELL_G4 
XI72 NET276 NET0185 NET208 SRAMCELL_G4 
XI71 NET276 NET0185 NET343 SRAMCELL_G4 
XI70 NET273 NET0183 NET343 SRAMCELL_G4 
XI69 NET273 NET0183 NET340 SRAMCELL_G4 
XI68 NET276 NET0185 NET340 SRAMCELL_G4 
XI67 NET261 NET0187 NET340 SRAMCELL_G4 
XI66 NET261 NET0187 NET343 SRAMCELL_G4 
XI65 NET261 NET0187 NET316 SRAMCELL_G4 
XI64 NET261 NET0187 NET319 SRAMCELL_G4 
XI63 NET276 NET0185 NET319 SRAMCELL_G4 
XI62 NET273 NET0183 NET319 SRAMCELL_G4 
XI61 NET273 NET0183 NET316 SRAMCELL_G4 
XI60 NET276 NET0185 NET316 SRAMCELL_G4 
XI59 NET207 NET0177 NET316 SRAMCELL_G4 
XI58 NET210 NET0179 NET316 SRAMCELL_G4 
XI57 NET210 NET0179 NET319 SRAMCELL_G4 
XI56 NET207 NET0177 NET319 SRAMCELL_G4 
XI55 NET222 NET0635 NET319 SRAMCELL_G4 
XI54 NET222 NET0635 NET316 SRAMCELL_G4 
XI53 NET222 NET0635 NET343 SRAMCELL_G4 
XI52 NET222 NET0635 NET340 SRAMCELL_G4 
XI51 NET207 NET0177 NET340 SRAMCELL_G4 
XI50 NET210 NET0179 NET340 SRAMCELL_G4 
XI49 NET210 NET0179 NET343 SRAMCELL_G4 
XI48 NET207 NET0177 NET343 SRAMCELL_G4 
XI178 NET702 NET0193 NET565 SRAMCELL_G4 
XI177 NET702 NET0193 NET568 SRAMCELL_G4 
XI176 NET699 NET0113 NET568 SRAMCELL_G4 
XI175 NET714 NET01127 NET568 SRAMCELL_G4 
XI174 NET714 NET01127 NET565 SRAMCELL_G4 
XI173 NET714 NET01127 NET592 SRAMCELL_G4 
XI172 NET714 NET01127 NET589 SRAMCELL_G4 
XI171 NET699 NET0113 NET589 SRAMCELL_G4 
XI170 NET702 NET0193 NET589 SRAMCELL_G4 
XI169 NET702 NET0193 NET592 SRAMCELL_G4 
XI168 NET699 NET0113 NET592 SRAMCELL_G4 
XI167 NET699 NET0113 NET457 SRAMCELL_G4 
XI166 NET702 NET0193 NET457 SRAMCELL_G4 
XI165 NET702 NET0193 NET460 SRAMCELL_G4 
XI164 NET699 NET0113 NET460 SRAMCELL_G4 
XI163 NET714 NET01127 NET460 SRAMCELL_G4 
XI162 NET714 NET01127 NET457 SRAMCELL_G4 
XI161 NET714 NET01127 NET484 SRAMCELL_G4 
XI160 NET714 NET01127 NET481 SRAMCELL_G4 
XI159 NET699 NET0113 NET481 SRAMCELL_G4 
XI158 NET702 NET0193 NET481 SRAMCELL_G4 
XI157 NET702 NET0193 NET484 SRAMCELL_G4 
XI156 NET699 NET0113 NET484 SRAMCELL_G4 
XI155 NET768 NET0175 NET484 SRAMCELL_G4 
XI154 NET765 NET0104 NET484 SRAMCELL_G4 
XI153 NET765 NET0104 NET481 SRAMCELL_G4 
XI152 NET768 NET0175 NET481 SRAMCELL_G4 
XI151 NET753 NET0191 NET481 SRAMCELL_G4 
XI150 NET753 NET0191 NET484 SRAMCELL_G4 
XI149 NET753 NET0191 NET457 SRAMCELL_G4 
XI148 NET753 NET0191 NET460 SRAMCELL_G4 
XI147 NET768 NET0175 NET460 SRAMCELL_G4 
XI146 NET765 NET0104 NET460 SRAMCELL_G4 
XI145 NET765 NET0104 NET457 SRAMCELL_G4 
XI144 NET768 NET0175 NET457 SRAMCELL_G4 
XI143 NET207 NET0177 NET457 SRAMCELL_G4 
XI142 NET210 NET0179 NET457 SRAMCELL_G4 
XI141 NET210 NET0179 NET460 SRAMCELL_G4 
XI140 NET207 NET0177 NET460 SRAMCELL_G4 
XI139 NET222 NET0635 NET460 SRAMCELL_G4 
XI138 NET222 NET0635 NET457 SRAMCELL_G4 
XI137 NET222 NET0635 NET484 SRAMCELL_G4 
XI136 NET222 NET0635 NET481 SRAMCELL_G4 
XI135 NET207 NET0177 NET481 SRAMCELL_G4 
XI134 NET210 NET0179 NET481 SRAMCELL_G4 
XI133 NET210 NET0179 NET484 SRAMCELL_G4 
XI132 NET207 NET0177 NET484 SRAMCELL_G4 
XI131 NET276 NET0185 NET484 SRAMCELL_G4 
XI130 NET273 NET0183 NET484 SRAMCELL_G4 
XI129 NET273 NET0183 NET481 SRAMCELL_G4 
XI128 NET276 NET0185 NET481 SRAMCELL_G4 
XI127 NET261 NET0187 NET481 SRAMCELL_G4 
XI126 NET261 NET0187 NET484 SRAMCELL_G4 
XI125 NET261 NET0187 NET457 SRAMCELL_G4 
XI124 NET261 NET0187 NET460 SRAMCELL_G4 
XI123 NET276 NET0185 NET460 SRAMCELL_G4 
XI122 NET273 NET0183 NET460 SRAMCELL_G4 
XI121 NET273 NET0183 NET457 SRAMCELL_G4 
XI120 NET276 NET0185 NET457 SRAMCELL_G4 
XI119 NET276 NET0185 NET592 SRAMCELL_G4 
XI118 NET273 NET0183 NET592 SRAMCELL_G4 
XI117 NET273 NET0183 NET589 SRAMCELL_G4 
XI116 NET276 NET0185 NET589 SRAMCELL_G4 
XI115 NET261 NET0187 NET589 SRAMCELL_G4 
XI114 NET261 NET0187 NET592 SRAMCELL_G4 
XI113 NET261 NET0187 NET565 SRAMCELL_G4 
XI112 NET261 NET0187 NET568 SRAMCELL_G4 
XI111 NET276 NET0185 NET568 SRAMCELL_G4 
XI110 NET273 NET0183 NET568 SRAMCELL_G4 
XI109 NET273 NET0183 NET565 SRAMCELL_G4 
XI108 NET276 NET0185 NET565 SRAMCELL_G4 
XI107 NET207 NET0177 NET565 SRAMCELL_G4 
XI106 NET210 NET0179 NET565 SRAMCELL_G4 
XI105 NET210 NET0179 NET568 SRAMCELL_G4 
XI104 NET207 NET0177 NET568 SRAMCELL_G4 
XI103 NET222 NET0635 NET568 SRAMCELL_G4 
XI102 NET222 NET0635 NET565 SRAMCELL_G4 
XI101 NET222 NET0635 NET592 SRAMCELL_G4 
XI100 NET222 NET0635 NET589 SRAMCELL_G4 
XI99 NET207 NET0177 NET589 SRAMCELL_G4 
XI98 NET210 NET0179 NET589 SRAMCELL_G4 
XI97 NET210 NET0179 NET592 SRAMCELL_G4 
XI96 NET207 NET0177 NET592 SRAMCELL_G4 
XI187 NET753 NET0191 NET589 SRAMCELL_G4 
XI186 NET753 NET0191 NET592 SRAMCELL_G4 
XI185 NET753 NET0191 NET565 SRAMCELL_G4 
XI184 NET753 NET0191 NET568 SRAMCELL_G4 
XI183 NET768 NET0175 NET568 SRAMCELL_G4 
XI182 NET765 NET0104 NET568 SRAMCELL_G4 
XI181 NET765 NET0104 NET565 SRAMCELL_G4 
XI180 NET768 NET0175 NET565 SRAMCELL_G4 
XI179 NET699 NET0113 NET565 SRAMCELL_G4 
XI47 NET768 NET0175 NET343 SRAMCELL_G4 
XI46 NET765 NET0104 NET343 SRAMCELL_G4 
XI45 NET765 NET0104 NET340 SRAMCELL_G4 
XI44 NET768 NET0175 NET340 SRAMCELL_G4 
XI43 NET753 NET0191 NET340 SRAMCELL_G4 
XI42 NET753 NET0191 NET343 SRAMCELL_G4 
XI41 NET753 NET0191 NET316 SRAMCELL_G4 
XI40 NET753 NET0191 NET319 SRAMCELL_G4 
XI39 NET768 NET0175 NET319 SRAMCELL_G4 
XI38 NET765 NET0104 NET319 SRAMCELL_G4 
XI37 NET765 NET0104 NET316 SRAMCELL_G4 
XI36 NET768 NET0175 NET316 SRAMCELL_G4 
XI35 NET699 NET0113 NET316 SRAMCELL_G4 
XI34 NET702 NET0193 NET316 SRAMCELL_G4 
XI33 NET702 NET0193 NET319 SRAMCELL_G4 
XI32 NET699 NET0113 NET319 SRAMCELL_G4 
XI31 NET714 NET01127 NET319 SRAMCELL_G4 
XI30 NET714 NET01127 NET316 SRAMCELL_G4 
XI29 NET714 NET01127 NET343 SRAMCELL_G4 
XI28 NET714 NET01127 NET340 SRAMCELL_G4 
XI27 NET699 NET0113 NET340 SRAMCELL_G4 
XI26 NET702 NET0193 NET340 SRAMCELL_G4 
XI25 NET702 NET0193 NET343 SRAMCELL_G4 
XI24 NET699 NET0113 NET343 SRAMCELL_G4 
XI23 NET699 NET0113 NET208 SRAMCELL_G4 
XI22 NET702 NET0193 NET208 SRAMCELL_G4 
XI21 NET702 NET0193 NET211 SRAMCELL_G4 
XI20 NET699 NET0113 NET211 SRAMCELL_G4 
XI19 NET714 NET01127 NET211 SRAMCELL_G4 
XI18 NET714 NET01127 NET208 SRAMCELL_G4 
XI17 NET714 NET01127 NET235 SRAMCELL_G4 
XI16 NET714 NET01127 NET232 SRAMCELL_G4 
XI15 NET699 NET0113 NET232 SRAMCELL_G4 
XI14 NET702 NET0193 NET232 SRAMCELL_G4 
XI13 NET702 NET0193 NET235 SRAMCELL_G4 
XI12 NET699 NET0113 NET235 SRAMCELL_G4 
XI11 NET768 NET0175 NET235 SRAMCELL_G4 
XI10 NET765 NET0104 NET235 SRAMCELL_G4 
XI9 NET765 NET0104 NET232 SRAMCELL_G4 
XI8 NET768 NET0175 NET232 SRAMCELL_G4 
XI7 NET753 NET0191 NET232 SRAMCELL_G4 
XI6 NET753 NET0191 NET235 SRAMCELL_G4 
XI5 NET753 NET0191 NET208 SRAMCELL_G4 
XI4 NET753 NET0191 NET211 SRAMCELL_G4 
XI3 NET768 NET0175 NET211 SRAMCELL_G4 
XI2 NET765 NET0104 NET211 SRAMCELL_G4 
XI1 NET765 NET0104 NET208 SRAMCELL_G4 
XI0 NET768 NET0175 NET208 SRAMCELL_G4 
   
* FILE NAME: NCSU_DIGITAL_PARTS_INV_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: INV.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
* TERMINAL MAPPING: A = A
*                   Y = Y
.SUBCKT INV_1 A Y 
M0 Y A 0 0  TSMC25DN  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
M1 Y A VDD! VDD!  TSMC25DP  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INV_1 
   
   
   
* FILE NAME: ECE471_SRAMCELL_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: SRAMCELL.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
* TERMINAL MAPPING: BL = BL
*                   BLBAR = BLBAR
*                   WL = WL
.SUBCKT SRAMCELL_G4 BL BLBAR WL 
MN2 BL WL NET030 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN3 NET049 WL BLBAR 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN0 NET030 NET049 0 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN1 0 NET030 NET049 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MP0 NET030 NET049 VDD! VDD!  TSMC25DP  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MP1 VDD! NET030 NET049 VDD!  TSMC25DP  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SRAMCELL_G4 
* FILE NAME: ECE471_DECODERNEW_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: DECODERNEW.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
* TERMINAL MAPPING: 0O = 5
*                   1O = 16
*                   2O = 4
*                   3O = 15
*                   4O = 13
*                   5O = 14
*                   6O = 11
*                   7O = 12
*                   8O = 10
*                   9O = 9
*                   10O = 8
*                   11O = 7
*                   12O = 1
*                   13O = 6
*                   14O = 2
*                   15O = 3
*                   S0 = S0
*                   S1 = S1
*                   S2 = S2
*                   S3 = S3
.SUBCKT DECODERNEW_G3 5 16 4 15 13 14 11 12 10 9 8 7 1 6 2 3 S0 S1 S2 S3 
XI35 S3 NS3 INVERTER2_G1 
XI34 S2 NS2 INVERTER2_G1 
XI33 S1 NS1 INVERTER2_G1 
XI32 S0 NS0 INVERTER2_G1 
XI31 S0 S1 S2 S3 3 AND4_1 
XI30 NS0 S1 S2 S3 2 AND4_1 
XI29 S0 NS1 S2 S3 6 AND4_1 
XI28 NS0 NS1 S2 S3 1 AND4_1 
XI20 NS0 NS1 S2 NS3 13 AND4_1 
XI19 S0 S1 NS2 NS3 15 AND4_1 
XI18 NS0 S1 NS2 NS3 4 AND4_1 
XI17 S0 NS1 NS2 NS3 16 AND4_1 
XI16 NS0 NS1 NS2 NS3 5 AND4_1 
XI21 S0 NS1 S2 NS3 14 AND4_1 
XI22 NS0 S1 S2 NS3 11 AND4_1 
XI27 S0 S1 NS2 S3 7 AND4_1 
XI26 NS0 S1 NS2 S3 8 AND4_1 
XI25 S0 NS1 NS2 S3 9 AND4_1 
XI24 NS0 NS1 NS2 S3 10 AND4_1 
XI23 S0 S1 S2 NS3 12 AND4_1 
   
   
* FILE NAME: NCSU_DIGITAL_PARTS_AND4_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: AND4.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
* TERMINAL MAPPING: A = A
*                   B = B
*                   C = C
*                   D = D
*                   Y = Y
.SUBCKT AND4_1 A B C D Y 
M7 NET37 NET47 VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M6 Y NET44 NET37 VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M1 NET44 C VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M0 NET44 D VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M9 NET47 A VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M8 NET47 B VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M5 Y NET44 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M4 Y NET47 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M11 NET68 B 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M10 NET47 A NET68 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M2 NET44 C NET59 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M3 NET59 D 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS AND4_1 
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS DECODERNEW_G3 
* FILE NAME: ECE471_SENSEAMPLIFIER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: SENSEAMPLIFIER.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
* TERMINAL MAPPING: IN = IN
*                   INBAR = INBAR
*                   OUT = OUT
*                   SE = SE
.SUBCKT SUB1 IN INBAR OUT SE 
MN1 NET20 INBAR NET16 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN0 NET17 IN NET20 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN4 OUT NET9 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 PD=3.12E-6 
+PS=3.12E-6 M=1 
MN3 NET9 NET16 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN2 NET20 SE 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 PD=3.12E-6 
+PS=3.12E-6 M=1 
MP1 VDD! NET17 NET17 VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP0 NET16 NET17 VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP3 OUT NET9 VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 AS=1.152E-12 
+PD=5.04E-6 PS=5.04E-6 M=1 
MP2 NET9 NET16 VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB1 
* FILE NAME: ECE471_INVERTER2_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: INVERTER2.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
* TERMINAL MAPPING: IN = IN
*                   OUT = OUT
.SUBCKT INVERTER2_G1 IN OUT 
MN0 OUT IN 0 0  TSMC25DN  L=240E-9 W=2.4E-6 AD=1.44E-12 AS=1.44E-12 PD=6E-6 
+PS=6E-6 M=1 
MP0 OUT IN VDD! VDD!  TSMC25DP  L=240E-9 W=4.8E-6 AD=2.88E-12 AS=2.88E-12 
+PD=10.8E-6 PS=10.8E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INVERTER2_G1 
* FILE NAME: ECE471_TRISTATEBUFFER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: TRISTATEBUFFER.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
* TERMINAL MAPPING: EN = EN
*                   IN = IN
*                   OUT = OUT
.SUBCKT SUB2 EN IN OUT 
XI5 EN ENBAR INV_1 
MP0 OUT ENBAR IN VDD!  TSMC25DP  L=240E-9 W=19.2E-6 AD=11.52E-12 AS=11.52E-12 
+PD=39.6E-6 PS=39.6E-6 M=1 
MN0 OUT EN IN 0  TSMC25DN  L=240E-9 W=9.6E-6 AD=5.76E-12 AS=5.76E-12 
+PD=20.4E-6 PS=20.4E-6 M=1 
   
   
* FILE NAME: NCSU_DIGITAL_PARTS_INV_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: INV.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
* TERMINAL MAPPING: A = A
*                   Y = Y
.SUBCKT INV_1 A Y 
M0 Y A 0 0  TSMC25DN  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
M1 Y A VDD! VDD!  TSMC25DP  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INV_1 
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB2 
* FILE NAME: ECE471_PULLUP_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: PULLUP.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 20 19:11:23 2014.
   
* TERMINAL MAPPING: PIN = PIN
*                   PINBAR = PINBAR
*                   PULLUP = PULLUP
.SUBCKT PULLUP_G2 PIN PINBAR PULLUP 
MN1 VDD! PULLUP PINBAR 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN2 VDD! PULLUP PIN 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS PULLUP_G2 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
   
* INCLUDE FILES
   
   
   
   
   
   
* END OF NETLIST
.TEMP    25.0000    
.OP
.save
.OPTION  INGOLD=2 ARTIST=2 PSF=2
+        PROBE=0
.END
