

================================================================
== Synthesis Summary Report of 'mlp_dance3'
================================================================
+ General Information: 
    * Date:           Tue Oct 12 03:35:00 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        MLP_FINAL
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-------------+-------------+-----+
    |                             Modules                            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |          |             |             |     |
    |                             & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |      FF     |     LUT     | URAM|
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-------------+-------------+-----+
    |+ mlp_dance3                                                    |     -|  0.45|        -|          -|         -|        -|     -|        no|  5 (1%)|  53 (14%)|  15359 (10%)|  10565 (14%)|    -|
    | + grp_mlp_dance3_Pipeline_layer0_fu_405                        |     -|  0.45|      677|  6.770e+03|         -|      677|     -|        no|       -|   10 (2%)|    8413 (5%)|    5897 (8%)|    -|
    |  + grp_calculate_fu_249                                        |    II|  0.45|      394|  3.940e+03|         -|       39|     -|       yes|       -|   10 (2%)|    7796 (5%)|    5331 (7%)|    -|
    |  o layer0                                                      |    II|  7.30|      675|  6.750e+03|       403|       39|     8|       yes|       -|         -|            -|            -|    -|
    | + grp_mlp_dance3_Pipeline_retrieve_inputs_fu_428               |     -|  5.08|       80|    800.000|         -|       80|     -|        no|       -|         -|      9 (~0%)|     64 (~0%)|    -|
    |  o retrieve_inputs                                             |     -|  7.30|       78|    780.000|         1|        1|    78|       yes|       -|         -|            -|            -|    -|
    | + grp_mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2_fu_435  |     -|  4.63|      628|  6.280e+03|         -|      628|     -|        no|       -|   1 (~0%)|    138 (~0%)|    194 (~0%)|    -|
    |  o loadweights0_VITIS_LOOP_46_2                                |     -|  7.30|      626|  6.260e+03|         4|        1|   624|       yes|       -|         -|            -|            -|    -|
    | + grp_mlp_dance3_Pipeline_layer1_fu_442                        |     -|  0.49|       54|    540.000|         -|       54|     -|        no|       -|   24 (6%)|    2114 (1%)|    1447 (2%)|    -|
    |  o layer1                                                      |     -|  7.30|       52|    520.000|        51|        1|     3|       yes|       -|         -|            -|            -|    -|
    | + grp_mlp_dance3_Pipeline_output_fu_484                        |     -|  6.19|        6|     60.000|         -|        6|     -|        no|       -|         -|     10 (~0%)|    105 (~0%)|    -|
    |  o output                                                      |     -|  7.30|        4|     40.000|         2|        1|     3|       yes|       -|         -|            -|            -|    -|
    | + grp_mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3_fu_493  |     -|  4.61|       26|    260.000|         -|       26|     -|        no|       -|         -|    781 (~0%)|    397 (~0%)|    -|
    |  o loadweights1_VITIS_LOOP_52_3                                |     -|  7.30|       24|    240.000|         1|        1|    24|       yes|       -|         -|            -|            -|    -|
    | + grp_mlp_dance3_Pipeline_loadbias0_fu_547                     |     -|  5.06|       10|    100.000|         -|       10|     -|        no|       -|         -|      6 (~0%)|     61 (~0%)|    -|
    |  o loadbias0                                                   |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|       -|         -|            -|            -|    -|
    | o VITIS_LOOP_42_1                                              |     -|  7.30|        -|          -|       745|        -|     -|        no|       -|         -|            -|            -|    -|
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| M_AXIS_V  | both          | 64    | 1      | 1      |
| S_AXIS_V  | both          | 64    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------+
| Argument | Direction | Datatype          |
+----------+-----------+-------------------+
| S_AXIS   | in        | stream<AXI_L, 0>& |
| M_AXIS   | out       | stream<AXI_L, 0>& |
+----------+-----------+-------------------+

* SW-to-HW Mapping
+----------+----------+-----------+
| Argument | HW Name  | HW Type   |
+----------+----------+-----------+
| S_AXIS   | S_AXIS_V | interface |
| M_AXIS   | M_AXIS_V | interface |
+----------+----------+-----------+


================================================================
== M_AXI Burst Information
================================================================

