{
    "code": "module TopModule (\n    input logic c,\n    input logic d,\n    output logic [3:0] mux_in\n);\n\n    assign mux_in[0] = d;\n    assign mux_in[1] = c & ~d;\n    assign mux_in[2] = c;\n    assign mux_in[3] = c | d;\n\nendmodule",
    "test_results": {
        "num_mismatch": 60,
        "passfail": "R"
    },
    "iterations_used": 1
}