<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW513 (RLOOP - POWER NODE): adcBase Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_250X66.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW513 (RLOOP - POWER NODE)
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structadc_base.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">adcBase Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>ADC Register Frame Definition.  
 <a href="structadc_base.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="rm4__adc____private_8h_source.html">COMMON_CODE/RM4/LCCM414__RM4__ADC/rm4_adc__private.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for adcBase:</div>
<div class="dyncontent">
<div class="center"><img src="structadc_base__coll__graph.png" border="0" usemap="#adc_base_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5e7bd36ac75534241cf6ace95f6c7d81"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a5e7bd36ac75534241cf6ace95f6c7d81">RSTCR</a></td></tr>
<tr class="memdesc:a5e7bd36ac75534241cf6ace95f6c7d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0x0000: Reset control register  <a href="#a5e7bd36ac75534241cf6ace95f6c7d81">More...</a><br /></td></tr>
<tr class="separator:a5e7bd36ac75534241cf6ace95f6c7d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37062db997c7fbd4054314fec0baa6e9"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a37062db997c7fbd4054314fec0baa6e9">OPMODECR</a></td></tr>
<tr class="separator:a37062db997c7fbd4054314fec0baa6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c601106421da1267eb59964d9574ca"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a00c601106421da1267eb59964d9574ca">CLOCKCR</a></td></tr>
<tr class="memdesc:a00c601106421da1267eb59964d9574ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0008: Clock control register  <a href="#a00c601106421da1267eb59964d9574ca">More...</a><br /></td></tr>
<tr class="separator:a00c601106421da1267eb59964d9574ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1175c95c1d908190ad581a039a1e20cd"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a1175c95c1d908190ad581a039a1e20cd">CALCR</a></td></tr>
<tr class="memdesc:a1175c95c1d908190ad581a039a1e20cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x000C: Calibration control register  <a href="#a1175c95c1d908190ad581a039a1e20cd">More...</a><br /></td></tr>
<tr class="separator:a1175c95c1d908190ad581a039a1e20cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4c31521da0eabded8dd8685fd22edb"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a2e4c31521da0eabded8dd8685fd22edb">GxMODECR</a> [3U]</td></tr>
<tr class="memdesc:a2e4c31521da0eabded8dd8685fd22edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0010,0x0014,0x0018: Group 0-2 mode control register  <a href="#a2e4c31521da0eabded8dd8685fd22edb">More...</a><br /></td></tr>
<tr class="separator:a2e4c31521da0eabded8dd8685fd22edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae256a7a8861fed510bb291bcbb03f5ec"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#ae256a7a8861fed510bb291bcbb03f5ec">EVSRC</a></td></tr>
<tr class="memdesc:ae256a7a8861fed510bb291bcbb03f5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x001C: Group 0 trigger source control register  <a href="#ae256a7a8861fed510bb291bcbb03f5ec">More...</a><br /></td></tr>
<tr class="separator:ae256a7a8861fed510bb291bcbb03f5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba68b10db9d7d92014f005f1b778a88"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a8ba68b10db9d7d92014f005f1b778a88">G1SRC</a></td></tr>
<tr class="memdesc:a8ba68b10db9d7d92014f005f1b778a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0020: Group 1 trigger source control register  <a href="#a8ba68b10db9d7d92014f005f1b778a88">More...</a><br /></td></tr>
<tr class="separator:a8ba68b10db9d7d92014f005f1b778a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f8c0830d1815c0033b2c7d7d74eae13"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a3f8c0830d1815c0033b2c7d7d74eae13">G2SRC</a></td></tr>
<tr class="memdesc:a3f8c0830d1815c0033b2c7d7d74eae13"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0024: Group 2 trigger source control register  <a href="#a3f8c0830d1815c0033b2c7d7d74eae13">More...</a><br /></td></tr>
<tr class="separator:a3f8c0830d1815c0033b2c7d7d74eae13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f9743bd8d1fce9437d8048adf6dbb1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a90f9743bd8d1fce9437d8048adf6dbb1">GxINTENA</a> [3U]</td></tr>
<tr class="memdesc:a90f9743bd8d1fce9437d8048adf6dbb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0028,0x002C,0x0030: Group 0-2 interrupt enable register  <a href="#a90f9743bd8d1fce9437d8048adf6dbb1">More...</a><br /></td></tr>
<tr class="separator:a90f9743bd8d1fce9437d8048adf6dbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95dc2d8150f599da18e7cc9f6ca1831b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a95dc2d8150f599da18e7cc9f6ca1831b">GxINTFLG</a> [3U]</td></tr>
<tr class="memdesc:a95dc2d8150f599da18e7cc9f6ca1831b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0034,0x0038,0x003C: Group 0-2 interrupt flag register  <a href="#a95dc2d8150f599da18e7cc9f6ca1831b">More...</a><br /></td></tr>
<tr class="separator:a95dc2d8150f599da18e7cc9f6ca1831b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860014d2c686c04a3e06b1a6c8cdb77a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a860014d2c686c04a3e06b1a6c8cdb77a">GxINTCR</a> [3U]</td></tr>
<tr class="memdesc:a860014d2c686c04a3e06b1a6c8cdb77a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0040-0x0048: Group 0-2 interrupt threshold register  <a href="#a860014d2c686c04a3e06b1a6c8cdb77a">More...</a><br /></td></tr>
<tr class="separator:a860014d2c686c04a3e06b1a6c8cdb77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c619652b5f7fc3aa28d314acf9f9a0"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a24c619652b5f7fc3aa28d314acf9f9a0">EVDMACR</a></td></tr>
<tr class="memdesc:a24c619652b5f7fc3aa28d314acf9f9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x004C: Group 0 DMA control register  <a href="#a24c619652b5f7fc3aa28d314acf9f9a0">More...</a><br /></td></tr>
<tr class="separator:a24c619652b5f7fc3aa28d314acf9f9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301d7aebc77f124a19efb6b335935f25"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a301d7aebc77f124a19efb6b335935f25">G1DMACR</a></td></tr>
<tr class="memdesc:a301d7aebc77f124a19efb6b335935f25"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0050: Group 1 DMA control register  <a href="#a301d7aebc77f124a19efb6b335935f25">More...</a><br /></td></tr>
<tr class="separator:a301d7aebc77f124a19efb6b335935f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5638ce0680a64659b12575970bc67f77"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a5638ce0680a64659b12575970bc67f77">G2DMACR</a></td></tr>
<tr class="memdesc:a5638ce0680a64659b12575970bc67f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0054: Group 2 DMA control register  <a href="#a5638ce0680a64659b12575970bc67f77">More...</a><br /></td></tr>
<tr class="separator:a5638ce0680a64659b12575970bc67f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5efd4328bf437d1f695a5fed068b6b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a6f5efd4328bf437d1f695a5fed068b6b">BNDCR</a></td></tr>
<tr class="memdesc:a6f5efd4328bf437d1f695a5fed068b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0058: Buffer boundary control register  <a href="#a6f5efd4328bf437d1f695a5fed068b6b">More...</a><br /></td></tr>
<tr class="separator:a6f5efd4328bf437d1f695a5fed068b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0837a8efb2905e25c2c680500ebcbfe1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a0837a8efb2905e25c2c680500ebcbfe1">BNDEND</a></td></tr>
<tr class="memdesc:a0837a8efb2905e25c2c680500ebcbfe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x005C: Buffer boundary end register  <a href="#a0837a8efb2905e25c2c680500ebcbfe1">More...</a><br /></td></tr>
<tr class="separator:a0837a8efb2905e25c2c680500ebcbfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfcef222ab6b99a14f562d8fd7c340f2"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#acfcef222ab6b99a14f562d8fd7c340f2">EVSAMP</a></td></tr>
<tr class="memdesc:acfcef222ab6b99a14f562d8fd7c340f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0060: Group 0 sample window register  <a href="#acfcef222ab6b99a14f562d8fd7c340f2">More...</a><br /></td></tr>
<tr class="separator:acfcef222ab6b99a14f562d8fd7c340f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee6a3eada344f65d1ab31bb712021b5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#acee6a3eada344f65d1ab31bb712021b5">G1SAMP</a></td></tr>
<tr class="memdesc:acee6a3eada344f65d1ab31bb712021b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0064: Group 1 sample window register  <a href="#acee6a3eada344f65d1ab31bb712021b5">More...</a><br /></td></tr>
<tr class="separator:acee6a3eada344f65d1ab31bb712021b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642ae1f430d2df8d025ab4779406d744"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a642ae1f430d2df8d025ab4779406d744">G2SAMP</a></td></tr>
<tr class="memdesc:a642ae1f430d2df8d025ab4779406d744"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0068: Group 2 sample window register  <a href="#a642ae1f430d2df8d025ab4779406d744">More...</a><br /></td></tr>
<tr class="separator:a642ae1f430d2df8d025ab4779406d744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb1b6a948b7fe114d408c33b9f6d7b2"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a3bb1b6a948b7fe114d408c33b9f6d7b2">EVSR</a></td></tr>
<tr class="memdesc:a3bb1b6a948b7fe114d408c33b9f6d7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x006C: Group 0 status register  <a href="#a3bb1b6a948b7fe114d408c33b9f6d7b2">More...</a><br /></td></tr>
<tr class="separator:a3bb1b6a948b7fe114d408c33b9f6d7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffb6e57ace904429c2a15295184c48a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a9ffb6e57ace904429c2a15295184c48a">G1SR</a></td></tr>
<tr class="memdesc:a9ffb6e57ace904429c2a15295184c48a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0070: Group 1 status register  <a href="#a9ffb6e57ace904429c2a15295184c48a">More...</a><br /></td></tr>
<tr class="separator:a9ffb6e57ace904429c2a15295184c48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeade5dbcfd34f307218a1019534c12c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#aaeade5dbcfd34f307218a1019534c12c">G2SR</a></td></tr>
<tr class="memdesc:aaeade5dbcfd34f307218a1019534c12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0074: Group 2 status register  <a href="#aaeade5dbcfd34f307218a1019534c12c">More...</a><br /></td></tr>
<tr class="separator:aaeade5dbcfd34f307218a1019534c12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a727225072af759c30bcfab3fea8d3"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a51a727225072af759c30bcfab3fea8d3">GxSEL</a> [3U]</td></tr>
<tr class="memdesc:a51a727225072af759c30bcfab3fea8d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0078-0x007C: Group 0-2 channel select register  <a href="#a51a727225072af759c30bcfab3fea8d3">More...</a><br /></td></tr>
<tr class="separator:a51a727225072af759c30bcfab3fea8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abff9bb3565a9aa2ee103394dd1335689"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#abff9bb3565a9aa2ee103394dd1335689">CALR</a></td></tr>
<tr class="memdesc:abff9bb3565a9aa2ee103394dd1335689"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0084: Calibration register  <a href="#abff9bb3565a9aa2ee103394dd1335689">More...</a><br /></td></tr>
<tr class="separator:abff9bb3565a9aa2ee103394dd1335689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad090183f86ba45007af363f56a3b7fe7"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#ad090183f86ba45007af363f56a3b7fe7">SMSTATE</a></td></tr>
<tr class="memdesc:ad090183f86ba45007af363f56a3b7fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0088: State machine state register  <a href="#ad090183f86ba45007af363f56a3b7fe7">More...</a><br /></td></tr>
<tr class="separator:ad090183f86ba45007af363f56a3b7fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebef34297fa79d72eeffb2987b4eafa1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#aebef34297fa79d72eeffb2987b4eafa1">LASTCONV</a></td></tr>
<tr class="memdesc:aebef34297fa79d72eeffb2987b4eafa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x008C: Last conversion register  <a href="#aebef34297fa79d72eeffb2987b4eafa1">More...</a><br /></td></tr>
<tr class="separator:aebef34297fa79d72eeffb2987b4eafa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4d9a7421efda0eacc72398f686263b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a842123fc7fa03a3e3c63a1de409c7336"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structadc_base.html#a4854a201915df348edad1d26a5044bbc">BUF0</a></td></tr>
<tr class="memdesc:a842123fc7fa03a3e3c63a1de409c7336"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0090,0x00B0,0x00D0: Group 0-2 result buffer 1 register  <a href="#a842123fc7fa03a3e3c63a1de409c7336">More...</a><br /></td></tr>
<tr class="separator:a842123fc7fa03a3e3c63a1de409c7336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef108fc9ed1ff2d1b66be6699e27ba0"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structadc_base.html#afe8da86351dd257fae4a21ab941c6573">BUF1</a></td></tr>
<tr class="memdesc:a4ef108fc9ed1ff2d1b66be6699e27ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0094,0x00B4,0x00D4: Group 0-2 result buffer 1 register  <a href="#a4ef108fc9ed1ff2d1b66be6699e27ba0">More...</a><br /></td></tr>
<tr class="separator:a4ef108fc9ed1ff2d1b66be6699e27ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab547842ac1198be17177d50863d30cb2"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structadc_base.html#a5c236519869615b9242f85c3dc4941c9">BUF2</a></td></tr>
<tr class="memdesc:ab547842ac1198be17177d50863d30cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0098,0x00B8,0x00D8: Group 0-2 result buffer 2 register  <a href="#ab547842ac1198be17177d50863d30cb2">More...</a><br /></td></tr>
<tr class="separator:ab547842ac1198be17177d50863d30cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68f8d3e4e55292e6f03967024b995f3"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structadc_base.html#af078cb6f13e9a6d4abbbeb7b71c5f96c">BUF3</a></td></tr>
<tr class="memdesc:ad68f8d3e4e55292e6f03967024b995f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x009C,0x00BC,0x00DC: Group 0-2 result buffer 3 register  <a href="#ad68f8d3e4e55292e6f03967024b995f3">More...</a><br /></td></tr>
<tr class="separator:ad68f8d3e4e55292e6f03967024b995f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf991d57d8fbc8d498ade0dadb1e308"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structadc_base.html#a179870fd43205662c08248db998b8ec0">BUF4</a></td></tr>
<tr class="memdesc:a3cf991d57d8fbc8d498ade0dadb1e308"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00A0,0x00C0,0x00E0: Group 0-2 result buffer 4 register  <a href="#a3cf991d57d8fbc8d498ade0dadb1e308">More...</a><br /></td></tr>
<tr class="separator:a3cf991d57d8fbc8d498ade0dadb1e308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701723f43c6ba5901d8ce6686285dc84"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structadc_base.html#afa0e9e143e9a5931ff89e84d2cbbab16">BUF5</a></td></tr>
<tr class="memdesc:a701723f43c6ba5901d8ce6686285dc84"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00A4,0x00C4,0x00E4: Group 0-2 result buffer 5 register  <a href="#a701723f43c6ba5901d8ce6686285dc84">More...</a><br /></td></tr>
<tr class="separator:a701723f43c6ba5901d8ce6686285dc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2fc29ce87187ee46f1f6f9410fc286"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structadc_base.html#aa0db15050857e545538e7f3386741649">BUF6</a></td></tr>
<tr class="memdesc:a8a2fc29ce87187ee46f1f6f9410fc286"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00A8,0x00C8,0x00E8: Group 0-2 result buffer 6 register  <a href="#a8a2fc29ce87187ee46f1f6f9410fc286">More...</a><br /></td></tr>
<tr class="separator:a8a2fc29ce87187ee46f1f6f9410fc286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f65bb9834db4865686ddefa620d545"><td class="memItemLeft" >&#160;&#160;&#160;Luint32&#160;&#160;&#160;<a class="el" href="structadc_base.html#a514711b139003cdc9ff61a5799af3175">BUF7</a></td></tr>
<tr class="memdesc:a21f65bb9834db4865686ddefa620d545"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00AC,0x00CC,0x00EC: Group 0-2 result buffer 7 register  <a href="#a21f65bb9834db4865686ddefa620d545">More...</a><br /></td></tr>
<tr class="separator:a21f65bb9834db4865686ddefa620d545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4d9a7421efda0eacc72398f686263b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a9c4d9a7421efda0eacc72398f686263b">GxBUF</a> [3U]</td></tr>
<tr class="separator:a9c4d9a7421efda0eacc72398f686263b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24115c209acaa6bcee184cbaf950bea8"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a24115c209acaa6bcee184cbaf950bea8">EVEMUBUFFER</a></td></tr>
<tr class="memdesc:a24115c209acaa6bcee184cbaf950bea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00F0: Group 0 emulation result buffer  <a href="#a24115c209acaa6bcee184cbaf950bea8">More...</a><br /></td></tr>
<tr class="separator:a24115c209acaa6bcee184cbaf950bea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00356108aa36c9aaaf52ba2355ea70ad"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a00356108aa36c9aaaf52ba2355ea70ad">G1EMUBUFFER</a></td></tr>
<tr class="memdesc:a00356108aa36c9aaaf52ba2355ea70ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00F4: Group 1 emulation result buffer  <a href="#a00356108aa36c9aaaf52ba2355ea70ad">More...</a><br /></td></tr>
<tr class="separator:a00356108aa36c9aaaf52ba2355ea70ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdcbd42b2404854259830de262d36ea2"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#afdcbd42b2404854259830de262d36ea2">G2EMUBUFFER</a></td></tr>
<tr class="memdesc:afdcbd42b2404854259830de262d36ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00F8: Group 2 emulation result buffer  <a href="#afdcbd42b2404854259830de262d36ea2">More...</a><br /></td></tr>
<tr class="separator:afdcbd42b2404854259830de262d36ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0009a3882c22b9715573fb9d6babde"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#aaf0009a3882c22b9715573fb9d6babde">EVTDIR</a></td></tr>
<tr class="memdesc:aaf0009a3882c22b9715573fb9d6babde"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00FC: Event pin direction register  <a href="#aaf0009a3882c22b9715573fb9d6babde">More...</a><br /></td></tr>
<tr class="separator:aaf0009a3882c22b9715573fb9d6babde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6ab9171d7fc2c70196531fef0cdcf0"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a3f6ab9171d7fc2c70196531fef0cdcf0">EVTOUT</a></td></tr>
<tr class="memdesc:a3f6ab9171d7fc2c70196531fef0cdcf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0100: Event pin digital output register  <a href="#a3f6ab9171d7fc2c70196531fef0cdcf0">More...</a><br /></td></tr>
<tr class="separator:a3f6ab9171d7fc2c70196531fef0cdcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c9c783c35992698543854fc9c45183"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a47c9c783c35992698543854fc9c45183">EVTIN</a></td></tr>
<tr class="memdesc:a47c9c783c35992698543854fc9c45183"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0104: Event pin digital input register  <a href="#a47c9c783c35992698543854fc9c45183">More...</a><br /></td></tr>
<tr class="separator:a47c9c783c35992698543854fc9c45183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b1348d604e765f8ad5e6740b3e4852"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#ad2b1348d604e765f8ad5e6740b3e4852">EVTSET</a></td></tr>
<tr class="memdesc:ad2b1348d604e765f8ad5e6740b3e4852"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0108: Event pin set register  <a href="#ad2b1348d604e765f8ad5e6740b3e4852">More...</a><br /></td></tr>
<tr class="separator:ad2b1348d604e765f8ad5e6740b3e4852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdf7ecde3f8e684956f0c682fa1ff3f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a7fdf7ecde3f8e684956f0c682fa1ff3f">EVTCLR</a></td></tr>
<tr class="memdesc:a7fdf7ecde3f8e684956f0c682fa1ff3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x010C: Event pin clear register  <a href="#a7fdf7ecde3f8e684956f0c682fa1ff3f">More...</a><br /></td></tr>
<tr class="separator:a7fdf7ecde3f8e684956f0c682fa1ff3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd4d4103d50d973badafa6f62d8b14e"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#abcd4d4103d50d973badafa6f62d8b14e">EVTPDR</a></td></tr>
<tr class="memdesc:abcd4d4103d50d973badafa6f62d8b14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0110: Event pin open drain register  <a href="#abcd4d4103d50d973badafa6f62d8b14e">More...</a><br /></td></tr>
<tr class="separator:abcd4d4103d50d973badafa6f62d8b14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3bddded7fba74cd922b5cf44fb9b533"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#ac3bddded7fba74cd922b5cf44fb9b533">EVTDIS</a></td></tr>
<tr class="memdesc:ac3bddded7fba74cd922b5cf44fb9b533"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0114: Event pin pull disable register  <a href="#ac3bddded7fba74cd922b5cf44fb9b533">More...</a><br /></td></tr>
<tr class="separator:ac3bddded7fba74cd922b5cf44fb9b533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53bba896ff50568e0e4311572b0841d2"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a53bba896ff50568e0e4311572b0841d2">EVTPSEL</a></td></tr>
<tr class="memdesc:a53bba896ff50568e0e4311572b0841d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0118: Event pin pull select register  <a href="#a53bba896ff50568e0e4311572b0841d2">More...</a><br /></td></tr>
<tr class="separator:a53bba896ff50568e0e4311572b0841d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10de5bc72e96151b438c449ecc036e6a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a10de5bc72e96151b438c449ecc036e6a">EVSAMPDISEN</a></td></tr>
<tr class="memdesc:a10de5bc72e96151b438c449ecc036e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x011C: Group 0 sample discharge register  <a href="#a10de5bc72e96151b438c449ecc036e6a">More...</a><br /></td></tr>
<tr class="separator:a10de5bc72e96151b438c449ecc036e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0750887d5bb31b8901b397f572022c8"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#ad0750887d5bb31b8901b397f572022c8">G1SAMPDISEN</a></td></tr>
<tr class="memdesc:ad0750887d5bb31b8901b397f572022c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0120: Group 1 sample discharge register  <a href="#ad0750887d5bb31b8901b397f572022c8">More...</a><br /></td></tr>
<tr class="separator:ad0750887d5bb31b8901b397f572022c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd59699308f58937ea02c7379aea476"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a5dd59699308f58937ea02c7379aea476">G2SAMPDISEN</a></td></tr>
<tr class="memdesc:a5dd59699308f58937ea02c7379aea476"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0124: Group 2 sample discharge register  <a href="#a5dd59699308f58937ea02c7379aea476">More...</a><br /></td></tr>
<tr class="separator:a5dd59699308f58937ea02c7379aea476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5d0796c6460d1405356ef9a22ee443"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a4a5d0796c6460d1405356ef9a22ee443">MAGINTCR1</a></td></tr>
<tr class="memdesc:a4a5d0796c6460d1405356ef9a22ee443"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0128: Magnitude interrupt control register 1  <a href="#a4a5d0796c6460d1405356ef9a22ee443">More...</a><br /></td></tr>
<tr class="separator:a4a5d0796c6460d1405356ef9a22ee443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b39be2edb8dc0602cdf06dbc4dac2bc"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a3b39be2edb8dc0602cdf06dbc4dac2bc">MAGINT1MASK</a></td></tr>
<tr class="memdesc:a3b39be2edb8dc0602cdf06dbc4dac2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x012C: Magnitude interrupt mask register 1  <a href="#a3b39be2edb8dc0602cdf06dbc4dac2bc">More...</a><br /></td></tr>
<tr class="separator:a3b39be2edb8dc0602cdf06dbc4dac2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad2ba0f8af4c37281afa83f20e0bf48"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a4ad2ba0f8af4c37281afa83f20e0bf48">MAGINTCR2</a></td></tr>
<tr class="memdesc:a4ad2ba0f8af4c37281afa83f20e0bf48"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0130: Magnitude interrupt control register 2  <a href="#a4ad2ba0f8af4c37281afa83f20e0bf48">More...</a><br /></td></tr>
<tr class="separator:a4ad2ba0f8af4c37281afa83f20e0bf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801fa1568fb610f76acabd48a1855a6a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a801fa1568fb610f76acabd48a1855a6a">MAGINT2MASK</a></td></tr>
<tr class="memdesc:a801fa1568fb610f76acabd48a1855a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0134: Magnitude interrupt mask register 2  <a href="#a801fa1568fb610f76acabd48a1855a6a">More...</a><br /></td></tr>
<tr class="separator:a801fa1568fb610f76acabd48a1855a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78d77d0bc030d291fe02cb66df007e0"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#ac78d77d0bc030d291fe02cb66df007e0">MAGINTCR3</a></td></tr>
<tr class="memdesc:ac78d77d0bc030d291fe02cb66df007e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0138: Magnitude interrupt control register 3  <a href="#ac78d77d0bc030d291fe02cb66df007e0">More...</a><br /></td></tr>
<tr class="separator:ac78d77d0bc030d291fe02cb66df007e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a0b51abeb789e71c85a80626a18a0a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a84a0b51abeb789e71c85a80626a18a0a">MAGINT3MASK</a></td></tr>
<tr class="memdesc:a84a0b51abeb789e71c85a80626a18a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x013C: Magnitude interrupt mask register 3  <a href="#a84a0b51abeb789e71c85a80626a18a0a">More...</a><br /></td></tr>
<tr class="separator:a84a0b51abeb789e71c85a80626a18a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9527fbb2db24dbc1742671ab9109bd39"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a9527fbb2db24dbc1742671ab9109bd39">rsvd1</a></td></tr>
<tr class="memdesc:a9527fbb2db24dbc1742671ab9109bd39"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0140: Reserved  <a href="#a9527fbb2db24dbc1742671ab9109bd39">More...</a><br /></td></tr>
<tr class="separator:a9527fbb2db24dbc1742671ab9109bd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a41de15b8222a0a7896f300093fde81"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a3a41de15b8222a0a7896f300093fde81">rsvd2</a></td></tr>
<tr class="memdesc:a3a41de15b8222a0a7896f300093fde81"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0144: Reserved  <a href="#a3a41de15b8222a0a7896f300093fde81">More...</a><br /></td></tr>
<tr class="separator:a3a41de15b8222a0a7896f300093fde81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fea92731f513e32557fb0e99408e36"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#aa0fea92731f513e32557fb0e99408e36">rsvd3</a></td></tr>
<tr class="memdesc:aa0fea92731f513e32557fb0e99408e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0148: Reserved  <a href="#aa0fea92731f513e32557fb0e99408e36">More...</a><br /></td></tr>
<tr class="separator:aa0fea92731f513e32557fb0e99408e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec264b08db0ba3d253be41494f841bb"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a0ec264b08db0ba3d253be41494f841bb">rsvd4</a></td></tr>
<tr class="memdesc:a0ec264b08db0ba3d253be41494f841bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x014C: Reserved  <a href="#a0ec264b08db0ba3d253be41494f841bb">More...</a><br /></td></tr>
<tr class="separator:a0ec264b08db0ba3d253be41494f841bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476900f785d1203e02968767b5a51cdb"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a476900f785d1203e02968767b5a51cdb">rsvd5</a></td></tr>
<tr class="memdesc:a476900f785d1203e02968767b5a51cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0150: Reserved  <a href="#a476900f785d1203e02968767b5a51cdb">More...</a><br /></td></tr>
<tr class="separator:a476900f785d1203e02968767b5a51cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc80d55363ccc43a7443711048ed762"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a8fc80d55363ccc43a7443711048ed762">rsvd6</a></td></tr>
<tr class="memdesc:a8fc80d55363ccc43a7443711048ed762"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0154: Reserved  <a href="#a8fc80d55363ccc43a7443711048ed762">More...</a><br /></td></tr>
<tr class="separator:a8fc80d55363ccc43a7443711048ed762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a822f6af84b0fefb2924c029a8af67d7a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a822f6af84b0fefb2924c029a8af67d7a">MAGTHRINTENASET</a></td></tr>
<tr class="memdesc:a822f6af84b0fefb2924c029a8af67d7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0158: Magnitude interrupt set register  <a href="#a822f6af84b0fefb2924c029a8af67d7a">More...</a><br /></td></tr>
<tr class="separator:a822f6af84b0fefb2924c029a8af67d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04ec8b5cfa1d8e5680800e29cf8f404"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#aa04ec8b5cfa1d8e5680800e29cf8f404">MAGTHRINTENACLR</a></td></tr>
<tr class="memdesc:aa04ec8b5cfa1d8e5680800e29cf8f404"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x015C: Magnitude interrupt clear register  <a href="#aa04ec8b5cfa1d8e5680800e29cf8f404">More...</a><br /></td></tr>
<tr class="separator:aa04ec8b5cfa1d8e5680800e29cf8f404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d8e482641576e73a96694fc9d3c166"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a01d8e482641576e73a96694fc9d3c166">MAGTHRINTFLG</a></td></tr>
<tr class="memdesc:a01d8e482641576e73a96694fc9d3c166"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0160: Magnitude interrupt flag register  <a href="#a01d8e482641576e73a96694fc9d3c166">More...</a><br /></td></tr>
<tr class="separator:a01d8e482641576e73a96694fc9d3c166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73745d571057b48922f592c6d2e5af13"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a73745d571057b48922f592c6d2e5af13">MAGTHRINTOFFSET</a></td></tr>
<tr class="memdesc:a73745d571057b48922f592c6d2e5af13"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0164: Magnitude interrupt offset register  <a href="#a73745d571057b48922f592c6d2e5af13">More...</a><br /></td></tr>
<tr class="separator:a73745d571057b48922f592c6d2e5af13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac124bd5ad2328bfa07fb293b05c02410"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#ac124bd5ad2328bfa07fb293b05c02410">GxFIFORESETCR</a> [3U]</td></tr>
<tr class="memdesc:ac124bd5ad2328bfa07fb293b05c02410"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0168,0x016C,0x0170: Group 0-2 fifo reset register  <a href="#ac124bd5ad2328bfa07fb293b05c02410">More...</a><br /></td></tr>
<tr class="separator:ac124bd5ad2328bfa07fb293b05c02410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46fb5b9fdd897458cb758e92a46d3bff"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a46fb5b9fdd897458cb758e92a46d3bff">EVRAMADDR</a></td></tr>
<tr class="memdesc:a46fb5b9fdd897458cb758e92a46d3bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0174: Group 0 RAM pointer register  <a href="#a46fb5b9fdd897458cb758e92a46d3bff">More...</a><br /></td></tr>
<tr class="separator:a46fb5b9fdd897458cb758e92a46d3bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f3232adeb928cc62df72151dcb4d02"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a31f3232adeb928cc62df72151dcb4d02">G1RAMADDR</a></td></tr>
<tr class="memdesc:a31f3232adeb928cc62df72151dcb4d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0178: Group 1 RAM pointer register  <a href="#a31f3232adeb928cc62df72151dcb4d02">More...</a><br /></td></tr>
<tr class="separator:a31f3232adeb928cc62df72151dcb4d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f0431cee64c236d177e6e287b53105"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a90f0431cee64c236d177e6e287b53105">G2RAMADDR</a></td></tr>
<tr class="memdesc:a90f0431cee64c236d177e6e287b53105"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x017C: Group 2 RAM pointer register  <a href="#a90f0431cee64c236d177e6e287b53105">More...</a><br /></td></tr>
<tr class="separator:a90f0431cee64c236d177e6e287b53105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e67035aa48a6736278315ac8f3d6ba4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#a1e67035aa48a6736278315ac8f3d6ba4">PARCR</a></td></tr>
<tr class="memdesc:a1e67035aa48a6736278315ac8f3d6ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0180: Parity control register  <a href="#a1e67035aa48a6736278315ac8f3d6ba4">More...</a><br /></td></tr>
<tr class="separator:a1e67035aa48a6736278315ac8f3d6ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37bb27a0c2eca2ec9c033411d1feac4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#ac37bb27a0c2eca2ec9c033411d1feac4">PARADDR</a></td></tr>
<tr class="memdesc:ac37bb27a0c2eca2ec9c033411d1feac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0184: Parity error address register  <a href="#ac37bb27a0c2eca2ec9c033411d1feac4">More...</a><br /></td></tr>
<tr class="separator:ac37bb27a0c2eca2ec9c033411d1feac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc25a370c6566ab57e5b1fb891b8766"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc_base.html#abcc25a370c6566ab57e5b1fb891b8766">PWRUPDLYCTRL</a></td></tr>
<tr class="memdesc:abcc25a370c6566ab57e5b1fb891b8766"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0188: Power-Up delay control register  <a href="#abcc25a370c6566ab57e5b1fb891b8766">More...</a><br /></td></tr>
<tr class="separator:abcc25a370c6566ab57e5b1fb891b8766"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ADC Register Frame Definition. </p>
<p>This type is used to access the ADC Registers. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a6f5efd4328bf437d1f695a5fed068b6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BNDCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0058: Buffer boundary control register </p>

</div>
</div>
<a class="anchor" id="a0837a8efb2905e25c2c680500ebcbfe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BNDEND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x005C: Buffer boundary end register </p>

</div>
</div>
<a class="anchor" id="a4854a201915df348edad1d26a5044bbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BUF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0090,0x00B0,0x00D0: Group 0-2 result buffer 1 register </p>

</div>
</div>
<a class="anchor" id="afe8da86351dd257fae4a21ab941c6573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BUF1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0094,0x00B4,0x00D4: Group 0-2 result buffer 1 register </p>

</div>
</div>
<a class="anchor" id="a5c236519869615b9242f85c3dc4941c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BUF2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0098,0x00B8,0x00D8: Group 0-2 result buffer 2 register </p>

</div>
</div>
<a class="anchor" id="af078cb6f13e9a6d4abbbeb7b71c5f96c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BUF3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x009C,0x00BC,0x00DC: Group 0-2 result buffer 3 register </p>

</div>
</div>
<a class="anchor" id="a179870fd43205662c08248db998b8ec0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BUF4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00A0,0x00C0,0x00E0: Group 0-2 result buffer 4 register </p>

</div>
</div>
<a class="anchor" id="afa0e9e143e9a5931ff89e84d2cbbab16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BUF5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00A4,0x00C4,0x00E4: Group 0-2 result buffer 5 register </p>

</div>
</div>
<a class="anchor" id="aa0db15050857e545538e7f3386741649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BUF6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00A8,0x00C8,0x00E8: Group 0-2 result buffer 6 register </p>

</div>
</div>
<a class="anchor" id="a514711b139003cdc9ff61a5799af3175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::BUF7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00AC,0x00CC,0x00EC: Group 0-2 result buffer 7 register </p>

</div>
</div>
<a class="anchor" id="a1175c95c1d908190ad581a039a1e20cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::CALCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x000C: Calibration control register </p>

</div>
</div>
<a class="anchor" id="abff9bb3565a9aa2ee103394dd1335689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::CALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0084: Calibration register </p>

</div>
</div>
<a class="anchor" id="a00c601106421da1267eb59964d9574ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::CLOCKCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0008: Clock control register </p>

</div>
</div>
<a class="anchor" id="a24c619652b5f7fc3aa28d314acf9f9a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVDMACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x004C: Group 0 DMA control register </p>

</div>
</div>
<a class="anchor" id="a24115c209acaa6bcee184cbaf950bea8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVEMUBUFFER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00F0: Group 0 emulation result buffer </p>

</div>
</div>
<a class="anchor" id="a46fb5b9fdd897458cb758e92a46d3bff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVRAMADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0174: Group 0 RAM pointer register </p>

</div>
</div>
<a class="anchor" id="acfcef222ab6b99a14f562d8fd7c340f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVSAMP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0060: Group 0 sample window register </p>

</div>
</div>
<a class="anchor" id="a10de5bc72e96151b438c449ecc036e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVSAMPDISEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x011C: Group 0 sample discharge register </p>

</div>
</div>
<a class="anchor" id="a3bb1b6a948b7fe114d408c33b9f6d7b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x006C: Group 0 status register </p>

</div>
</div>
<a class="anchor" id="ae256a7a8861fed510bb291bcbb03f5ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVSRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x001C: Group 0 trigger source control register </p>

</div>
</div>
<a class="anchor" id="a7fdf7ecde3f8e684956f0c682fa1ff3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x010C: Event pin clear register </p>

</div>
</div>
<a class="anchor" id="aaf0009a3882c22b9715573fb9d6babde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVTDIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00FC: Event pin direction register </p>

</div>
</div>
<a class="anchor" id="ac3bddded7fba74cd922b5cf44fb9b533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVTDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0114: Event pin pull disable register </p>

</div>
</div>
<a class="anchor" id="a47c9c783c35992698543854fc9c45183"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVTIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0104: Event pin digital input register </p>

</div>
</div>
<a class="anchor" id="a3f6ab9171d7fc2c70196531fef0cdcf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVTOUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0100: Event pin digital output register </p>

</div>
</div>
<a class="anchor" id="abcd4d4103d50d973badafa6f62d8b14e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVTPDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0110: Event pin open drain register </p>

</div>
</div>
<a class="anchor" id="a53bba896ff50568e0e4311572b0841d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVTPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0118: Event pin pull select register </p>

</div>
</div>
<a class="anchor" id="ad2b1348d604e765f8ad5e6740b3e4852"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::EVTSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0108: Event pin set register </p>

</div>
</div>
<a class="anchor" id="a301d7aebc77f124a19efb6b335935f25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G1DMACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0050: Group 1 DMA control register </p>

</div>
</div>
<a class="anchor" id="a00356108aa36c9aaaf52ba2355ea70ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G1EMUBUFFER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00F4: Group 1 emulation result buffer </p>

</div>
</div>
<a class="anchor" id="a31f3232adeb928cc62df72151dcb4d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G1RAMADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0178: Group 1 RAM pointer register </p>

</div>
</div>
<a class="anchor" id="acee6a3eada344f65d1ab31bb712021b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G1SAMP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0064: Group 1 sample window register </p>

</div>
</div>
<a class="anchor" id="ad0750887d5bb31b8901b397f572022c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G1SAMPDISEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0120: Group 1 sample discharge register </p>

</div>
</div>
<a class="anchor" id="a9ffb6e57ace904429c2a15295184c48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G1SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0070: Group 1 status register </p>

</div>
</div>
<a class="anchor" id="a8ba68b10db9d7d92014f005f1b778a88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G1SRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0020: Group 1 trigger source control register </p>

</div>
</div>
<a class="anchor" id="a5638ce0680a64659b12575970bc67f77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G2DMACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0054: Group 2 DMA control register </p>

</div>
</div>
<a class="anchor" id="afdcbd42b2404854259830de262d36ea2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G2EMUBUFFER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00F8: Group 2 emulation result buffer </p>

</div>
</div>
<a class="anchor" id="a90f0431cee64c236d177e6e287b53105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G2RAMADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x017C: Group 2 RAM pointer register </p>

</div>
</div>
<a class="anchor" id="a642ae1f430d2df8d025ab4779406d744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G2SAMP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0068: Group 2 sample window register </p>

</div>
</div>
<a class="anchor" id="a5dd59699308f58937ea02c7379aea476"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G2SAMPDISEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0124: Group 2 sample discharge register </p>

</div>
</div>
<a class="anchor" id="aaeade5dbcfd34f307218a1019534c12c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G2SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0074: Group 2 status register </p>

</div>
</div>
<a class="anchor" id="a3f8c0830d1815c0033b2c7d7d74eae13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::G2SRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0024: Group 2 trigger source control register </p>

</div>
</div>
<a class="anchor" id="a9c4d9a7421efda0eacc72398f686263b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   adcBase::GxBUF[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac124bd5ad2328bfa07fb293b05c02410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::GxFIFORESETCR[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0168,0x016C,0x0170: Group 0-2 fifo reset register </p>

</div>
</div>
<a class="anchor" id="a860014d2c686c04a3e06b1a6c8cdb77a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::GxINTCR[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0040-0x0048: Group 0-2 interrupt threshold register </p>

</div>
</div>
<a class="anchor" id="a90f9743bd8d1fce9437d8048adf6dbb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::GxINTENA[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0028,0x002C,0x0030: Group 0-2 interrupt enable register </p>

</div>
</div>
<a class="anchor" id="a95dc2d8150f599da18e7cc9f6ca1831b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::GxINTFLG[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0034,0x0038,0x003C: Group 0-2 interrupt flag register </p>

</div>
</div>
<a class="anchor" id="a2e4c31521da0eabded8dd8685fd22edb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::GxMODECR[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0010,0x0014,0x0018: Group 0-2 mode control register </p>

</div>
</div>
<a class="anchor" id="a51a727225072af759c30bcfab3fea8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::GxSEL[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0078-0x007C: Group 0-2 channel select register </p>

</div>
</div>
<a class="anchor" id="aebef34297fa79d72eeffb2987b4eafa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::LASTCONV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x008C: Last conversion register </p>

</div>
</div>
<a class="anchor" id="a3b39be2edb8dc0602cdf06dbc4dac2bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGINT1MASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x012C: Magnitude interrupt mask register 1 </p>

</div>
</div>
<a class="anchor" id="a801fa1568fb610f76acabd48a1855a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGINT2MASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0134: Magnitude interrupt mask register 2 </p>

</div>
</div>
<a class="anchor" id="a84a0b51abeb789e71c85a80626a18a0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGINT3MASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x013C: Magnitude interrupt mask register 3 </p>

</div>
</div>
<a class="anchor" id="a4a5d0796c6460d1405356ef9a22ee443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGINTCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0128: Magnitude interrupt control register 1 </p>

</div>
</div>
<a class="anchor" id="a4ad2ba0f8af4c37281afa83f20e0bf48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGINTCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0130: Magnitude interrupt control register 2 </p>

</div>
</div>
<a class="anchor" id="ac78d77d0bc030d291fe02cb66df007e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGINTCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0138: Magnitude interrupt control register 3 </p>

</div>
</div>
<a class="anchor" id="aa04ec8b5cfa1d8e5680800e29cf8f404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGTHRINTENACLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x015C: Magnitude interrupt clear register </p>

</div>
</div>
<a class="anchor" id="a822f6af84b0fefb2924c029a8af67d7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGTHRINTENASET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0158: Magnitude interrupt set register </p>

</div>
</div>
<a class="anchor" id="a01d8e482641576e73a96694fc9d3c166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGTHRINTFLG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0160: Magnitude interrupt flag register </p>

</div>
</div>
<a class="anchor" id="a73745d571057b48922f592c6d2e5af13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::MAGTHRINTOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0164: Magnitude interrupt offset register </p>

</div>
</div>
<a class="anchor" id="a37062db997c7fbd4054314fec0baa6e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::OPMODECR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac37bb27a0c2eca2ec9c033411d1feac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::PARADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0184: Parity error address register </p>

</div>
</div>
<a class="anchor" id="a1e67035aa48a6736278315ac8f3d6ba4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::PARCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0180: Parity control register </p>

</div>
</div>
<a class="anchor" id="abcc25a370c6566ab57e5b1fb891b8766"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::PWRUPDLYCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0188: Power-Up delay control register </p>

</div>
</div>
<a class="anchor" id="a5e7bd36ac75534241cf6ace95f6c7d81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::RSTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 0x0000: Reset control register </p>
<p>0x0004: Operating mode control register </p>

</div>
</div>
<a class="anchor" id="a9527fbb2db24dbc1742671ab9109bd39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::rsvd1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0140: Reserved </p>

</div>
</div>
<a class="anchor" id="a3a41de15b8222a0a7896f300093fde81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::rsvd2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0144: Reserved </p>

</div>
</div>
<a class="anchor" id="aa0fea92731f513e32557fb0e99408e36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::rsvd3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0148: Reserved </p>

</div>
</div>
<a class="anchor" id="a0ec264b08db0ba3d253be41494f841bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::rsvd4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x014C: Reserved </p>

</div>
</div>
<a class="anchor" id="a476900f785d1203e02968767b5a51cdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::rsvd5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0150: Reserved </p>

</div>
</div>
<a class="anchor" id="a8fc80d55363ccc43a7443711048ed762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::rsvd6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0154: Reserved </p>

</div>
</div>
<a class="anchor" id="ad090183f86ba45007af363f56a3b7fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 adcBase::SMSTATE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0088: State machine state register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COMMON_CODE/RM4/LCCM414__RM4__ADC/<a class="el" href="rm4__adc____private_8h_source.html">rm4_adc__private.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structadc_base.html">adcBase</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
