0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.gen/sources_1/bd/wyj_test_3_4/hdl/wyj_test_3_4_wrapper.v,1745726059,verilog,,,,wyj_test_3_4_wrapper,,,,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_ls163_0_0/sim/wyj_test_3_4_ls163_0_0.v,1745726059,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_ls163_0_1/sim/wyj_test_3_4_ls163_0_1.v,,wyj_test_3_4_ls163_0_0,,,,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_ls163_0_1/sim/wyj_test_3_4_ls163_0_1.v,1745726059,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/sim/wyj_test_3_4.v,,wyj_test_3_4_ls163_0_1,,,,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_0/sim/wyj_test_3_4_util_vector_logic_0_0.v,1745726059,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_1/sim/wyj_test_3_4_util_vector_logic_0_1.v,,wyj_test_3_4_util_vector_logic_0_0,,,,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_1/sim/wyj_test_3_4_util_vector_logic_0_1.v,1745726059,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_2/sim/wyj_test_3_4_util_vector_logic_0_2.v,,wyj_test_3_4_util_vector_logic_0_1,,,,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_2/sim/wyj_test_3_4_util_vector_logic_0_2.v,1745726059,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_3/sim/wyj_test_3_4_util_vector_logic_0_3.v,,wyj_test_3_4_util_vector_logic_0_2,,,,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_3/sim/wyj_test_3_4_util_vector_logic_0_3.v,1745726059,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ipshared/77b9/ip_74ls163.v,,wyj_test_3_4_util_vector_logic_0_3,,,,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ipshared/77b9/ip_74ls163.v,1745726059,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_ls163_0_0/sim/wyj_test_3_4_ls163_0_0.v,,ls163,,,,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/sim/wyj_test_3_4.v,1745726059,verilog,,C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.gen/sources_1/bd/wyj_test_3_4/hdl/wyj_test_3_4_wrapper.v,,wyj_test_3_4,,,,,,,,
C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
