# 4x4-Multiplier-VHDL
I have created 4x4-Multiplier-VHDL model  built for running on an FPGA, which uses two single-port memories with 4 positions of 16 bits each for the input matrices and one single-port memory.
