// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sobel_accel_xFSobel3x3_3_1_16_4_s (
        ap_clk,
        ap_rst,
        src_buf1_0_val,
        src_buf1_1_val,
        src_buf1_2_val,
        src_buf2_0_val,
        src_buf2_2_val,
        src_buf3_0_val,
        src_buf3_1_val,
        src_buf3_2_val,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [23:0] src_buf1_0_val;
input  [23:0] src_buf1_1_val;
input  [23:0] src_buf1_2_val;
input  [23:0] src_buf2_0_val;
input  [23:0] src_buf2_2_val;
input  [23:0] src_buf3_0_val;
input  [23:0] src_buf3_1_val;
input  [23:0] src_buf3_2_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;

wire   [14:0] grp_xFGradientX3x3_16_4_s_fu_82_m0_val;
wire   [7:0] grp_xFGradientX3x3_16_4_s_fu_82_m2_val;
wire   [15:0] grp_xFGradientX3x3_16_4_s_fu_82_ap_return;
reg    grp_xFGradientX3x3_16_4_s_fu_82_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call17;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call17;
wire    ap_block_pp0_stage0_11001_ignoreCallOp20;
wire   [7:0] grp_xFGradientX3x3_16_4_s_fu_92_t2_val;
wire   [14:0] grp_xFGradientX3x3_16_4_s_fu_92_m0_val;
wire   [7:0] grp_xFGradientX3x3_16_4_s_fu_92_m2_val;
wire   [7:0] grp_xFGradientX3x3_16_4_s_fu_92_b2_val;
wire   [15:0] grp_xFGradientX3x3_16_4_s_fu_92_ap_return;
reg    grp_xFGradientX3x3_16_4_s_fu_92_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call32;
wire    ap_block_pp0_stage0_11001_ignoreCallOp35;
wire   [14:0] grp_xFGradientY3x3_16_4_s_fu_102_t1_val;
wire   [14:0] grp_xFGradientY3x3_16_4_s_fu_102_b1_val;
wire   [15:0] grp_xFGradientY3x3_16_4_s_fu_102_ap_return;
reg    grp_xFGradientY3x3_16_4_s_fu_102_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call22;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call22;
wire    ap_block_pp0_stage0_11001_ignoreCallOp25;
wire   [14:0] grp_xFGradientY3x3_16_4_s_fu_112_t1_val;
wire   [7:0] grp_xFGradientY3x3_16_4_s_fu_112_t2_val;
wire   [14:0] grp_xFGradientY3x3_16_4_s_fu_112_b1_val;
wire   [7:0] grp_xFGradientY3x3_16_4_s_fu_112_b2_val;
wire   [15:0] grp_xFGradientY3x3_16_4_s_fu_112_ap_return;
reg    grp_xFGradientY3x3_16_4_s_fu_112_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call39;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call39;
wire    ap_block_pp0_stage0_11001_ignoreCallOp40;
wire   [15:0] zext_ln161_fu_126_p1;
wire    ap_block_pp0_stage0;
wire   [7:0] trunc_ln161_fu_132_p1;
wire   [15:0] zext_ln164_fu_156_p1;
wire   [7:0] trunc_ln164_fu_162_p1;
wire   [15:0] zext_ln161_1_fu_196_p1;
wire   [15:0] zext_ln164_1_fu_250_p1;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] trunc_ln160_fu_122_p1;
wire   [7:0] trunc_ln161_1_fu_138_p1;
wire   [7:0] trunc_ln163_fu_152_p1;
wire   [7:0] trunc_ln167_fu_168_p1;
wire   [7:0] trunc_ln170_fu_177_p1;
wire   [7:0] tmp_s_fu_186_p4;
wire   [7:0] tmp_2_fu_214_p4;
wire   [7:0] tmp_4_fu_240_p4;
wire   [7:0] tmp_6_fu_268_p4;
wire   [7:0] tmp_7_fu_283_p4;
wire   [0:0] trunc_ln159_fu_298_p1;
wire   [0:0] trunc_ln166_fu_312_p1;
wire   [15:0] tmp_fu_302_p4;
wire   [15:0] tmp_8_fu_316_p4;
reg    ap_ce_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;

sobel_accel_xFGradientX3x3_16_4_s grp_xFGradientX3x3_16_4_s_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_val(zext_ln161_fu_126_p1),
    .t2_val(trunc_ln161_fu_132_p1),
    .m0_val(grp_xFGradientX3x3_16_4_s_fu_82_m0_val),
    .m2_val(grp_xFGradientX3x3_16_4_s_fu_82_m2_val),
    .b0_val(zext_ln164_fu_156_p1),
    .b2_val(trunc_ln164_fu_162_p1),
    .ap_return(grp_xFGradientX3x3_16_4_s_fu_82_ap_return),
    .ap_ce(grp_xFGradientX3x3_16_4_s_fu_82_ap_ce)
);

sobel_accel_xFGradientX3x3_16_4_s grp_xFGradientX3x3_16_4_s_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_val(zext_ln161_1_fu_196_p1),
    .t2_val(grp_xFGradientX3x3_16_4_s_fu_92_t2_val),
    .m0_val(grp_xFGradientX3x3_16_4_s_fu_92_m0_val),
    .m2_val(grp_xFGradientX3x3_16_4_s_fu_92_m2_val),
    .b0_val(zext_ln164_1_fu_250_p1),
    .b2_val(grp_xFGradientX3x3_16_4_s_fu_92_b2_val),
    .ap_return(grp_xFGradientX3x3_16_4_s_fu_92_ap_return),
    .ap_ce(grp_xFGradientX3x3_16_4_s_fu_92_ap_ce)
);

sobel_accel_xFGradientY3x3_16_4_s grp_xFGradientY3x3_16_4_s_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_val(zext_ln161_fu_126_p1),
    .t1_val(grp_xFGradientY3x3_16_4_s_fu_102_t1_val),
    .t2_val(trunc_ln161_fu_132_p1),
    .b0_val(zext_ln164_fu_156_p1),
    .b1_val(grp_xFGradientY3x3_16_4_s_fu_102_b1_val),
    .b2_val(trunc_ln164_fu_162_p1),
    .ap_return(grp_xFGradientY3x3_16_4_s_fu_102_ap_return),
    .ap_ce(grp_xFGradientY3x3_16_4_s_fu_102_ap_ce)
);

sobel_accel_xFGradientY3x3_16_4_s grp_xFGradientY3x3_16_4_s_fu_112(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_val(zext_ln161_1_fu_196_p1),
    .t1_val(grp_xFGradientY3x3_16_4_s_fu_112_t1_val),
    .t2_val(grp_xFGradientY3x3_16_4_s_fu_112_t2_val),
    .b0_val(zext_ln164_1_fu_250_p1),
    .b1_val(grp_xFGradientY3x3_16_4_s_fu_112_b1_val),
    .b2_val(grp_xFGradientY3x3_16_4_s_fu_112_b2_val),
    .ap_return(grp_xFGradientY3x3_16_4_s_fu_112_ap_return),
    .ap_ce(grp_xFGradientY3x3_16_4_s_fu_112_ap_ce)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= tmp_fu_302_p4;
        ap_return_1_int_reg <= tmp_8_fu_316_p4;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = tmp_fu_302_p4;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = tmp_8_fu_316_p4;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp20) & (1'b1 == 1'b1))) begin
        grp_xFGradientX3x3_16_4_s_fu_82_ap_ce = 1'b1;
    end else begin
        grp_xFGradientX3x3_16_4_s_fu_82_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp35) & (1'b1 == 1'b1))) begin
        grp_xFGradientX3x3_16_4_s_fu_92_ap_ce = 1'b1;
    end else begin
        grp_xFGradientX3x3_16_4_s_fu_92_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp25) & (1'b1 == 1'b1))) begin
        grp_xFGradientY3x3_16_4_s_fu_102_ap_ce = 1'b1;
    end else begin
        grp_xFGradientY3x3_16_4_s_fu_102_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp40) & (1'b1 == 1'b1))) begin
        grp_xFGradientY3x3_16_4_s_fu_112_ap_ce = 1'b1;
    end else begin
        grp_xFGradientY3x3_16_4_s_fu_112_ap_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp40 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call39 = ~(1'b1 == 1'b1);

assign grp_xFGradientX3x3_16_4_s_fu_82_m0_val = trunc_ln161_1_fu_138_p1;

assign grp_xFGradientX3x3_16_4_s_fu_82_m2_val = src_buf2_2_val[7:0];

assign grp_xFGradientX3x3_16_4_s_fu_92_b2_val = {{src_buf3_2_val[23:16]}};

assign grp_xFGradientX3x3_16_4_s_fu_92_m0_val = tmp_2_fu_214_p4;

assign grp_xFGradientX3x3_16_4_s_fu_92_m2_val = {{src_buf2_2_val[23:16]}};

assign grp_xFGradientX3x3_16_4_s_fu_92_t2_val = {{src_buf1_2_val[23:16]}};

assign grp_xFGradientY3x3_16_4_s_fu_102_b1_val = trunc_ln170_fu_177_p1;

assign grp_xFGradientY3x3_16_4_s_fu_102_t1_val = trunc_ln167_fu_168_p1;

assign grp_xFGradientY3x3_16_4_s_fu_112_b1_val = tmp_7_fu_283_p4;

assign grp_xFGradientY3x3_16_4_s_fu_112_b2_val = {{src_buf3_2_val[23:16]}};

assign grp_xFGradientY3x3_16_4_s_fu_112_t1_val = tmp_6_fu_268_p4;

assign grp_xFGradientY3x3_16_4_s_fu_112_t2_val = {{src_buf1_2_val[23:16]}};

assign tmp_2_fu_214_p4 = {{src_buf2_0_val[23:16]}};

assign tmp_4_fu_240_p4 = {{src_buf3_0_val[23:16]}};

assign tmp_6_fu_268_p4 = {{src_buf1_1_val[23:16]}};

assign tmp_7_fu_283_p4 = {{src_buf3_1_val[23:16]}};

assign tmp_8_fu_316_p4 = {|(trunc_ln166_fu_312_p1), grp_xFGradientY3x3_16_4_s_fu_102_ap_return[15 - 1:0]};

assign tmp_fu_302_p4 = {|(trunc_ln159_fu_298_p1), grp_xFGradientX3x3_16_4_s_fu_82_ap_return[15 - 1:0]};

assign tmp_s_fu_186_p4 = {{src_buf1_0_val[23:16]}};

assign trunc_ln159_fu_298_p1 = grp_xFGradientX3x3_16_4_s_fu_92_ap_return[0:0];

assign trunc_ln160_fu_122_p1 = src_buf1_0_val[7:0];

assign trunc_ln161_1_fu_138_p1 = src_buf2_0_val[7:0];

assign trunc_ln161_fu_132_p1 = src_buf1_2_val[7:0];

assign trunc_ln163_fu_152_p1 = src_buf3_0_val[7:0];

assign trunc_ln164_fu_162_p1 = src_buf3_2_val[7:0];

assign trunc_ln166_fu_312_p1 = grp_xFGradientY3x3_16_4_s_fu_112_ap_return[0:0];

assign trunc_ln167_fu_168_p1 = src_buf1_1_val[7:0];

assign trunc_ln170_fu_177_p1 = src_buf3_1_val[7:0];

assign zext_ln161_1_fu_196_p1 = tmp_s_fu_186_p4;

assign zext_ln161_fu_126_p1 = trunc_ln160_fu_122_p1;

assign zext_ln164_1_fu_250_p1 = tmp_4_fu_240_p4;

assign zext_ln164_fu_156_p1 = trunc_ln163_fu_152_p1;

endmodule //sobel_accel_xFSobel3x3_3_1_16_4_s
