

================================================================
== Vivado HLS Report for 'madd'
================================================================
* Date:           Tue Feb 19 11:49:35 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        madd
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7233|  7233|  7233|  7233|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  7232|  7232|       226|          -|          -|    32|    no    |
        | + Loop 1.1  |   224|   224|         7|          -|          -|    32|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     54|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    390|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     92|
|Register         |        -|      -|     129|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     334|    536|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |madd_fadd_32ns_32bkb_U1  |madd_fadd_32ns_32bkb  |        0|      2|  205|  390|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  205|  390|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_91_p2        |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_103_p2       |     +    |      0|  0|  15|           6|           1|
    |exitcond1_fu_85_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_97_p2   |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state3     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  54|          25|          17|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |A_blk_n    |   9|          2|    1|          2|
    |B_blk_n    |   9|          2|    1|          2|
    |C_blk_n    |   9|          2|    1|          2|
    |ap_NS_fsm  |  47|         10|    1|         10|
    |i_reg_59   |   9|          2|    6|         12|
    |j_reg_70   |   9|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |  92|         20|   16|         40|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |A_read_reg_125  |  32|   0|   32|          0|
    |B_read_reg_130  |  32|   0|   32|          0|
    |ap_CS_fsm       |   9|   0|    9|          0|
    |i_1_reg_112     |   6|   0|    6|          0|
    |i_reg_59        |   6|   0|    6|          0|
    |j_1_reg_120     |   6|   0|    6|          0|
    |j_reg_70        |   6|   0|    6|          0|
    |tmp_3_reg_135   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 129|   0|  129|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_rst_n   |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     madd     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     madd     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     madd     | return value |
|A_dout     |  in |   32|   ap_fifo  |       A      |    pointer   |
|A_empty_n  |  in |    1|   ap_fifo  |       A      |    pointer   |
|A_read     | out |    1|   ap_fifo  |       A      |    pointer   |
|B_dout     |  in |   32|   ap_fifo  |       B      |    pointer   |
|B_empty_n  |  in |    1|   ap_fifo  |       B      |    pointer   |
|B_read     | out |    1|   ap_fifo  |       B      |    pointer   |
|C_din      | out |   32|   ap_fifo  |       C      |    pointer   |
|C_full_n   |  in |    1|   ap_fifo  |       C      |    pointer   |
|C_write    | out |    1|   ap_fifo  |       C      |    pointer   |
+-----------+-----+-----+------------+--------------+--------------+

