INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/codeVHDL/project_1/project_1.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
