Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 30 18:28:18 2025
| Host         : DESKTOP-RQ3T0OR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ethernet_4port_timing_summary_routed.rpt -pb ethernet_4port_timing_summary_routed.pb -rpx ethernet_4port_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_4port
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-14  Critical Warning  LUT on the clock tree                           1           
TIMING-18  Warning           Missing input or output delay                   10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.019        0.000                      0                 1389        0.059        0.000                      0                 1389        1.100        0.000                       0                   543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
e1_rx_clk         {0.000 4.000}        8.000           125.000         
e1_tx_clk         {0.000 4.000}        8.000           125.000         
e2_rx_clk         {0.000 4.000}        8.000           125.000         
e2_tx_clk         {0.000 4.000}        8.000           125.000         
e3_rx_clk         {0.000 4.000}        8.000           125.000         
e3_tx_clk         {0.000 4.000}        8.000           125.000         
e4_rx_clk         {0.000 4.000}        8.000           125.000         
e4_tx_clk         {0.000 4.000}        8.000           125.000         
sys_clk_p         {0.000 2.500}        5.000           200.000         
  clk125_pll_out  {0.000 4.000}        8.000           125.000         
  pll_125_clkfb   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
e1_rx_clk               3.050        0.000                      0                  471        0.156        0.000                      0                  471        3.500        0.000                       0                   207  
sys_clk_p                                                                                                                                                           1.100        0.000                       0                     1  
  clk125_pll_out        3.019        0.000                      0                  875        0.059        0.000                      0                  875        3.500        0.000                       0                   333  
  pll_125_clkfb                                                                                                                                                     3.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk125_pll_out  e1_rx_clk             4.217        0.000                      0                   16        0.837        0.000                      0                   16  
e1_rx_clk       clk125_pll_out        5.195        0.000                      0                   16        0.186        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk125_pll_out     clk125_pll_out           5.872        0.000                      0                    6        0.280        0.000                      0                    6  
**async_default**  clk125_pll_out     e1_rx_clk                3.923        0.000                      0                    4        1.112        0.000                      0                    4  
**async_default**  e1_rx_clk          e1_rx_clk                6.428        0.000                      0                    1        0.570        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          clk125_pll_out                  
(none)          pll_125_clkfb                   
(none)                          clk125_pll_out  
(none)                          e1_rx_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  e1_rx_clk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.945ns (39.717%)  route 2.952ns (60.283%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 10.725 - 8.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.654     2.894    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X5Y171         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDRE (Prop_fdre_C_Q)         0.379     3.273 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[3]/Q
                         net (fo=11, routed)          0.816     4.089    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/crc_state_reg[19][3]
    SLICE_X6Y172         LUT4 (Prop_lut4_I0_O)        0.115     4.204 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[26]_i_2/O
                         net (fo=5, routed)           0.576     4.781    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[26]_i_2_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.264     5.045 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2/O
                         net (fo=2, routed)           0.341     5.385    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2_n_0
    SLICE_X4Y172         LUT5 (Prop_lut5_I4_O)        0.108     5.493 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_1/O
                         net (fo=2, routed)           0.411     5.904    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_next[25]
    SLICE_X2Y172         LUT6 (Prop_lut6_I2_O)        0.275     6.179 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.179    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry__1_i_3_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     6.626 f  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.466     7.092    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1
    SLICE_X3Y175         LUT6 (Prop_lut6_I0_O)        0.252     7.344 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2/O
                         net (fo=1, routed)           0.343     7.686    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    SLICE_X3Y175         LUT6 (Prop_lut6_I2_O)        0.105     7.791 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.000     7.791    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next4_out
    SLICE_X3Y175         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.607    10.725    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X3Y175         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.122    10.847    
                         clock uncertainty           -0.035    10.812    
    SLICE_X3Y175         FDRE (Setup_fdre_C_D)        0.030    10.842    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.676ns (37.097%)  route 2.842ns (62.903%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.720     2.960    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.379     3.339 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     4.312    eth_1/rx_fifo/fifo_inst/g[5]
    SLICE_X3Y178         LUT6 (Prop_lut6_I0_O)        0.105     4.417 r  eth_1/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.417    eth_1/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.874 r  eth_1/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     4.874    eth_1/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.090 f  eth_1/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.628     5.718    eth_1/rx_fifo/fifo_inst/full
    SLICE_X6Y178         LUT3 (Prop_lut3_I2_O)        0.309     6.027 f  eth_1/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.372     6.399    eth_1/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X6Y179         LUT5 (Prop_lut5_I2_O)        0.105     6.504 f  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.299     6.803    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X7Y179         LUT4 (Prop_lut4_I3_O)        0.105     6.908 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.570     7.478    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.728    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                         clock pessimism              0.122    10.850    
                         clock uncertainty           -0.035    10.815    
    SLICE_X5Y177         FDRE (Setup_fdre_C_CE)      -0.168    10.647    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.676ns (37.097%)  route 2.842ns (62.903%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.720     2.960    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.379     3.339 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     4.312    eth_1/rx_fifo/fifo_inst/g[5]
    SLICE_X3Y178         LUT6 (Prop_lut6_I0_O)        0.105     4.417 r  eth_1/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.417    eth_1/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.874 r  eth_1/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     4.874    eth_1/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.090 f  eth_1/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.628     5.718    eth_1/rx_fifo/fifo_inst/full
    SLICE_X6Y178         LUT3 (Prop_lut3_I2_O)        0.309     6.027 f  eth_1/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.372     6.399    eth_1/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X6Y179         LUT5 (Prop_lut5_I2_O)        0.105     6.504 f  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.299     6.803    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X7Y179         LUT4 (Prop_lut4_I3_O)        0.105     6.908 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.570     7.478    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.728    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                         clock pessimism              0.122    10.850    
                         clock uncertainty           -0.035    10.815    
    SLICE_X5Y177         FDRE (Setup_fdre_C_CE)      -0.168    10.647    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.676ns (37.097%)  route 2.842ns (62.903%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.720     2.960    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.379     3.339 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     4.312    eth_1/rx_fifo/fifo_inst/g[5]
    SLICE_X3Y178         LUT6 (Prop_lut6_I0_O)        0.105     4.417 r  eth_1/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.417    eth_1/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.874 r  eth_1/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     4.874    eth_1/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.090 f  eth_1/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.628     5.718    eth_1/rx_fifo/fifo_inst/full
    SLICE_X6Y178         LUT3 (Prop_lut3_I2_O)        0.309     6.027 f  eth_1/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.372     6.399    eth_1/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X6Y179         LUT5 (Prop_lut5_I2_O)        0.105     6.504 f  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.299     6.803    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X7Y179         LUT4 (Prop_lut4_I3_O)        0.105     6.908 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.570     7.478    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.728    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                         clock pessimism              0.122    10.850    
                         clock uncertainty           -0.035    10.815    
    SLICE_X5Y177         FDRE (Setup_fdre_C_CE)      -0.168    10.647    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.676ns (37.097%)  route 2.842ns (62.903%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.720     2.960    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.379     3.339 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     4.312    eth_1/rx_fifo/fifo_inst/g[5]
    SLICE_X3Y178         LUT6 (Prop_lut6_I0_O)        0.105     4.417 r  eth_1/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.417    eth_1/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.874 r  eth_1/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     4.874    eth_1/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.090 f  eth_1/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.628     5.718    eth_1/rx_fifo/fifo_inst/full
    SLICE_X6Y178         LUT3 (Prop_lut3_I2_O)        0.309     6.027 f  eth_1/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.372     6.399    eth_1/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X6Y179         LUT5 (Prop_lut5_I2_O)        0.105     6.504 f  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.299     6.803    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X7Y179         LUT4 (Prop_lut4_I3_O)        0.105     6.908 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.570     7.478    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.728    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                         clock pessimism              0.122    10.850    
                         clock uncertainty           -0.035    10.815    
    SLICE_X5Y177         FDRE (Setup_fdre_C_CE)      -0.168    10.647    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.676ns (37.097%)  route 2.842ns (62.903%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.720     2.960    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.379     3.339 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     4.312    eth_1/rx_fifo/fifo_inst/g[5]
    SLICE_X3Y178         LUT6 (Prop_lut6_I0_O)        0.105     4.417 r  eth_1/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.417    eth_1/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.874 r  eth_1/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     4.874    eth_1/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.090 f  eth_1/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.628     5.718    eth_1/rx_fifo/fifo_inst/full
    SLICE_X6Y178         LUT3 (Prop_lut3_I2_O)        0.309     6.027 f  eth_1/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.372     6.399    eth_1/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X6Y179         LUT5 (Prop_lut5_I2_O)        0.105     6.504 f  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.299     6.803    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X7Y179         LUT4 (Prop_lut4_I3_O)        0.105     6.908 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.570     7.478    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.728    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                         clock pessimism              0.122    10.850    
                         clock uncertainty           -0.035    10.815    
    SLICE_X5Y177         FDRE (Setup_fdre_C_CE)      -0.168    10.647    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.676ns (37.097%)  route 2.842ns (62.903%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.720     2.960    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.379     3.339 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     4.312    eth_1/rx_fifo/fifo_inst/g[5]
    SLICE_X3Y178         LUT6 (Prop_lut6_I0_O)        0.105     4.417 r  eth_1/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.417    eth_1/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.874 r  eth_1/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     4.874    eth_1/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.090 f  eth_1/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.628     5.718    eth_1/rx_fifo/fifo_inst/full
    SLICE_X6Y178         LUT3 (Prop_lut3_I2_O)        0.309     6.027 f  eth_1/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.372     6.399    eth_1/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X6Y179         LUT5 (Prop_lut5_I2_O)        0.105     6.504 f  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.299     6.803    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X7Y179         LUT4 (Prop_lut4_I3_O)        0.105     6.908 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.570     7.478    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.728    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                         clock pessimism              0.122    10.850    
                         clock uncertainty           -0.035    10.815    
    SLICE_X5Y177         FDRE (Setup_fdre_C_CE)      -0.168    10.647    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.676ns (37.097%)  route 2.842ns (62.903%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.720     2.960    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.379     3.339 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     4.312    eth_1/rx_fifo/fifo_inst/g[5]
    SLICE_X3Y178         LUT6 (Prop_lut6_I0_O)        0.105     4.417 r  eth_1/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.417    eth_1/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.874 r  eth_1/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     4.874    eth_1/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.090 f  eth_1/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.628     5.718    eth_1/rx_fifo/fifo_inst/full
    SLICE_X6Y178         LUT3 (Prop_lut3_I2_O)        0.309     6.027 f  eth_1/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.372     6.399    eth_1/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X6Y179         LUT5 (Prop_lut5_I2_O)        0.105     6.504 f  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.299     6.803    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X7Y179         LUT4 (Prop_lut4_I3_O)        0.105     6.908 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.570     7.478    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.728    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                         clock pessimism              0.122    10.850    
                         clock uncertainty           -0.035    10.815    
    SLICE_X5Y177         FDRE (Setup_fdre_C_CE)      -0.168    10.647    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.676ns (37.097%)  route 2.842ns (62.903%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.720     2.960    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.379     3.339 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     4.312    eth_1/rx_fifo/fifo_inst/g[5]
    SLICE_X3Y178         LUT6 (Prop_lut6_I0_O)        0.105     4.417 r  eth_1/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.417    eth_1/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.874 r  eth_1/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     4.874    eth_1/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.090 f  eth_1/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.628     5.718    eth_1/rx_fifo/fifo_inst/full
    SLICE_X6Y178         LUT3 (Prop_lut3_I2_O)        0.309     6.027 f  eth_1/rx_fifo/fifo_inst/drop_frame_reg_i_3/O
                         net (fo=5, routed)           0.372     6.399    eth_1/rx_fifo/fifo_inst/drop_frame_reg_reg_1
    SLICE_X6Y179         LUT5 (Prop_lut5_I2_O)        0.105     6.504 f  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.299     6.803    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X7Y179         LUT4 (Prop_lut4_I3_O)        0.105     6.908 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.570     7.478    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.728    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                         clock pessimism              0.122    10.850    
                         clock uncertainty           -0.035    10.815    
    SLICE_X5Y177         FDRE (Setup_fdre_C_CE)      -0.168    10.647    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.572ns (37.495%)  route 2.621ns (62.505%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.720     2.960    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.379     3.339 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     4.312    eth_1/rx_fifo/fifo_inst/g[5]
    SLICE_X3Y178         LUT6 (Prop_lut6_I0_O)        0.105     4.417 r  eth_1/rx_fifo/fifo_inst/full_carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.417    eth_1/rx_fifo/fifo_inst/full_carry_i_3__0_n_0
    SLICE_X3Y178         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.874 r  eth_1/rx_fifo/fifo_inst/full_carry/CO[3]
                         net (fo=3, routed)           0.000     4.874    eth_1/rx_fifo/fifo_inst/full_carry_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.090 f  eth_1/rx_fifo/fifo_inst/full_carry__0/CO[0]
                         net (fo=5, routed)           0.807     5.897    eth_1/rx_fifo/fifo_inst/full
    SLICE_X6Y178         LUT3 (Prop_lut3_I0_O)        0.309     6.206 r  eth_1/rx_fifo/fifo_inst/mem_reg_0_i_1__0/O
                         net (fo=2, routed)           0.362     6.569    eth_1/rx_fifo/fifo_inst/p_8_in_1
    SLICE_X6Y178         LUT5 (Prop_lut5_I4_O)        0.106     6.675 r  eth_1/rx_fifo/fifo_inst/mem_reg_0_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.478     7.153    eth_1/rx_fifo/fifo_inst/mem_reg_0_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.717    10.835    eth_1/rx_fifo/fifo_inst/s_clk
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism              0.139    10.974    
                         clock uncertainty           -0.035    10.939    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550    10.389    eth_1/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.389    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                  3.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.385%)  route 0.414ns (74.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.250     0.792    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X5Y175         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDRE (Prop_fdre_C_Q)         0.141     0.933 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.414     1.348    eth_1/rx_fifo/fifo_inst/mem_reg_1_1[7]
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.354     1.351    eth_1/rx_fifo/fifo_inst/s_clk
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.455     0.896    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.192    eth_1/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.003%)  route 0.115ns (44.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.251     0.793    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.141     0.934 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/Q
                         net (fo=1, routed)           0.115     1.049    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[8]
    SLICE_X3Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.284     1.281    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                         clock pessimism             -0.455     0.826    
    SLICE_X3Y176         FDRE (Hold_fdre_C_D)         0.066     0.892    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.018%)  route 0.080ns (29.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X5Y171         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDRE (Prop_fdre_C_Q)         0.141     0.936 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[3]/Q
                         net (fo=11, routed)          0.080     1.016    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/crc_state_reg[19][3]
    SLICE_X4Y171         LUT6 (Prop_lut6_I5_O)        0.045     1.061 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[27]_i_1/O
                         net (fo=1, routed)           0.000     1.061    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_next[27]
    SLICE_X4Y171         FDSE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.288     1.285    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X4Y171         FDSE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[27]/C
                         clock pessimism             -0.477     0.808    
    SLICE_X4Y171         FDSE (Hold_fdse_C_D)         0.091     0.899    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_er_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.487%)  route 0.061ns (22.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.250     0.792    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X2Y175         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_er_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.164     0.956 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_er_d3_reg/Q
                         net (fo=2, routed)           0.061     1.017    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_er_d3
    SLICE_X3Y175         LUT6 (Prop_lut6_I1_O)        0.045     1.062 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.000     1.062    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next4_out
    SLICE_X3Y175         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.283     1.280    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X3Y175         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism             -0.475     0.805    
    SLICE_X3Y175         FDRE (Hold_fdre_C_D)         0.091     0.896    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.251     0.793    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141     0.934 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     1.045    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[7]
    SLICE_X2Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.286     1.283    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X2Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/C
                         clock pessimism             -0.475     0.808    
    SLICE_X2Y177         FDRE (Hold_fdre_C_D)         0.059     0.867    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.724%)  route 0.137ns (49.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X0Y172         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.141     0.936 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d0_reg[0]/Q
                         net (fo=2, routed)           0.137     1.073    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d0_reg_n_0_[0]
    SLICE_X2Y172         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.286     1.283    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X2Y172         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[0]/C
                         clock pessimism             -0.475     0.808    
    SLICE_X2Y172         FDRE (Hold_fdre_C_D)         0.083     0.891    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.250     0.792    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X4Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y175         FDRE (Prop_fdre_C_Q)         0.141     0.933 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/Q
                         net (fo=1, routed)           0.112     1.045    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[2]
    SLICE_X4Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.284     1.281    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X4Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/C
                         clock pessimism             -0.489     0.792    
    SLICE_X4Y175         FDRE (Hold_fdre_C_D)         0.070     0.862    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.760%)  route 0.131ns (48.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X5Y171         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDRE (Prop_fdre_C_Q)         0.141     0.936 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[2]/Q
                         net (fo=2, routed)           0.131     1.067    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3[2]
    SLICE_X4Y173         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.285     1.282    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X4Y173         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/C
                         clock pessimism             -0.476     0.806    
    SLICE_X4Y173         FDRE (Hold_fdre_C_D)         0.070     0.876    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.961%)  route 0.116ns (45.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.251     0.793    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X0Y173         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.141     0.934 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d0_reg[2]/Q
                         net (fo=2, routed)           0.116     1.050    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d0_reg_n_0_[2]
    SLICE_X2Y173         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.284     1.281    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X2Y173         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[2]/C
                         clock pessimism             -0.475     0.806    
    SLICE_X2Y173         FDRE (Hold_fdre_C_D)         0.052     0.858    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.042%)  route 0.125ns (46.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X0Y171         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y171         FDRE (Prop_fdre_C_Q)         0.141     0.936 r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[3]/Q
                         net (fo=2, routed)           0.125     1.061    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2[3]
    SLICE_X0Y171         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.287     1.284    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/CLK
    SLICE_X0Y171         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[3]/C
                         clock pessimism             -0.489     0.795    
    SLICE_X0Y171         FDRE (Hold_fdre_C_D)         0.071     0.866    eth_1/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e1_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e1_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            2.666         8.000       5.334      BUFR_X0Y13     eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y35   eth_1/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y72   eth_1/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y166  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y169  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y170  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y187  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y188  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y180  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y179  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y174   eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y174   eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y174   eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y174   eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y174   eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y174   eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y174   eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y174   eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y178  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  pll_125/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  pll_125/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  pll_125/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  pll_125/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  pll_125/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  pll_125/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk125_pll_out
  To Clock:  clk125_pll_out

Setup :            0  Failing Endpoints,  Worst Slack        3.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.693ns (36.252%)  route 2.977ns (63.748%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 r  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          1.057     8.275    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y173        LUT4 (Prop_lut4_I1_O)        0.311     8.586 r  eth_1/tx_fifo/fifo_inst/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.358     8.944    eth_1/rx_fifo/fifo_inst/mem_reg_1_0
    SLICE_X10Y174        LUT4 (Prop_lut4_I1_O)        0.268     9.212 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0/O
                         net (fo=38, routed)          0.603     9.815    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0
    SLICE_X8Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365    12.788    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X8Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg[12]/C
                         clock pessimism              0.246    13.034    
                         clock uncertainty           -0.064    12.970    
    SLICE_X8Y177         FDRE (Setup_fdre_C_CE)      -0.136    12.834    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.621ns (34.409%)  route 3.090ns (65.591%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 f  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          0.527     7.745    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y172        LUT6 (Prop_lut6_I3_O)        0.297     8.042 r  eth_1/tx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1/O
                         net (fo=14, routed)          0.384     8.426    eth_1/tx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I0_O)        0.105     8.531 r  eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3/O
                         net (fo=16, routed)          0.450     8.981    eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3_n_0
    SLICE_X8Y172         LUT4 (Prop_lut4_I0_O)        0.105     9.086 r  eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1/O
                         net (fo=13, routed)          0.770     9.856    eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1_n_0
    SLICE_X4Y167         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.437    12.860    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X4Y167         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                         clock pessimism              0.261    13.121    
                         clock uncertainty           -0.064    13.057    
    SLICE_X4Y167         FDRE (Setup_fdre_C_CE)      -0.168    12.889    eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.621ns (34.409%)  route 3.090ns (65.591%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 f  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          0.527     7.745    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y172        LUT6 (Prop_lut6_I3_O)        0.297     8.042 r  eth_1/tx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1/O
                         net (fo=14, routed)          0.384     8.426    eth_1/tx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1_n_0
    SLICE_X10Y172        LUT6 (Prop_lut6_I0_O)        0.105     8.531 r  eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3/O
                         net (fo=16, routed)          0.450     8.981    eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3_n_0
    SLICE_X8Y172         LUT4 (Prop_lut4_I0_O)        0.105     9.086 r  eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1/O
                         net (fo=13, routed)          0.770     9.856    eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1_n_0
    SLICE_X4Y167         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.437    12.860    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X4Y167         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                         clock pessimism              0.261    13.121    
                         clock uncertainty           -0.064    13.057    
    SLICE_X4Y167         FDRE (Setup_fdre_C_CE)      -0.168    12.889    eth_1/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.693ns (37.195%)  route 2.859ns (62.805%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 r  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          1.057     8.275    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y173        LUT4 (Prop_lut4_I1_O)        0.311     8.586 r  eth_1/tx_fifo/fifo_inst/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.358     8.944    eth_1/rx_fifo/fifo_inst/mem_reg_1_0
    SLICE_X10Y174        LUT4 (Prop_lut4_I1_O)        0.268     9.212 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0/O
                         net (fo=38, routed)          0.485     9.697    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0
    SLICE_X9Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.362    12.785    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[5]/C
                         clock pessimism              0.246    13.031    
                         clock uncertainty           -0.064    12.967    
    SLICE_X9Y175         FDRE (Setup_fdre_C_CE)      -0.168    12.799    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.693ns (37.195%)  route 2.859ns (62.805%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 r  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          1.057     8.275    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y173        LUT4 (Prop_lut4_I1_O)        0.311     8.586 r  eth_1/tx_fifo/fifo_inst/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.358     8.944    eth_1/rx_fifo/fifo_inst/mem_reg_1_0
    SLICE_X10Y174        LUT4 (Prop_lut4_I1_O)        0.268     9.212 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0/O
                         net (fo=38, routed)          0.485     9.697    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0
    SLICE_X9Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.362    12.785    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[6]/C
                         clock pessimism              0.246    13.031    
                         clock uncertainty           -0.064    12.967    
    SLICE_X9Y175         FDRE (Setup_fdre_C_CE)      -0.168    12.799    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.693ns (37.195%)  route 2.859ns (62.805%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 r  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          1.057     8.275    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y173        LUT4 (Prop_lut4_I1_O)        0.311     8.586 r  eth_1/tx_fifo/fifo_inst/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.358     8.944    eth_1/rx_fifo/fifo_inst/mem_reg_1_0
    SLICE_X10Y174        LUT4 (Prop_lut4_I1_O)        0.268     9.212 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0/O
                         net (fo=38, routed)          0.485     9.697    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0
    SLICE_X9Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.362    12.785    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[7]/C
                         clock pessimism              0.246    13.031    
                         clock uncertainty           -0.064    12.967    
    SLICE_X9Y175         FDRE (Setup_fdre_C_CE)      -0.168    12.799    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.693ns (37.195%)  route 2.859ns (62.805%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 r  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          1.057     8.275    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y173        LUT4 (Prop_lut4_I1_O)        0.311     8.586 r  eth_1/tx_fifo/fifo_inst/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.358     8.944    eth_1/rx_fifo/fifo_inst/mem_reg_1_0
    SLICE_X10Y174        LUT4 (Prop_lut4_I1_O)        0.268     9.212 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0/O
                         net (fo=38, routed)          0.485     9.697    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0
    SLICE_X9Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.362    12.785    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/C
                         clock pessimism              0.246    13.031    
                         clock uncertainty           -0.064    12.967    
    SLICE_X9Y175         FDRE (Setup_fdre_C_CE)      -0.168    12.799    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.693ns (37.245%)  route 2.853ns (62.755%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 r  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          1.057     8.275    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y173        LUT4 (Prop_lut4_I1_O)        0.311     8.586 r  eth_1/tx_fifo/fifo_inst/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.358     8.944    eth_1/rx_fifo/fifo_inst/mem_reg_1_0
    SLICE_X10Y174        LUT4 (Prop_lut4_I1_O)        0.268     9.212 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0/O
                         net (fo=38, routed)          0.479     9.691    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0
    SLICE_X9Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.362    12.785    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[1]/C
                         clock pessimism              0.246    13.031    
                         clock uncertainty           -0.064    12.967    
    SLICE_X9Y174         FDRE (Setup_fdre_C_CE)      -0.168    12.799    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.693ns (37.245%)  route 2.853ns (62.755%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 r  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          1.057     8.275    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y173        LUT4 (Prop_lut4_I1_O)        0.311     8.586 r  eth_1/tx_fifo/fifo_inst/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.358     8.944    eth_1/rx_fifo/fifo_inst/mem_reg_1_0
    SLICE_X10Y174        LUT4 (Prop_lut4_I1_O)        0.268     9.212 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0/O
                         net (fo=38, routed)          0.479     9.691    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0
    SLICE_X9Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.362    12.785    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[2]/C
                         clock pessimism              0.246    13.031    
                         clock uncertainty           -0.064    12.967    
    SLICE_X9Y174         FDRE (Setup_fdre_C_CE)      -0.168    12.799    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.693ns (37.245%)  route 2.853ns (62.755%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.542     5.145    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X7Y168         FDRE                                         r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.379     5.524 r  eth_1/tx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.959     6.483    eth_1/tx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X6Y170         LUT6 (Prop_lut6_I3_O)        0.105     6.588 r  eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4/O
                         net (fo=1, routed)           0.000     6.588    eth_1/tx_fifo/fifo_inst/full_wr_carry_i_4_n_0
    SLICE_X6Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.011 r  eth_1/tx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    eth_1/tx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X6Y171         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.218 r  eth_1/tx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=14, routed)          1.057     8.275    eth_1/tx_fifo/fifo_inst/CO[0]
    SLICE_X10Y173        LUT4 (Prop_lut4_I1_O)        0.311     8.586 r  eth_1/tx_fifo/fifo_inst/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.358     8.944    eth_1/rx_fifo/fifo_inst/mem_reg_1_0
    SLICE_X10Y174        LUT4 (Prop_lut4_I1_O)        0.268     9.212 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0/O
                         net (fo=38, routed)          0.479     9.691    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0
    SLICE_X9Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.362    12.785    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]/C
                         clock pessimism              0.246    13.031    
                         clock uncertainty           -0.064    12.967    
    SLICE_X9Y174         FDRE (Setup_fdre_C_CE)      -0.168    12.799    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  3.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.792%)  route 0.154ns (52.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.612     2.034    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y175         FDRE (Prop_fdre_C_Q)         0.141     2.175 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/Q
                         net (fo=2, routed)           0.154     2.329    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.920     2.469    eth_1/rx_fifo/fifo_inst/clk125_int
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.382     2.087    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.270    eth_1/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/mem_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.951%)  route 0.171ns (51.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.618     3.344    eth_1/tx_fifo/fifo_inst/tx_clk
    SLICE_X10Y168        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y168        FDRE (Prop_fdre_C_Q)         0.164     3.508 r  eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[2]/Q
                         net (fo=2, routed)           0.171     3.679    eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[2]
    RAMB18_X0Y66         RAMB18E1                                     r  eth_1/tx_fifo/fifo_inst/mem_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.326     2.875    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     2.931 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.295     3.226    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.928     4.183    eth_1/tx_fifo/fifo_inst/tx_clk
    RAMB18_X0Y66         RAMB18E1                                     r  eth_1/tx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.762     3.421    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     3.604    eth_1/tx_fifo/fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.679    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y176         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[10]/Q
                         net (fo=2, routed)           0.205     2.382    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[10]
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.920     2.469    eth_1/rx_fifo/fifo_inst/clk125_int
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.382     2.087    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.270    eth_1/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.036%)  route 0.211ns (59.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.178ns
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.784ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.616     3.342    eth_1/tx_fifo/fifo_inst/tx_clk
    SLICE_X9Y170         FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y170         FDRE (Prop_fdre_C_Q)         0.141     3.483 r  eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[0]/Q
                         net (fo=2, routed)           0.211     3.695    eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[0]
    RAMB36_X0Y34         RAMB36E1                                     r  eth_1/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.326     2.875    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     2.931 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.295     3.226    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.923     4.178    eth_1/tx_fifo/fifo_inst/tx_clk
    RAMB36_X0Y34         RAMB36E1                                     r  eth_1/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.784     3.394    
    RAMB36_X0Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     3.577    eth_1/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.615     2.037    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.141     2.178 r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     2.234    eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[4]
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.885     2.434    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                         clock pessimism             -0.396     2.037    
    SLICE_X11Y171        FDRE (Hold_fdre_C_D)         0.078     2.115    eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.865%)  route 0.213ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y176         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/Q
                         net (fo=2, routed)           0.213     2.389    eth_1/rx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.920     2.469    eth_1/rx_fifo/fifo_inst/clk125_int
    RAMB36_X0Y35         RAMB36E1                                     r  eth_1/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.382     2.087    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.270    eth_1/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.615     2.037    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.141     2.178 r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.234    eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[3]
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.885     2.434    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                         clock pessimism             -0.396     2.037    
    SLICE_X11Y171        FDRE (Hold_fdre_C_D)         0.076     2.113    eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.615     2.037    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.141     2.178 r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.234    eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[0]
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.885     2.434    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/C
                         clock pessimism             -0.396     2.037    
    SLICE_X11Y171        FDRE (Hold_fdre_C_D)         0.075     2.112    eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.178ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.617     3.343    eth_1/tx_fifo/fifo_inst/tx_clk
    SLICE_X10Y169        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDRE (Prop_fdre_C_Q)         0.164     3.507 r  eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]/Q
                         net (fo=2, routed)           0.216     3.724    eth_1/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[8]
    RAMB36_X0Y34         RAMB36E1                                     r  eth_1/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.326     2.875    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     2.931 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.295     3.226    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.923     4.178    eth_1/tx_fifo/fifo_inst/tx_clk
    RAMB36_X0Y34         RAMB36E1                                     r  eth_1/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.762     3.416    
    RAMB36_X0Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     3.599    eth_1/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.615     2.037    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.141     2.178 r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.234    eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[2]
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.885     2.434    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y171        FDRE                                         r  eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/C
                         clock pessimism             -0.396     2.037    
    SLICE_X11Y171        FDRE (Hold_fdre_C_D)         0.071     2.108    eth_1/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_pll_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_125/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y35    eth_1/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y72    eth_1/rx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y34    eth_1/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y34    eth_1/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y66    eth_1/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y66    eth_1/tx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1   clk_bufg_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0   oddr[0].oddr_inst_i_1/I
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y158   eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y201   eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  pll_125/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y183   eth_1/speed_sync_reg_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y183   eth_1/speed_sync_reg_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y183   eth_1/speed_sync_reg_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y183   eth_1/speed_sync_reg_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y183    eth_1/speed_sync_reg_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y183    eth_1/speed_sync_reg_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y183    eth_1/speed_sync_reg_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y183    eth_1/speed_sync_reg_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y177   eth_1/eth_mac_1g_gmii_inst/mii_select_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y177   eth_1/eth_mac_1g_gmii_inst/mii_select_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y183   eth_1/speed_sync_reg_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y183   eth_1/speed_sync_reg_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y183   eth_1/speed_sync_reg_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y183   eth_1/speed_sync_reg_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y183    eth_1/speed_sync_reg_2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y183    eth_1/speed_sync_reg_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y183    eth_1/speed_sync_reg_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y183    eth_1/speed_sync_reg_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y177   eth_1/eth_mac_1g_gmii_inst/mii_select_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y177   eth_1/eth_mac_1g_gmii_inst/mii_select_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_125_clkfb
  To Clock:  pll_125_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_125_clkfb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pll_125/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  pll_125/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  pll_125/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  pll_125/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  pll_125/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk125_pll_out
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.398ns (37.059%)  route 0.676ns (62.941%))
  Logic Levels:           0  
  Clock Path Skew:        -2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y176        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDRE (Prop_fdre_C_Q)         0.398     5.470 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.676     6.146    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[9]
    SLICE_X4Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.728    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X4Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
                         clock pessimism              0.000    10.728    
                         clock uncertainty           -0.154    10.574    
    SLICE_X4Y177         FDRE (Setup_fdre_C_D)       -0.211    10.363    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.398ns (34.845%)  route 0.744ns (65.155%))
  Logic Levels:           0  
  Clock Path Skew:        -2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 10.796 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y176        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDRE (Prop_fdre_C_Q)         0.398     5.470 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.744     6.214    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[11]
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.678    10.796    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/C
                         clock pessimism              0.000    10.796    
                         clock uncertainty           -0.154    10.642    
    SLICE_X9Y178         FDRE (Setup_fdre_C_D)       -0.207    10.435    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.433ns (35.401%)  route 0.790ns (64.599%))
  Logic Levels:           0  
  Clock Path Skew:        -2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 10.796 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y176        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDRE (Prop_fdre_C_Q)         0.433     5.505 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.790     6.295    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[10]
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.678    10.796    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
                         clock pessimism              0.000    10.796    
                         clock uncertainty           -0.154    10.642    
    SLICE_X9Y178         FDRE (Setup_fdre_C_D)       -0.070    10.572    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.572    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.398ns (38.189%)  route 0.644ns (61.811%))
  Logic Levels:           0  
  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.468     5.071    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.398     5.469 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.644     6.113    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[7]
    SLICE_X3Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.608    10.726    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                         clock pessimism              0.000    10.726    
                         clock uncertainty           -0.154    10.572    
    SLICE_X3Y176         FDRE (Setup_fdre_C_D)       -0.176    10.396    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.396    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.433ns (38.046%)  route 0.705ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.468     5.071    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.433     5.504 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.705     6.209    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[0]
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.608    10.726    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000    10.726    
                         clock uncertainty           -0.154    10.572    
    SLICE_X5Y176         FDRE (Setup_fdre_C_D)       -0.047    10.525    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/mii_select_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.433ns (37.477%)  route 0.722ns (62.523%))
  Logic Levels:           0  
  Clock Path Skew:        -2.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 10.725 - 8.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.471     5.074    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X12Y177        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/mii_select_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y177        FDRE (Prop_fdre_C_Q)         0.433     5.507 r  eth_1/eth_mac_1g_gmii_inst/mii_select_reg_reg/Q
                         net (fo=4, routed)           0.722     6.229    eth_1/eth_mac_1g_gmii_inst/mii_select_reg_reg_n_0
    SLICE_X6Y174         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.607    10.725    eth_1/eth_mac_1g_gmii_inst/s_clk
    SLICE_X6Y174         FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[0]/C
                         clock pessimism              0.000    10.725    
                         clock uncertainty           -0.154    10.571    
    SLICE_X6Y174         FDRE (Setup_fdre_C_D)       -0.015    10.556    eth_1/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.398ns (40.718%)  route 0.579ns (59.282%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 10.725 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.468     5.071    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.398     5.469 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.579     6.048    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[3]
    SLICE_X4Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.607    10.725    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X4Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000    10.725    
                         clock uncertainty           -0.154    10.571    
    SLICE_X4Y175         FDRE (Setup_fdre_C_D)       -0.189    10.382    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.433ns (38.220%)  route 0.700ns (61.780%))
  Logic Levels:           0  
  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.468     5.071    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.433     5.504 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.700     6.204    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[4]
    SLICE_X2Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.608    10.726    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X2Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000    10.726    
                         clock uncertainty           -0.154    10.572    
    SLICE_X2Y176         FDRE (Setup_fdre_C_D)       -0.015    10.557    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.557    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.433ns (40.863%)  route 0.627ns (59.137%))
  Logic Levels:           0  
  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.468     5.071    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.433     5.504 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.627     6.131    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[6]
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.608    10.726    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000    10.726    
                         clock uncertainty           -0.154    10.572    
    SLICE_X5Y176         FDRE (Setup_fdre_C_D)       -0.059    10.513    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.398ns (42.859%)  route 0.531ns (57.141%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 10.725 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.468     5.071    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.398     5.469 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.531     6.000    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[1]
    SLICE_X3Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.607    10.725    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000    10.725    
                         clock uncertainty           -0.154    10.571    
    SLICE_X3Y174         FDRE (Setup_fdre_C_D)       -0.186    10.385    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.385    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                  4.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.267%)  route 0.185ns (56.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.616     2.038    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y179        FDPE                                         r  eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDPE (Prop_fdpe_C_Q)         0.141     2.179 r  eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.185     2.364    eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg
    SLICE_X8Y180         FDRE                                         r  eth_1/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.317     1.314    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y180         FDRE                                         r  eth_1/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.000     1.314    
                         clock uncertainty            0.154     1.468    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.059     1.527    eth_1/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.290%)  route 0.218ns (60.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y176         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.218     2.394    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[12]
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.315     1.312    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C
                         clock pessimism              0.000     1.312    
                         clock uncertainty            0.154     1.466    
    SLICE_X9Y178         FDRE (Hold_fdre_C_D)         0.060     1.526    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.738%)  route 0.198ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.612     2.034    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.148     2.182 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.198     2.381    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[5]
    SLICE_X10Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.315     1.312    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X10Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.312    
                         clock uncertainty            0.154     1.466    
    SLICE_X10Y177        FDRE (Hold_fdre_C_D)         0.006     1.472    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.233%)  route 0.254ns (60.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y176        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDRE (Prop_fdre_C_Q)         0.164     2.199 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.254     2.453    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[8]
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.285     1.282    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                         clock pessimism              0.000     1.282    
                         clock uncertainty            0.154     1.436    
    SLICE_X5Y176         FDRE (Hold_fdre_C_D)         0.070     1.506    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.345%)  route 0.275ns (62.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.612     2.034    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.164     2.198 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.275     2.474    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[2]
    SLICE_X4Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.284     1.281    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X4Y175         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     1.281    
                         clock uncertainty            0.154     1.435    
    SLICE_X4Y175         FDRE (Hold_fdre_C_D)         0.070     1.505    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.227%)  route 0.297ns (67.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.616     2.038    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_fdre_C_Q)         0.141     2.179 r  eth_1/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.297     2.476    eth_1/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X6Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.288     1.285    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C
                         clock pessimism              0.000     1.285    
                         clock uncertainty            0.154     1.439    
    SLICE_X6Y178         FDRE (Hold_fdre_C_D)         0.059     1.498    eth_1/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.596%)  route 0.339ns (67.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y176        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDRE (Prop_fdre_C_Q)         0.164     2.199 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.339     2.539    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[10]
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.315     1.312    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X9Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
                         clock pessimism              0.000     1.312    
                         clock uncertainty            0.154     1.466    
    SLICE_X9Y178         FDRE (Hold_fdre_C_D)         0.061     1.527    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.909%)  route 0.320ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.612     2.034    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.164     2.198 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.320     2.518    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[6]
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.285     1.282    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000     1.282    
                         clock uncertainty            0.154     1.436    
    SLICE_X5Y176         FDRE (Hold_fdre_C_D)         0.066     1.502    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.148ns (33.664%)  route 0.292ns (66.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.612     2.034    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.148     2.182 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.292     2.474    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[1]
    SLICE_X3Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.283     1.280    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y174         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.280    
                         clock uncertainty            0.154     1.434    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.013     1.447    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.794%)  route 0.336ns (67.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.612     2.034    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X10Y175        FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y175        FDRE (Prop_fdre_C_Q)         0.164     2.198 r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.336     2.535    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_reg_1[0]
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.285     1.282    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.282    
                         clock uncertainty            0.154     1.436    
    SLICE_X5Y176         FDRE (Hold_fdre_C_D)         0.070     1.506    eth_1/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.028    





---------------------------------------------------------------------------------------------------
From Clock:  e1_rx_clk
  To Clock:  clk125_pll_out

Setup :            0  Failing Endpoints,  Worst Slack        5.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.348ns (8.001%)  route 4.001ns (91.999%))
  Logic Levels:           0  
  Clock Path Skew:        1.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.653     2.893    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.348     3.241 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           4.001     7.243    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X11Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365    12.788    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X11Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C
                         clock pessimism              0.000    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X11Y177        FDRE (Setup_fdre_C_D)       -0.196    12.438    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.379ns (8.527%)  route 4.066ns (91.473%))
  Logic Levels:           0  
  Clock Path Skew:        1.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.656     2.896    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           4.066     7.341    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365    12.788    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/C
                         clock pessimism              0.000    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X8Y178         FDRE (Setup_fdre_C_D)       -0.033    12.601    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.379ns (8.514%)  route 4.072ns (91.486%))
  Logic Levels:           0  
  Clock Path Skew:        1.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.653     2.893    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.379     3.272 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           4.072     7.345    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365    12.788    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism              0.000    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X8Y178         FDRE (Setup_fdre_C_D)       -0.004    12.630    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.348ns (7.995%)  route 4.005ns (92.005%))
  Logic Levels:           0  
  Clock Path Skew:        1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.653     2.893    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.348     3.241 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           4.005     7.246    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X6Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.430    12.853    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X6Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X6Y176         FDRE (Setup_fdre_C_D)       -0.164    12.535    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.379ns (8.775%)  route 3.940ns (91.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.653     2.893    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.379     3.272 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           3.940     7.213    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X11Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365    12.788    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X11Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C
                         clock pessimism              0.000    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X11Y177        FDRE (Setup_fdre_C_D)       -0.047    12.587    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.379ns (8.751%)  route 3.952ns (91.249%))
  Logic Levels:           0  
  Clock Path Skew:        1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.656     2.896    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           3.952     7.227    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X4Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.434    12.857    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X4Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.000    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X4Y179         FDRE (Setup_fdre_C_D)       -0.074    12.629    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.348ns (8.355%)  route 3.817ns (91.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.653     2.893    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.348     3.241 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           3.817     7.058    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365    12.788    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/C
                         clock pessimism              0.000    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X8Y178         FDRE (Setup_fdre_C_D)       -0.154    12.480    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.433ns (10.395%)  route 3.733ns (89.605%))
  Logic Levels:           0  
  Clock Path Skew:        1.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.725     2.965    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X14Y177        FDPE                                         r  eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDPE (Prop_fdpe_C_Q)         0.433     3.398 r  eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           3.733     7.131    eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_0
    SLICE_X13Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365    12.788    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X13Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X13Y177        FDRE (Setup_fdre_C_D)       -0.042    12.592    eth_1/rx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/rx_prescale_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.348ns (8.728%)  route 3.639ns (91.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.726     2.966    eth_1/eth_mac_1g_gmii_inst/s_clk
    SLICE_X13Y178        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.348     3.314 r  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/Q
                         net (fo=2, routed)           3.639     6.953    eth_1/eth_mac_1g_gmii_inst/rx_prescale[2]
    SLICE_X13Y177        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/rx_prescale_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365    12.788    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X13Y177        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/rx_prescale_sync_reg[0]/C
                         clock pessimism              0.000    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X13Y177        FDRE (Setup_fdre_C_D)       -0.184    12.450    eth_1/eth_mac_1g_gmii_inst/rx_prescale_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.379ns (8.842%)  route 3.907ns (91.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.653     2.893    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.379     3.272 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           3.907     7.180    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X6Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.430    12.853    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X6Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C
                         clock pessimism              0.000    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X6Y176         FDRE (Setup_fdre_C_D)       -0.015    12.684    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  5.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/rx_prescale_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.128ns (6.521%)  route 1.835ns (93.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.284     0.826    eth_1/eth_mac_1g_gmii_inst/s_clk
    SLICE_X13Y178        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.128     0.954 r  eth_1/eth_mac_1g_gmii_inst/rx_prescale_reg[2]/Q
                         net (fo=2, routed)           1.835     2.789    eth_1/eth_mac_1g_gmii_inst/rx_prescale[2]
    SLICE_X13Y177        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/rx_prescale_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.883     2.433    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X13Y177        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/rx_prescale_sync_reg[0]/C
                         clock pessimism              0.000     2.433    
                         clock uncertainty            0.154     2.587    
    SLICE_X13Y177        FDRE (Hold_fdre_C_D)         0.016     2.603    eth_1/eth_mac_1g_gmii_inst/rx_prescale_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.128ns (6.375%)  route 1.880ns (93.625%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.128     0.923 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           1.880     2.803    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.885     2.434    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C
                         clock pessimism              0.000     2.434    
                         clock uncertainty            0.154     2.588    
    SLICE_X8Y178         FDRE (Hold_fdre_C_D)         0.010     2.598    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.141ns (6.693%)  route 1.966ns (93.307%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.141     0.936 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           1.966     2.902    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X7Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.910     2.460    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X7Y176         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.154     2.614    
    SLICE_X7Y176         FDRE (Hold_fdre_C_D)         0.070     2.684    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.164ns (7.924%)  route 1.906ns (92.076%))
  Logic Levels:           0  
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.284     0.826    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X14Y177        FDPE                                         r  eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDPE (Prop_fdpe_C_Q)         0.164     0.990 r  eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           1.906     2.896    eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_0
    SLICE_X13Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.883     2.433    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X13Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000     2.433    
                         clock uncertainty            0.154     2.587    
    SLICE_X13Y177        FDRE (Hold_fdre_C_D)         0.070     2.657    eth_1/rx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.164ns (7.698%)  route 1.966ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.280     0.822    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X8Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y179         FDRE (Prop_fdre_C_Q)         0.164     0.986 r  eth_1/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=6, routed)           1.966     2.953    eth_1/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X9Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.886     2.435    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X9Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/C
                         clock pessimism              0.000     2.435    
                         clock uncertainty            0.154     2.589    
    SLICE_X9Y179         FDRE (Hold_fdre_C_D)         0.070     2.659    eth_1/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.141ns (6.442%)  route 2.048ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.254     0.796    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_fdre_C_Q)         0.141     0.937 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           2.048     2.985    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X4Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.915     2.464    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X4Y179         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.154     2.618    
    SLICE_X4Y179         FDRE (Hold_fdre_C_D)         0.061     2.679    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.141ns (6.520%)  route 2.021ns (93.480%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.141     0.936 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           2.021     2.957    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.885     2.434    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C
                         clock pessimism              0.000     2.434    
                         clock uncertainty            0.154     2.588    
    SLICE_X8Y178         FDRE (Hold_fdre_C_D)         0.063     2.651    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.128ns (6.086%)  route 1.975ns (93.914%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.128     0.923 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           1.975     2.898    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.885     2.434    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X8Y178         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/C
                         clock pessimism              0.000     2.434    
                         clock uncertainty            0.154     2.588    
    SLICE_X8Y178         FDRE (Hold_fdre_C_D)         0.000     2.588    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.141ns (6.461%)  route 2.041ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.141     0.936 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           2.041     2.977    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X11Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.883     2.433    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X11Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C
                         clock pessimism              0.000     2.433    
                         clock uncertainty            0.154     2.587    
    SLICE_X11Y177        FDRE (Hold_fdre_C_D)         0.070     2.657    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.128ns (6.025%)  route 1.996ns (93.975%))
  Logic Levels:           0  
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.795    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y177         FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.128     0.923 r  eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           1.996     2.919    eth_1/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X11Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.883     2.433    eth_1/rx_fifo/fifo_inst/clk125_int
    SLICE_X11Y177        FDRE                                         r  eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C
                         clock pessimism              0.000     2.433    
                         clock uncertainty            0.154     2.587    
    SLICE_X11Y177        FDRE (Hold_fdre_C_D)         0.012     2.599    eth_1/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_pll_out
  To Clock:  clk125_pll_out

Setup :            0  Failing Endpoints,  Worst Slack        5.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.433ns (9.780%)  route 3.994ns (90.220%))
  Logic Levels:           0  
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.547ns = ( 15.547 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.433     5.505 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          3.994     9.499    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X11Y178        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.074    13.497    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    13.581 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.525    14.105    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.182 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.365    15.547    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y178        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/C
                         clock pessimism              0.180    15.727    
                         clock uncertainty           -0.064    15.663    
    SLICE_X11Y178        FDPE (Recov_fdpe_C_PRE)     -0.292    15.371    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.433ns (9.780%)  route 3.994ns (90.220%))
  Logic Levels:           0  
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.547ns = ( 15.547 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.433     5.505 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          3.994     9.499    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X11Y178        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.074    13.497    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    13.581 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.525    14.105    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.182 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.365    15.547    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y178        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/C
                         clock pessimism              0.180    15.727    
                         clock uncertainty           -0.064    15.663    
    SLICE_X11Y178        FDPE (Recov_fdpe_C_PRE)     -0.292    15.371    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.433ns (9.780%)  route 3.994ns (90.220%))
  Logic Levels:           0  
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.547ns = ( 15.547 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.433     5.505 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          3.994     9.499    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X11Y178        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.074    13.497    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    13.581 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.525    14.105    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.182 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.365    15.547    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y178        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/C
                         clock pessimism              0.180    15.727    
                         clock uncertainty           -0.064    15.663    
    SLICE_X11Y178        FDPE (Recov_fdpe_C_PRE)     -0.292    15.371    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.433ns (10.348%)  route 3.751ns (89.651%))
  Logic Levels:           0  
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 15.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.433     5.505 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          3.751     9.256    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X11Y176        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.074    13.497    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    13.581 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.525    14.105    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.182 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.363    15.545    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y176        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
                         clock pessimism              0.180    15.725    
                         clock uncertainty           -0.064    15.661    
    SLICE_X11Y176        FDPE (Recov_fdpe_C_PRE)     -0.292    15.369    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.433ns (31.863%)  route 0.926ns (68.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 12.790 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.433     5.505 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.926     6.431    eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg_0[0]
    SLICE_X11Y179        FDPE                                         f  eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.367    12.790    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y179        FDPE                                         r  eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.246    13.036    
                         clock uncertainty           -0.064    12.972    
    SLICE_X11Y179        FDPE (Recov_fdpe_C_PRE)     -0.292    12.680    eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_pll_out rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.379ns (41.241%)  route 0.540ns (58.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 15.544 - 8.000 ) 
    Source Clock Delay      (SCD):    8.209ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.361     5.963    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     6.068 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.591     6.659    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.740 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.469     8.209    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y176        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDPE (Prop_fdpe_C_Q)         0.379     8.588 f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.540     9.128    eth_1/tx_fifo/fifo_inst/Q[0]
    SLICE_X14Y175        FDPE                                         f  eth_1/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     9.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449    11.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.074    13.497    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    13.581 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.525    14.105    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.182 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.362    15.544    eth_1/tx_fifo/fifo_inst/tx_clk
    SLICE_X14Y175        FDPE                                         r  eth_1/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.624    16.168    
                         clock uncertainty           -0.064    16.104    
    SLICE_X14Y175        FDPE (Recov_fdpe_C_PRE)     -0.292    15.812    eth_1/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         15.812    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  6.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.164ns (7.595%)  route 1.995ns (92.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          1.995     4.195    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X11Y176        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.326     2.875    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     2.931 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.295     3.226    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.882     4.136    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y176        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
                         clock pessimism             -0.127     4.010    
    SLICE_X11Y176        FDPE (Remov_fdpe_C_PRE)     -0.095     3.915    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.164ns (7.205%)  route 2.112ns (92.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.139ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          2.112     4.312    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X11Y178        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.326     2.875    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     2.931 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.295     3.226    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.885     4.139    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y178        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/C
                         clock pessimism             -0.127     4.013    
    SLICE_X11Y178        FDPE (Remov_fdpe_C_PRE)     -0.095     3.918    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.918    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.164ns (7.205%)  route 2.112ns (92.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.139ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          2.112     4.312    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X11Y178        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.326     2.875    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     2.931 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.295     3.226    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.885     4.139    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y178        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/C
                         clock pessimism             -0.127     4.013    
    SLICE_X11Y178        FDPE (Remov_fdpe_C_PRE)     -0.095     3.918    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.918    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.164ns (7.205%)  route 2.112ns (92.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.139ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          2.112     4.312    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X11Y178        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.326     2.875    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     2.931 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.295     3.226    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.885     4.139    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y178        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/C
                         clock pessimism             -0.127     4.013    
    SLICE_X11Y178        FDPE (Remov_fdpe_C_PRE)     -0.095     3.918    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.918    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.302%)  route 0.237ns (62.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.135ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.613     3.339    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_clk
    SLICE_X11Y176        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDPE (Prop_fdpe_C_Q)         0.141     3.480 f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.237     3.717    eth_1/tx_fifo/fifo_inst/Q[0]
    SLICE_X14Y175        FDPE                                         f  eth_1/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.326     2.875    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     2.931 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.295     3.226    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.255 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.881     4.135    eth_1/tx_fifo/fifo_inst/tx_clk
    SLICE_X14Y175        FDPE                                         r  eth_1/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.762     3.373    
    SLICE_X14Y175        FDPE (Remov_fdpe_C_PRE)     -0.071     3.302    eth_1/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_pll_out rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.164ns (27.705%)  route 0.428ns (72.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.428     2.627    eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg_0[0]
    SLICE_X11Y179        FDPE                                         f  eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.886     2.435    eth_1/tx_fifo/fifo_inst/clk125_int
    SLICE_X11Y179        FDPE                                         r  eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.360     2.074    
    SLICE_X11Y179        FDPE (Remov_fdpe_C_PRE)     -0.095     1.979    eth_1/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_pll_out
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.433ns (31.863%)  route 0.926ns (68.137%))
  Logic Levels:           0  
  Clock Path Skew:        -2.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 10.800 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.433     5.505 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.926     6.431    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X10Y179        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.682    10.800    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X10Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
                         clock pessimism              0.000    10.800    
                         clock uncertainty           -0.154    10.646    
    SLICE_X10Y179        FDPE (Recov_fdpe_C_PRE)     -0.292    10.354    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.354    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.433ns (31.863%)  route 0.926ns (68.137%))
  Logic Levels:           0  
  Clock Path Skew:        -2.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 10.800 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.433     5.505 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.926     6.431    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X10Y179        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.682    10.800    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X10Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/C
                         clock pessimism              0.000    10.800    
                         clock uncertainty           -0.154    10.646    
    SLICE_X10Y179        FDPE (Recov_fdpe_C_PRE)     -0.292    10.354    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.354    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.433ns (39.000%)  route 0.677ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 10.803 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.433     5.505 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.677     6.182    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X12Y179        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.685    10.803    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X12Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/C
                         clock pessimism              0.000    10.803    
                         clock uncertainty           -0.154    10.649    
    SLICE_X12Y179        FDPE (Recov_fdpe_C_PRE)     -0.292    10.357    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.433ns (39.000%)  route 0.677ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 10.803 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.469     5.072    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.433     5.505 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.677     6.182    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X12Y179        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.685    10.803    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X12Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/C
                         clock pessimism              0.000    10.803    
                         clock uncertainty           -0.154    10.649    
    SLICE_X12Y179        FDPE (Recov_fdpe_C_PRE)     -0.292    10.357    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  4.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.363%)  route 0.313ns (65.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.313     2.513    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X12Y179        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.320     1.317    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X12Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/C
                         clock pessimism              0.000     1.317    
                         clock uncertainty            0.154     1.471    
    SLICE_X12Y179        FDPE (Remov_fdpe_C_PRE)     -0.071     1.400    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.363%)  route 0.313ns (65.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.313     2.513    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X12Y179        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.320     1.317    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X12Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/C
                         clock pessimism              0.000     1.317    
                         clock uncertainty            0.154     1.471    
    SLICE_X12Y179        FDPE (Remov_fdpe_C_PRE)     -0.071     1.400    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.164ns (27.705%)  route 0.428ns (72.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.428     2.627    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X10Y179        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.317     1.314    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X10Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
                         clock pessimism              0.000     1.314    
                         clock uncertainty            0.154     1.468    
    SLICE_X10Y179        FDPE (Remov_fdpe_C_PRE)     -0.071     1.397    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - clk125_pll_out rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.164ns (27.705%)  route 0.428ns (72.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.613     2.035    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDPE (Prop_fdpe_C_Q)         0.164     2.199 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=67, routed)          0.428     2.627    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]_0[0]
    SLICE_X10Y179        FDPE                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.317     1.314    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X10Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/C
                         clock pessimism              0.000     1.314    
                         clock uncertainty            0.154     1.468    
    SLICE_X10Y179        FDPE (Remov_fdpe_C_PRE)     -0.071     1.397    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  1.230    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e1_rx_clk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.433ns (35.992%)  route 0.770ns (64.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 10.801 - 8.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.449     1.856    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     2.240 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.725     2.965    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X10Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDPE (Prop_fdpe_C_Q)         0.433     3.398 f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.770     4.168    eth_1/rx_fifo/fifo_inst/SR[0]
    SLICE_X14Y177        FDPE                                         f  eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.415     9.756    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    10.118 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.683    10.801    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X14Y177        FDPE                                         r  eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.122    10.923    
                         clock uncertainty           -0.035    10.888    
    SLICE_X14Y177        FDPE (Recov_fdpe_C_PRE)     -0.292    10.596    eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.596    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                  6.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.651%)  route 0.371ns (69.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.206     0.450    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     0.542 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.282     0.824    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    SLICE_X10Y179        FDPE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDPE (Prop_fdpe_C_Q)         0.164     0.988 f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.371     1.359    eth_1/rx_fifo/fifo_inst/SR[0]
    SLICE_X14Y177        FDPE                                         f  eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.311     0.743    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     0.997 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufr/O
                         net (fo=195, routed)         0.318     1.315    eth_1/rx_fifo/fifo_inst/s_clk
    SLICE_X14Y177        FDPE                                         r  eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.455     0.860    
    SLICE_X14Y177        FDPE (Remov_fdpe_C_PRE)     -0.071     0.789    eth_1/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.570    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk125_pll_out
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/clk_oddr_inst/oddr[0].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_gtxc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     5.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     6.000 f  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     7.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.603 f  clk_bufg_inst/O
                         net (fo=175, routed)         2.361     9.963    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105    10.068 f  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.591    10.659    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    10.740 f  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.747    12.487    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/clk_oddr_inst/tx_clk
    OLOGIC_X0Y202        ODDR                                         f  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/clk_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y202        ODDR (Prop_oddr_C_Q)         0.418    12.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/clk_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001    12.906    e1_gtxc_OBUF
    G21                  OBUF (Prop_obuf_I_O)         3.276    16.182 r  e1_gtxc_OBUF_inst/O
                         net (fo=0)                   0.000    16.182    e1_gtxc
    G21                                                               r  e1_gtxc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/speed_sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 3.800ns (52.770%)  route 3.401ns (47.230%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.478     5.081    eth_1/clk125_int
    SLICE_X8Y183         FDRE                                         r  eth_1/speed_sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.433     5.514 f  eth_1/speed_sync_reg_2_reg[0]/Q
                         net (fo=1, routed)           0.528     6.042    eth_1/led_int[0]
    SLICE_X8Y184         LUT1 (Prop_lut1_I0_O)        0.105     6.147 r  eth_1/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.874     9.020    led_OBUF[0]
    E17                  OBUF (Prop_obuf_I_O)         3.262    12.283 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.283    led[0]
    E17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.715ns  (logic 3.714ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.361     5.963    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     6.068 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.591     6.659    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.740 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.745     8.485    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y205        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y205        FDRE (Prop_fdre_C_Q)         0.418     8.903 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[2]/Q
                         net (fo=1, routed)           0.001     8.904    e1_txd_OBUF[0]
    D22                  OBUF (Prop_obuf_I_O)         3.296    12.200 r  e1_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.200    e1_txd[0]
    D22                                                               r  e1_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.697ns  (logic 3.696ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.361     5.963    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     6.068 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.591     6.659    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.740 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.747     8.487    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y201        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y201        FDRE (Prop_fdre_C_Q)         0.418     8.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[1]/Q
                         net (fo=1, routed)           0.001     8.906    e1_txen_OBUF
    G22                  OBUF (Prop_obuf_I_O)         3.278    12.184 r  e1_txen_OBUF_inst/O
                         net (fo=0)                   0.000    12.184    e1_txen
    G22                                                               r  e1_txen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 3.703ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.361     5.963    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     6.068 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.591     6.659    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.740 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.563     8.303    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y181        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181        FDRE (Prop_fdre_C_Q)         0.418     8.721 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[6]/Q
                         net (fo=1, routed)           0.001     8.722    e1_txd_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         3.285    12.008 r  e1_txd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.008    e1_txd[4]
    K22                                                               r  e1_txd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 3.700ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.361     5.963    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     6.068 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.591     6.659    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.740 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.566     8.306    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y185        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y185        FDRE (Prop_fdre_C_Q)         0.418     8.724 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[4]/Q
                         net (fo=1, routed)           0.001     8.725    e1_txd_OBUF[2]
    H22                  OBUF (Prop_obuf_I_O)         3.282    12.008 r  e1_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.008    e1_txd[2]
    H22                                                               r  e1_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/speed_sync_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.925ns  (logic 3.789ns (54.711%)  route 3.136ns (45.289%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.478     5.081    eth_1/clk125_int
    SLICE_X8Y183         FDRE                                         r  eth_1/speed_sync_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.433     5.514 f  eth_1/speed_sync_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.725     6.238    eth_1/led_int[1]
    SLICE_X6Y186         LUT1 (Prop_lut1_I0_O)        0.105     6.343 r  eth_1/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.412     8.755    led_OBUF[1]
    F16                  OBUF (Prop_obuf_I_O)         3.251    12.006 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.006    led[1]
    F16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.696ns  (logic 3.695ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.361     5.963    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     6.068 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.591     6.659    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.740 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.566     8.306    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y186        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y186        FDRE (Prop_fdre_C_Q)         0.418     8.724 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[5]/Q
                         net (fo=1, routed)           0.001     8.725    e1_txd_OBUF[3]
    J22                  OBUF (Prop_obuf_I_O)         3.277    12.002 r  e1_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.002    e1_txd[3]
    J22                                                               r  e1_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.680ns  (logic 3.679ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.361     5.963    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     6.068 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.591     6.659    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.740 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.571     8.311    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y158        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y158        FDRE (Prop_fdre_C_Q)         0.418     8.729 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[0]/Q
                         net (fo=1, routed)           0.001     8.730    e1_txer_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.261    11.991 r  e1_txer_OBUF_inst/O
                         net (fo=0)                   0.000    11.991    e1_txer
    K17                                                               r  e1_txer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.684ns  (logic 3.683ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.603 r  clk_bufg_inst/O
                         net (fo=175, routed)         2.361     5.963    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     6.068 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.591     6.659    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.740 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         1.566     8.306    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y184        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y184        FDRE (Prop_fdre_C_Q)         0.418     8.724 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[3]/Q
                         net (fo=1, routed)           0.001     8.725    e1_txd_OBUF[1]
    H20                  OBUF (Prop_obuf_I_O)         3.265    11.991 r  e1_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.991    e1_txd[1]
    H20                                                               r  e1_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_1/speed_sync_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.415ns (54.908%)  route 1.162ns (45.092%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.620     2.042    eth_1/clk125_int
    SLICE_X8Y183         FDRE                                         r  eth_1/speed_sync_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.164     2.206 f  eth_1/speed_sync_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.366     2.572    eth_1/led_int[1]
    SLICE_X6Y186         LUT1 (Prop_lut1_I0_O)        0.045     2.617 r  eth_1/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.797     3.414    led_OBUF[1]
    F16                  OBUF (Prop_obuf_I_O)         1.206     4.620 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.620    led[1]
    F16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txer
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 1.393ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.644     3.370    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y158        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y158        FDRE (Prop_fdre_C_Q)         0.177     3.547 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[0]/Q
                         net (fo=1, routed)           0.001     3.548    e1_txer_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.216     4.764 r  e1_txer_OBUF_inst/O
                         net (fo=0)                   0.000     4.764    e1_txer
    K17                                                               r  e1_txer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.401ns  (logic 1.400ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.638     3.364    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y172        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y172        FDRE (Prop_fdre_C_Q)         0.177     3.541 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[7]/Q
                         net (fo=1, routed)           0.001     3.542    e1_txd_OBUF[5]
    L19                  OBUF (Prop_obuf_I_O)         1.223     4.765 r  e1_txd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.765    e1_txd[5]
    L19                                                               r  e1_txd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/speed_sync_reg_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.427ns (52.395%)  route 1.296ns (47.605%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.620     2.042    eth_1/clk125_int
    SLICE_X8Y183         FDRE                                         r  eth_1/speed_sync_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.164     2.206 f  eth_1/speed_sync_reg_2_reg[0]/Q
                         net (fo=1, routed)           0.218     2.424    eth_1/led_int[0]
    SLICE_X8Y184         LUT1 (Prop_lut1_I0_O)        0.045     2.469 r  eth_1/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.079     3.548    led_OBUF[0]
    E17                  OBUF (Prop_obuf_I_O)         1.218     4.765 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.765    led[0]
    E17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 1.401ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.638     3.364    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y171        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.177     3.541 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[9]/Q
                         net (fo=1, routed)           0.001     3.542    e1_txd_OBUF[7]
    L20                  OBUF (Prop_obuf_I_O)         1.224     4.767 r  e1_txd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.767    e1_txd[7]
    L20                                                               r  e1_txd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 1.398ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.642     3.368    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y184        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y184        FDRE (Prop_fdre_C_Q)         0.177     3.545 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[3]/Q
                         net (fo=1, routed)           0.001     3.546    e1_txd_OBUF[1]
    H20                  OBUF (Prop_obuf_I_O)         1.221     4.767 r  e1_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.767    e1_txd[1]
    H20                                                               r  e1_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.406ns  (logic 1.405ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.637     3.363    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y173        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y173        FDRE (Prop_fdre_C_Q)         0.177     3.540 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[8]/Q
                         net (fo=1, routed)           0.001     3.541    e1_txd_OBUF[6]
    K19                  OBUF (Prop_obuf_I_O)         1.228     4.769 r  e1_txd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.769    e1_txd[6]
    K19                                                               r  e1_txd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.410ns  (logic 1.409ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.642     3.368    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y186        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y186        FDRE (Prop_fdre_C_Q)         0.177     3.545 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[5]/Q
                         net (fo=1, routed)           0.001     3.546    e1_txd_OBUF[3]
    J22                  OBUF (Prop_obuf_I_O)         1.232     4.779 r  e1_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.779    e1_txd[3]
    J22                                                               r  e1_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 1.414ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.642     3.368    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y185        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y185        FDRE (Prop_fdre_C_Q)         0.177     3.545 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[4]/Q
                         net (fo=1, routed)           0.001     3.546    e1_txd_OBUF[2]
    H22                  OBUF (Prop_obuf_I_O)         1.237     4.784 r  e1_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.784    e1_txd[2]
    H22                                                               r  e1_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            e1_txd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 1.417ns (99.929%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.972     2.395    eth_1/eth_mac_1g_gmii_inst/clk125_int
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.440 r  eth_1/eth_mac_1g_gmii_inst/oddr[0].oddr_inst_i_2/O
                         net (fo=1, routed)           0.261     2.701    eth_1_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.727 r  oddr[0].oddr_inst_i_1/O
                         net (fo=156, routed)         0.641     3.367    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/tx_clk
    OLOGIC_X0Y181        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181        FDRE (Prop_fdre_C_Q)         0.177     3.544 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[6]/Q
                         net (fo=1, routed)           0.001     3.545    e1_txd_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         1.240     4.786 r  e1_txd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.786    e1_txd[4]
    K22                                                               r  e1_txd[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_125_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_125/CLKFBOUT
                            (clock source 'pll_125_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pll_125/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_125_clkfb fall edge)
                                                      2.500     2.500 f  
    R4                                                0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     3.342 f  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.422    sys_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.078     4.500 f  pll_125/CLKFBOUT
                         net (fo=1, routed)           0.012     4.512    pll_125_clkfb
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll_125/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_125/CLKFBOUT
                            (clock source 'pll_125_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pll_125/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_125_clkfb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    sys_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.051     0.851 r  pll_125/CLKFBOUT
                         net (fo=1, routed)           0.005     0.856    pll_125_clkfb
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll_125/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk125_pll_out

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_125/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 0.105ns (2.121%)  route 4.846ns (97.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  pll_125/LOCKED
                         net (fo=1, routed)           4.084     4.084    sync_reset_inst/pll_125_locked
    SLICE_X16Y175        LUT1 (Prop_lut1_I0_O)        0.105     4.189 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.762     4.951    sync_reset_inst/rst0
    SLICE_X15Y177        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449     3.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365     4.788    sync_reset_inst/CLK
    SLICE_X15Y177        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 pll_125/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 0.105ns (2.175%)  route 4.722ns (97.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  pll_125/LOCKED
                         net (fo=1, routed)           4.084     4.084    sync_reset_inst/pll_125_locked
    SLICE_X16Y175        LUT1 (Prop_lut1_I0_O)        0.105     4.189 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.638     4.827    sync_reset_inst/rst0
    SLICE_X15Y178        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449     3.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365     4.788    sync_reset_inst/CLK
    SLICE_X15Y178        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 pll_125/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 0.105ns (2.175%)  route 4.722ns (97.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  pll_125/LOCKED
                         net (fo=1, routed)           4.084     4.084    sync_reset_inst/pll_125_locked
    SLICE_X16Y175        LUT1 (Prop_lut1_I0_O)        0.105     4.189 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.638     4.827    sync_reset_inst/rst0
    SLICE_X15Y178        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449     3.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.365     4.788    sync_reset_inst/CLK
    SLICE_X15Y178        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 pll_125/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.717ns  (logic 0.105ns (2.226%)  route 4.612ns (97.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  pll_125/LOCKED
                         net (fo=1, routed)           4.084     4.084    sync_reset_inst/pll_125_locked
    SLICE_X16Y175        LUT1 (Prop_lut1_I0_O)        0.105     4.189 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.528     4.717    sync_reset_inst/rst0
    SLICE_X14Y176        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.823    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.897 r  pll_125/CLKOUT0
                         net (fo=1, routed)           1.449     3.346    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.423 r  clk_bufg_inst/O
                         net (fo=175, routed)         1.363     4.786    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_125/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.416ns  (logic 0.045ns (1.863%)  route 2.371ns (98.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  pll_125/LOCKED
                         net (fo=1, routed)           2.146     2.146    sync_reset_inst/pll_125_locked
    SLICE_X16Y175        LUT1 (Prop_lut1_I0_O)        0.045     2.191 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.225     2.416    sync_reset_inst/rst0
    SLICE_X14Y176        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.882     2.431    sync_reset_inst/CLK
    SLICE_X14Y176        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C

Slack:                    inf
  Source:                 pll_125/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.045ns (1.826%)  route 2.420ns (98.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  pll_125/LOCKED
                         net (fo=1, routed)           2.146     2.146    sync_reset_inst/pll_125_locked
    SLICE_X16Y175        LUT1 (Prop_lut1_I0_O)        0.045     2.191 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.274     2.465    sync_reset_inst/rst0
    SLICE_X15Y178        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.885     2.434    sync_reset_inst/CLK
    SLICE_X15Y178        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 pll_125/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.045ns (1.826%)  route 2.420ns (98.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  pll_125/LOCKED
                         net (fo=1, routed)           2.146     2.146    sync_reset_inst/pll_125_locked
    SLICE_X16Y175        LUT1 (Prop_lut1_I0_O)        0.045     2.191 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.274     2.465    sync_reset_inst/rst0
    SLICE_X15Y178        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.885     2.434    sync_reset_inst/CLK
    SLICE_X15Y178        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 pll_125/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk125_pll_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.528ns  (logic 0.045ns (1.780%)  route 2.483ns (98.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  pll_125/LOCKED
                         net (fo=1, routed)           2.146     2.146    sync_reset_inst/pll_125_locked
    SLICE_X16Y175        LUT1 (Prop_lut1_I0_O)        0.045     2.191 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.337     2.528    sync_reset_inst/rst0
    SLICE_X15Y177        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_pll_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    sys_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  pll_125/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    clk125_pll_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.549 r  clk_bufg_inst/O
                         net (fo=175, routed)         0.883     2.433    sync_reset_inst/CLK
    SLICE_X15Y177        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  e1_rx_clk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e1_rxer
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.423ns  (logic 1.423ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  e1_rxer (IN)
                         net (fo=0)                   0.000     0.000    e1_rxer
    N18                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  e1_rxer_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.423    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[0]
    ILOGIC_X0Y166        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.240     3.145    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y166        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/C

Slack:                    inf
  Source:                 e1_rxd[0]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 1.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  e1_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[0]
    N22                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  e1_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     1.422    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[2]
    ILOGIC_X0Y170        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.237     3.142    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y170        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/C

Slack:                    inf
  Source:                 e1_rxdv
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 1.419ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  e1_rxdv (IN)
                         net (fo=0)                   0.000     0.000    e1_rxdv
    M22                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxdv_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.419    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[1]
    ILOGIC_X0Y169        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.237     3.142    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y169        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/C

Slack:                    inf
  Source:                 e1_rxd[3]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 1.418ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  e1_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[3]
    M21                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  e1_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     1.418    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[5]
    ILOGIC_X0Y180        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.237     3.142    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y180        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/C

Slack:                    inf
  Source:                 e1_rxd[4]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.415ns  (logic 1.415ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  e1_rxd[4] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[4]
    L21                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e1_rxd_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     1.415    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[6]
    ILOGIC_X0Y179        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.237     3.142    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y179        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6]/C

Slack:                    inf
  Source:                 e1_rxd[5]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.415ns  (logic 1.415ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  e1_rxd[5] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[5]
    N20                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e1_rxd_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     1.415    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[7]
    ILOGIC_X0Y164        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.244     3.149    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y164        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[7]/C

Slack:                    inf
  Source:                 e1_rxd[7]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.414ns  (logic 1.414ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  e1_rxd[7] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[7]
    N19                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e1_rxd_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     1.414    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[9]
    ILOGIC_X0Y165        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.240     3.145    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y165        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[9]/C

Slack:                    inf
  Source:                 e1_rxd[6]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.401ns  (logic 1.401ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  e1_rxd[6] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[6]
    M20                  IBUF (Prop_ibuf_I_O)         1.401     1.401 r  e1_rxd_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     1.401    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[8]
    ILOGIC_X0Y163        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.244     3.149    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y163        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[8]/C

Slack:                    inf
  Source:                 e1_rxd[1]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.391ns  (logic 1.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  e1_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[1]
    H18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  e1_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     1.391    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[3]
    ILOGIC_X0Y187        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.244     3.149    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y187        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/C

Slack:                    inf
  Source:                 e1_rxd[2]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.386ns  (logic 1.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  e1_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[2]
    H17                  IBUF (Prop_ibuf_I_O)         1.386     1.386 r  e1_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     1.386    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[4]
    ILOGIC_X0Y188        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.341     1.682    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       1.223     2.905 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.244     3.149    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y188        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e1_rxd[2]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  e1_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[2]
    H17                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  e1_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.223    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[4]
    ILOGIC_X0Y188        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.108     1.336    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y188        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]/C

Slack:                    inf
  Source:                 e1_rxd[1]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.228ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  e1_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[1]
    H18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  e1_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.228    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[3]
    ILOGIC_X0Y187        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.108     1.336    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y187        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]/C

Slack:                    inf
  Source:                 e1_rxd[6]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.238ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  e1_rxd[6] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[6]
    M20                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  e1_rxd_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     0.238    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[8]
    ILOGIC_X0Y163        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.108     1.336    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y163        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[8]/C

Slack:                    inf
  Source:                 e1_rxd[7]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  e1_rxd[7] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[7]
    N19                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  e1_rxd_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     0.251    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[9]
    ILOGIC_X0Y165        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.105     1.333    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y165        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[9]/C

Slack:                    inf
  Source:                 e1_rxd[5]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.252ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  e1_rxd[5] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[5]
    N20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e1_rxd_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     0.252    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[7]
    ILOGIC_X0Y164        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.108     1.336    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y164        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[7]/C

Slack:                    inf
  Source:                 e1_rxd[4]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.252ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  e1_rxd[4] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[4]
    L21                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e1_rxd_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     0.252    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[6]
    ILOGIC_X0Y179        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.103     1.331    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y179        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6]/C

Slack:                    inf
  Source:                 e1_rxd[3]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.254ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  e1_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[3]
    M21                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  e1_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.254    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[5]
    ILOGIC_X0Y180        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.103     1.331    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y180        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]/C

Slack:                    inf
  Source:                 e1_rxdv
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  e1_rxdv (IN)
                         net (fo=0)                   0.000     0.000    e1_rxdv
    M22                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxdv_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.256    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[1]
    ILOGIC_X0Y169        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.103     1.331    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y169        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]/C

Slack:                    inf
  Source:                 e1_rxd[0]
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.259ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  e1_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    e1_rxd[0]
    N22                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  e1_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.259    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[2]
    ILOGIC_X0Y170        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.103     1.331    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y170        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]/C

Slack:                    inf
  Source:                 e1_rxer
                            (input port)
  Destination:            eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.259ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  e1_rxer (IN)
                         net (fo=0)                   0.000     0.000    e1_rxer
    N18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  e1_rxer_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.259    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/D[0]
    ILOGIC_X0Y166        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_bufg_inst/O
                         net (fo=2, routed)           0.280     0.712    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/e1_rxc_bufg
    BUFIO_X0Y13          BUFIO (Prop_bufio_I_O)       0.516     1.228 r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_bufio/O
                         net (fo=10, routed)          0.105     1.333    eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/clk_io
    ILOGIC_X0Y166        FDRE                                         r  eth_1/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]/C





