0.7
2020.2
May 22 2025
00:13:55
C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sim_1/new/BigCalcSim.v,1765381223,verilog,,,,BigCalcSim,,,../../../../../../../../../xlinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sim_1/new/CalcTesterSim.v,1765313203,verilog,,,,CalcTesterSim,,,../../../../../../../../../xlinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/AdderModule.v,1765313203,verilog,,C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/CalculatorMain.v,,AdderModule,,,../../../../../../../../../xlinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/CalculatorMain.v,1765379754,verilog,,C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/DisplayCreator.v,,CalculatorMain,,,../../../../../../../../../xlinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/DisplayCreator.v,1765381223,verilog,,C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/DisplayMain.v,,DisplayCreator,,,../../../../../../../../../xlinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/DisplayMain.v,1765382595,verilog,,C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/DividerModule.v,,DigitSplitter;DisplayMain,,,../../../../../../../../../xlinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/DividerModule.v,1765324290,verilog,,C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/FullAdd.v,,DividerModule,,,../../../../../../../../../xlinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sources_1/new/FullAdd.v,1765312547,verilog,,C:/Users/Delia/Desktop/ECE2029/FinalProject/FinalProject.srcs/sim_1/new/BigCalcSim.v,,FullAdd;HalfAdder,,,../../../../../../../../../xlinx/2025.1/Vivado/data/rsb/busdef,,,,,
