{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743540168982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743540168982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 16:42:48 2025 " "Processing started: Tue Apr  1 16:42:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743540168982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743540168982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV-CNN -c RV-CNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV-CNN -c RV-CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743540168983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743540169584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743540169585 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_SUB RV-CNN.sv(174) " "Verilog HDL Compiler Directive warning at RV-CNN.sv(174): text macro \"ALU_SUB\" is undefined" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 174 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1743540175628 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand RV-CNN.sv(174) " "Verilog HDL syntax error at RV-CNN.sv(174) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 174 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_ADD RV-CNN.sv(174) " "Verilog HDL Compiler Directive warning at RV-CNN.sv(174): text macro \"ALU_ADD\" is undefined" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 174 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand RV-CNN.sv(188) " "Verilog HDL syntax error at RV-CNN.sv(188) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 188 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand RV-CNN.sv(196) " "Verilog HDL syntax error at RV-CNN.sv(196) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 196 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand RV-CNN.sv(206) " "Verilog HDL syntax error at RV-CNN.sv(206) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 206 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand RV-CNN.sv(215) " "Verilog HDL syntax error at RV-CNN.sv(215) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 215 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand RV-CNN.sv(224) " "Verilog HDL syntax error at RV-CNN.sv(224) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 224 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand RV-CNN.sv(234) " "Verilog HDL syntax error at RV-CNN.sv(234) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 234 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand RV-CNN.sv(244) " "Verilog HDL syntax error at RV-CNN.sv(244) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 244 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand RV-CNN.sv(255) " "Verilog HDL syntax error at RV-CNN.sv(255) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 255 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_unit RV-CNN.sv(122) " "Ignored design unit \"control_unit\" at RV-CNN.sv(122) due to previous errors" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 122 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hazard_unit RV-CNN.sv(278) " "Ignored design unit \"hazard_unit\" at RV-CNN.sv(278) due to previous errors" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 278 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1743540175629 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "if_id_reg RV-CNN.sv(383) " "Ignored design unit \"if_id_reg\" at RV-CNN.sv(383) due to previous errors" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 383 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1743540175630 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "id_ex_reg RV-CNN.sv(400) " "Ignored design unit \"id_ex_reg\" at RV-CNN.sv(400) due to previous errors" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 400 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1743540175630 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ex_mem_reg RV-CNN.sv(456) " "Ignored design unit \"ex_mem_reg\" at RV-CNN.sv(456) due to previous errors" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 456 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1743540175630 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mem_wb_reg RV-CNN.sv(504) " "Ignored design unit \"mem_wb_reg\" at RV-CNN.sv(504) due to previous errors" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 504 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1743540175630 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "riscv_pipelined_core RV-CNN.sv(540) " "Ignored design unit \"riscv_pipelined_core\" at RV-CNN.sv(540) due to previous errors" {  } { { "RV-CNN.sv" "" { Text "C:/Users/Alex/Desktop/RV-CNN/CNN code/RISC-V Code/RV-CNN System Verilog/RV-CNN.sv" 540 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1743540175630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv-cnn.sv 0 0 " "Found 0 design units, including 0 entities, in source file rv-cnn.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743540175631 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743540175694 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr  1 16:42:55 2025 " "Processing ended: Tue Apr  1 16:42:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743540175694 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743540175694 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743540175694 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743540175694 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743540176337 ""}
