#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May  6 21:02:06 2018
# Process ID: 1184
# Current directory: C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.runs/synth_1
# Command line: vivado.exe -log project.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project.tcl
# Log file: C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.runs/synth_1/project.vds
# Journal file: C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source project.tcl -notrace
Command: synth_design -top project -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 360.723 ; gain = 99.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/project.vhd:38]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/vga_sync.vhd:6' bound to instance 'VGA_DRIVER' of component 'vga_sync' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/project.vhd:102]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/vga_sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/vga_sync.vhd:12]
INFO: [Synth 8-3491] module 'ultrasonic_code' declared at 'C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/ultrasonic.vhd:6' bound to instance 'ULTRASONIC_DRIVER' of component 'ultrasonic_code' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/project.vhd:116]
INFO: [Synth 8-638] synthesizing module 'ultrasonic_code' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/ultrasonic.vhd:13]
WARNING: [Synth 8-614] signal 'centimeter' is read in the process but is not in the sensitivity list [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/ultrasonic.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ultrasonic_code' (2#1) [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/ultrasonic.vhd:13]
INFO: [Synth 8-3491] module 'radar_screen' declared at 'C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:7' bound to instance 'RADAR_DRIVER' of component 'radar_screen' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/project.vhd:123]
INFO: [Synth 8-638] synthesizing module 'radar_screen' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:15]
WARNING: [Synth 8-614] signal 'cosrom' is read in the process but is not in the sensitivity list [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:45]
WARNING: [Synth 8-614] signal 'sensor_loc_in' is read in the process but is not in the sensitivity list [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:45]
WARNING: [Synth 8-614] signal 'sinrom' is read in the process but is not in the sensitivity list [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:45]
WARNING: [Synth 8-614] signal 'pixel_row' is read in the process but is not in the sensitivity list [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:45]
WARNING: [Synth 8-614] signal 'pixel_column' is read in the process but is not in the sensitivity list [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:45]
WARNING: [Synth 8-614] signal 'ball_col' is read in the process but is not in the sensitivity list [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:45]
WARNING: [Synth 8-614] signal 'ball_size' is read in the process but is not in the sensitivity list [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:45]
WARNING: [Synth 8-614] signal 'ball_row' is read in the process but is not in the sensitivity list [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'radar_screen' (3#1) [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:15]
INFO: [Synth 8-3491] module 'servo_motor' declared at 'C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:6' bound to instance 'SERVO_DRIVER' of component 'servo_motor' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/project.vhd:135]
INFO: [Synth 8-638] synthesizing module 'servo_motor' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'servo_motor' (4#1) [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'project' (5#1) [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/project.vhd:38]
WARNING: [Synth 8-3331] design radar_screen has unconnected port vert_sync_out
WARNING: [Synth 8-3331] design radar_screen has unconnected port horiz_sync_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 416.719 ; gain = 155.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 416.719 ; gain = 155.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/constrs_1/new/radar_project_pins.xdc]
Finished Parsing XDC File [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/constrs_1/new/radar_project_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/constrs_1/new/radar_project_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 759.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 759.645 ; gain = 498.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 759.645 ; gain = 498.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 759.645 ; gain = 498.305
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element h_count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/vga_sync.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element v_count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/vga_sync.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element trig_time_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/ultrasonic.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element echo_time_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/ultrasonic.vhd:57]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:57]
INFO: [Synth 8-5546] ROM "cc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element pwm_time_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element angle_count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:38]
INFO: [Synth 8-5544] ROM "clk_25mhz" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ball_on_red_reg' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:41]
WARNING: [Synth 8-327] inferring latch for variable 'ball_on_green_reg' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ball_col_reg' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'ball_row_reg' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 759.645 ; gain = 498.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module ultrasonic_code 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module radar_screen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module servo_motor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/radar_screen.vhd:68]
DSP Report: Generating DSP ball_on_red5, operation Mode is: (A:0x280)*B.
DSP Report: operator ball_on_red5 is absorbed into DSP ball_on_red5.
DSP Report: Generating DSP ball_on_red3, operation Mode is: C+A*(B:0x1e0).
DSP Report: operator ball_on_red3 is absorbed into DSP ball_on_red3.
DSP Report: operator ball_on_red6 is absorbed into DSP ball_on_red3.
DSP Report: Generating DSP ball_on_red4, operation Mode is: A*B.
DSP Report: operator ball_on_red4 is absorbed into DSP ball_on_red4.
DSP Report: Generating DSP ball_on_red6, operation Mode is: A*B.
DSP Report: operator ball_on_red6 is absorbed into DSP ball_on_red6.
DSP Report: Generating DSP ball_on_red3, operation Mode is: PCIN-A:B-C.
DSP Report: operator ball_on_red3 is absorbed into DSP ball_on_red3.
DSP Report: Generating DSP ball_col4, operation Mode is: A*B.
DSP Report: operator ball_col4 is absorbed into DSP ball_col4.
DSP Report: operator ball_col4 is absorbed into DSP ball_col4.
DSP Report: Generating DSP ball_col4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_col4 is absorbed into DSP ball_col4.
DSP Report: operator ball_col4 is absorbed into DSP ball_col4.
DSP Report: Generating DSP ball_row4, operation Mode is: A*B.
DSP Report: operator ball_row4 is absorbed into DSP ball_row4.
DSP Report: operator ball_row4 is absorbed into DSP ball_row4.
DSP Report: Generating DSP ball_row4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_row4 is absorbed into DSP ball_row4.
DSP Report: operator ball_row4 is absorbed into DSP ball_row4.
INFO: [Synth 8-4471] merging register 'SERVO_DRIVER/angle_count_reg[7:0]' into 'SERVO_DRIVER/angle_count_reg[7:0]' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:38]
INFO: [Synth 8-4471] merging register 'SERVO_DRIVER/angle_count_reg[7:0]' into 'SERVO_DRIVER/angle_count_reg[7:0]' [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element SERVO_DRIVER/angle_count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element SERVO_DRIVER/angle_count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:38]
INFO: [Synth 8-5546] ROM "SERVO_DRIVER/cc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SERVO_DRIVER/cc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element VGA_DRIVER/h_count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/vga_sync.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element VGA_DRIVER/v_count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/vga_sync.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element ULTRASONIC_DRIVER/trig_time_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/ultrasonic.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element ULTRASONIC_DRIVER/echo_time_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/ultrasonic.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element SERVO_DRIVER/count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element SERVO_DRIVER/pwm_time_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element SERVO_DRIVER/angle_count_reg was removed.  [C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.srcs/sources_1/new/servo_motor.vhd:38]
WARNING: [Synth 8-3331] design radar_screen has unconnected port vert_sync_out
WARNING: [Synth 8-3331] design radar_screen has unconnected port horiz_sync_out
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[31]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[30]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[29]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[28]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[27]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[26]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[25]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[24]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[23]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[22]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[21]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[20]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[19]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[18]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[17]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[16]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[15]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[14]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[13]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[12]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_col_reg[11]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[31]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[30]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[29]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[28]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[27]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[26]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[25]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[24]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[23]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[22]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[21]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[20]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[19]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[18]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[17]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[16]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[15]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[14]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[13]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[12]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ball_row_reg[11]) is unused and will be removed from module radar_screen.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[31]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[30]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[29]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[28]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[27]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[26]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[25]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[24]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[23]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[22]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[21]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[20]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[19]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[18]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[17]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[16]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[15]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[14]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[13]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[12]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[11]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[10]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[9]) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (ULTRASONIC_DRIVER/centimeter_reg[8]) is unused and will be removed from module project.
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/blue_out_reg' (FD) to 'VGA_DRIVER/red_out_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 759.645 ; gain = 498.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|radar_screen | cosrom[0]  | 256x8         | LUT            | 
|radar_screen | sinrom[0]  | 256x8         | LUT            | 
|radar_screen | cosrom[0]  | 256x8         | LUT            | 
|radar_screen | sinrom[0]  | 256x8         | LUT            | 
+-------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|radar_screen | (A:0x280)*B    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_screen | C+A*(B:0x1e0)  | 10     | 9      | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|radar_screen | A*B            | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_screen | A*B            | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_screen | PCIN-A:B-C     | 2      | 18     | 20     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|radar_screen | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_screen | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_screen | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_screen | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 841.957 ; gain = 580.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 854.613 ; gain = 593.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 907.508 ; gain = 646.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 907.508 ; gain = 646.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 907.508 ; gain = 646.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 907.508 ; gain = 646.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 907.508 ; gain = 646.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 907.508 ; gain = 646.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 907.508 ; gain = 646.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     4|
|2     |CARRY4    |   403|
|3     |DSP48E1   |     2|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     3|
|6     |DSP48E1_4 |     2|
|7     |DSP48E1_5 |     1|
|8     |LUT1      |   176|
|9     |LUT2      |   544|
|10    |LUT3      |   540|
|11    |LUT4      |   230|
|12    |LUT5      |   394|
|13    |LUT6      |   832|
|14    |MUXF7     |    19|
|15    |MUXF8     |     9|
|16    |FDRE      |   211|
|17    |FDSE      |     2|
|18    |LD        |    23|
|19    |LDP       |     1|
|20    |IBUF      |     3|
|21    |OBUF      |     7|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  3407|
|2     |  RADAR_DRIVER      |radar_screen    |  1981|
|3     |  SERVO_DRIVER      |servo_motor     |   251|
|4     |  ULTRASONIC_DRIVER |ultrasonic_code |  1049|
|5     |  VGA_DRIVER        |vga_sync        |   104|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 907.508 ; gain = 646.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 907.508 ; gain = 303.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 907.508 ; gain = 646.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 23 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 907.508 ; gain = 658.738
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.runs/synth_1/.Xil/Vivado-1184-AylinAsus/dcp0'.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aylin Yazman/Documents/Vivado/digilent_project/digilent_project.runs/synth_1/project.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_utilization_synth.rpt -pb project_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 907.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May  6 21:03:01 2018...
