<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCRegisterInfo.h source code [llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::PPCRegisterInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCRegisterInfo.h.html'>PPCRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCRegisterInfo.h - PowerPC Register Information Impl ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the PowerPC implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_POWERPC_PPCREGISTERINFO_H">LLVM_LIB_TARGET_POWERPC_PPCREGISTERINFO_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_POWERPC_PPCREGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_POWERPC_PPCREGISTERINFO_H">LLVM_LIB_TARGET_POWERPC_PPCREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/PPCMCTargetDesc.h.html">"MCTargetDesc/PPCMCTargetDesc.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html">"PPCGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td><b>class</b> <dfn class="type" id="llvm::PPCTargetMachine" title='llvm::PPCTargetMachine' data-ref="llvm::PPCTargetMachine" data-ref-filename="llvm..PPCTargetMachine">PPCTargetMachine</dfn>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>inline</b> <em>static</em> <em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvmL14getCRFromCRBitEj" title='llvm::getCRFromCRBit' data-ref="_ZN4llvmL14getCRFromCRBitEj" data-ref-filename="_ZN4llvmL14getCRFromCRBitEj">getCRFromCRBit</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1SrcReg" title='SrcReg' data-type='unsigned int' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</dfn>) {</td></tr>
<tr><th id="27">27</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="2Reg" title='Reg' data-type='unsigned int' data-ref="2Reg" data-ref-filename="2Reg">Reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="28">28</th><td>  <b>if</b> (<a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0LT" title='llvm::PPC::CR0LT' data-ref="llvm::PPC::CR0LT" data-ref-filename="llvm..PPC..CR0LT">CR0LT</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0GT" title='llvm::PPC::CR0GT' data-ref="llvm::PPC::CR0GT" data-ref-filename="llvm..PPC..CR0GT">CR0GT</a> ||</td></tr>
<tr><th id="29">29</th><td>      <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0EQ" title='llvm::PPC::CR0EQ' data-ref="llvm::PPC::CR0EQ" data-ref-filename="llvm..PPC..CR0EQ">CR0EQ</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0UN" title='llvm::PPC::CR0UN' data-ref="llvm::PPC::CR0UN" data-ref-filename="llvm..PPC..CR0UN">CR0UN</a>)</td></tr>
<tr><th id="30">30</th><td>    <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0" title='llvm::PPC::CR0' data-ref="llvm::PPC::CR0" data-ref-filename="llvm..PPC..CR0">CR0</a>;</td></tr>
<tr><th id="31">31</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1LT" title='llvm::PPC::CR1LT' data-ref="llvm::PPC::CR1LT" data-ref-filename="llvm..PPC..CR1LT">CR1LT</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1GT" title='llvm::PPC::CR1GT' data-ref="llvm::PPC::CR1GT" data-ref-filename="llvm..PPC..CR1GT">CR1GT</a> ||</td></tr>
<tr><th id="32">32</th><td>           <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1EQ" title='llvm::PPC::CR1EQ' data-ref="llvm::PPC::CR1EQ" data-ref-filename="llvm..PPC..CR1EQ">CR1EQ</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1UN" title='llvm::PPC::CR1UN' data-ref="llvm::PPC::CR1UN" data-ref-filename="llvm..PPC..CR1UN">CR1UN</a>)</td></tr>
<tr><th id="33">33</th><td>    <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1" title='llvm::PPC::CR1' data-ref="llvm::PPC::CR1" data-ref-filename="llvm..PPC..CR1">CR1</a>;</td></tr>
<tr><th id="34">34</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2LT" title='llvm::PPC::CR2LT' data-ref="llvm::PPC::CR2LT" data-ref-filename="llvm..PPC..CR2LT">CR2LT</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2GT" title='llvm::PPC::CR2GT' data-ref="llvm::PPC::CR2GT" data-ref-filename="llvm..PPC..CR2GT">CR2GT</a> ||</td></tr>
<tr><th id="35">35</th><td>           <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2EQ" title='llvm::PPC::CR2EQ' data-ref="llvm::PPC::CR2EQ" data-ref-filename="llvm..PPC..CR2EQ">CR2EQ</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2UN" title='llvm::PPC::CR2UN' data-ref="llvm::PPC::CR2UN" data-ref-filename="llvm..PPC..CR2UN">CR2UN</a>)</td></tr>
<tr><th id="36">36</th><td>    <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2" title='llvm::PPC::CR2' data-ref="llvm::PPC::CR2" data-ref-filename="llvm..PPC..CR2">CR2</a>;</td></tr>
<tr><th id="37">37</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3LT" title='llvm::PPC::CR3LT' data-ref="llvm::PPC::CR3LT" data-ref-filename="llvm..PPC..CR3LT">CR3LT</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3GT" title='llvm::PPC::CR3GT' data-ref="llvm::PPC::CR3GT" data-ref-filename="llvm..PPC..CR3GT">CR3GT</a> ||</td></tr>
<tr><th id="38">38</th><td>           <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3EQ" title='llvm::PPC::CR3EQ' data-ref="llvm::PPC::CR3EQ" data-ref-filename="llvm..PPC..CR3EQ">CR3EQ</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3UN" title='llvm::PPC::CR3UN' data-ref="llvm::PPC::CR3UN" data-ref-filename="llvm..PPC..CR3UN">CR3UN</a>)</td></tr>
<tr><th id="39">39</th><td>    <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3" title='llvm::PPC::CR3' data-ref="llvm::PPC::CR3" data-ref-filename="llvm..PPC..CR3">CR3</a>;</td></tr>
<tr><th id="40">40</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4LT" title='llvm::PPC::CR4LT' data-ref="llvm::PPC::CR4LT" data-ref-filename="llvm..PPC..CR4LT">CR4LT</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4GT" title='llvm::PPC::CR4GT' data-ref="llvm::PPC::CR4GT" data-ref-filename="llvm..PPC..CR4GT">CR4GT</a> ||</td></tr>
<tr><th id="41">41</th><td>           <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4EQ" title='llvm::PPC::CR4EQ' data-ref="llvm::PPC::CR4EQ" data-ref-filename="llvm..PPC..CR4EQ">CR4EQ</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4UN" title='llvm::PPC::CR4UN' data-ref="llvm::PPC::CR4UN" data-ref-filename="llvm..PPC..CR4UN">CR4UN</a>)</td></tr>
<tr><th id="42">42</th><td>    <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4" title='llvm::PPC::CR4' data-ref="llvm::PPC::CR4" data-ref-filename="llvm..PPC..CR4">CR4</a>;</td></tr>
<tr><th id="43">43</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5LT" title='llvm::PPC::CR5LT' data-ref="llvm::PPC::CR5LT" data-ref-filename="llvm..PPC..CR5LT">CR5LT</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5GT" title='llvm::PPC::CR5GT' data-ref="llvm::PPC::CR5GT" data-ref-filename="llvm..PPC..CR5GT">CR5GT</a> ||</td></tr>
<tr><th id="44">44</th><td>           <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5EQ" title='llvm::PPC::CR5EQ' data-ref="llvm::PPC::CR5EQ" data-ref-filename="llvm..PPC..CR5EQ">CR5EQ</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5UN" title='llvm::PPC::CR5UN' data-ref="llvm::PPC::CR5UN" data-ref-filename="llvm..PPC..CR5UN">CR5UN</a>)</td></tr>
<tr><th id="45">45</th><td>    <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5" title='llvm::PPC::CR5' data-ref="llvm::PPC::CR5" data-ref-filename="llvm..PPC..CR5">CR5</a>;</td></tr>
<tr><th id="46">46</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6LT" title='llvm::PPC::CR6LT' data-ref="llvm::PPC::CR6LT" data-ref-filename="llvm..PPC..CR6LT">CR6LT</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6GT" title='llvm::PPC::CR6GT' data-ref="llvm::PPC::CR6GT" data-ref-filename="llvm..PPC..CR6GT">CR6GT</a> ||</td></tr>
<tr><th id="47">47</th><td>           <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6EQ" title='llvm::PPC::CR6EQ' data-ref="llvm::PPC::CR6EQ" data-ref-filename="llvm..PPC..CR6EQ">CR6EQ</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6UN" title='llvm::PPC::CR6UN' data-ref="llvm::PPC::CR6UN" data-ref-filename="llvm..PPC..CR6UN">CR6UN</a>)</td></tr>
<tr><th id="48">48</th><td>    <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6" title='llvm::PPC::CR6' data-ref="llvm::PPC::CR6" data-ref-filename="llvm..PPC..CR6">CR6</a>;</td></tr>
<tr><th id="49">49</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7LT" title='llvm::PPC::CR7LT' data-ref="llvm::PPC::CR7LT" data-ref-filename="llvm..PPC..CR7LT">CR7LT</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7GT" title='llvm::PPC::CR7GT' data-ref="llvm::PPC::CR7GT" data-ref-filename="llvm..PPC..CR7GT">CR7GT</a> ||</td></tr>
<tr><th id="50">50</th><td>           <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7EQ" title='llvm::PPC::CR7EQ' data-ref="llvm::PPC::CR7EQ" data-ref-filename="llvm..PPC..CR7EQ">CR7EQ</a> || <a class="local col1 ref" href="#1SrcReg" title='SrcReg' data-ref="1SrcReg" data-ref-filename="1SrcReg">SrcReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7UN" title='llvm::PPC::CR7UN' data-ref="llvm::PPC::CR7UN" data-ref-filename="llvm..PPC..CR7UN">CR7UN</a>)</td></tr>
<tr><th id="51">51</th><td>    <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7" title='llvm::PPC::CR7' data-ref="llvm::PPC::CR7" data-ref-filename="llvm..PPC..CR7">CR7</a>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg != <var>0</var> &amp;&amp; <q>"Invalid CR bit register"</q>);</td></tr>
<tr><th id="54">54</th><td>  <b>return</b> <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a>;</td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>class</b> <dfn class="type def" id="llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</dfn> : <b>public</b> <a class="type" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPCGenRegisterInfo" title='llvm::PPCGenRegisterInfo' data-ref="llvm::PPCGenRegisterInfo" data-ref-filename="llvm..PPCGenRegisterInfo">PPCGenRegisterInfo</a> {</td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl field" id="llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</dfn>;</td></tr>
<tr><th id="59">59</th><td>  <em>const</em> <a class="type" href="#llvm::PPCTargetMachine" title='llvm::PPCTargetMachine' data-ref="llvm::PPCTargetMachine" data-ref-filename="llvm..PPCTargetMachine">PPCTargetMachine</a> &amp;<dfn class="decl field" id="llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</dfn>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>public</b>:</td></tr>
<tr><th id="62">62</th><td>  <dfn class="decl fn" id="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE" title='llvm::PPCRegisterInfo::PPCRegisterInfo' data-ref="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE" data-ref-filename="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE">PPCRegisterInfo</dfn>(<em>const</em> <a class="type" href="#llvm::PPCTargetMachine" title='llvm::PPCTargetMachine' data-ref="llvm::PPCTargetMachine" data-ref-filename="llvm..PPCTargetMachine">PPCTargetMachine</a> &amp;<dfn class="local col3 decl" id="3TM" title='TM' data-type='const llvm::PPCTargetMachine &amp;' data-ref="3TM" data-ref-filename="3TM">TM</dfn>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i class="doc">/// getMappedIdxOpcForImmOpc - Return the mapped index form load/store opcode</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">  /// for a given imm form load/store opcode<span class="command"> \p</span> <span class="arg">ImmFormOpcode.</span></i></td></tr>
<tr><th id="66">66</th><td><i class="doc">  /// FIXME: move this to PPCInstrInfo class.</i></td></tr>
<tr><th id="67">67</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj" title='llvm::PPCRegisterInfo::getMappedIdxOpcForImmOpc' data-ref="_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj">getMappedIdxOpcForImmOpc</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4ImmOpcode" title='ImmOpcode' data-type='unsigned int' data-ref="4ImmOpcode" data-ref-filename="4ImmOpcode">ImmOpcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="68">68</th><td>    <b>if</b> (!<a class="member field" href="#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col4 ref" href="#4ImmOpcode" title='ImmOpcode' data-ref="4ImmOpcode" data-ref-filename="4ImmOpcode">ImmOpcode</a>))</td></tr>
<tr><th id="69">69</th><td>      <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::INSTRUCTION_LIST_END" title='llvm::PPC::INSTRUCTION_LIST_END' data-ref="llvm::PPC::INSTRUCTION_LIST_END" data-ref-filename="llvm..PPC..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>;</td></tr>
<tr><th id="70">70</th><td>    <b>return</b> <a class="member field" href="#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col4 ref" href="#4ImmOpcode" title='ImmOpcode' data-ref="4ImmOpcode" data-ref-filename="4ImmOpcode">ImmOpcode</a>)<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="71">71</th><td>  }</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i class="doc">/// getPointerRegClass - Return the register class to use to hold pointers.</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">  /// This is used for addressing modes.</i></td></tr>
<tr><th id="75">75</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="76">76</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::PPCRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="5MF" data-ref-filename="5MF">MF</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6Kind" title='Kind' data-type='unsigned int' data-ref="6Kind" data-ref-filename="6Kind">Kind</dfn>=<var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm15PPCRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="7RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="7RC" data-ref-filename="7RC">RC</dfn>,</td></tr>
<tr><th id="79">79</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="8MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="8MF" data-ref-filename="8MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="82">82</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="9RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="9RC" data-ref-filename="9RC">RC</dfn>,</td></tr>
<tr><th id="83">83</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="10MF" data-ref-filename="10MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i class="doc">/// Code Generation virtual methods...</i></td></tr>
<tr><th id="86">86</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="11MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="11MF" data-ref-filename="11MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="87">87</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::PPCRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="12MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="12MF" data-ref-filename="12MF">MF</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                       <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col3 decl" id="13CC" title='CC' data-type='CallingConv::ID' data-ref="13CC" data-ref-filename="13CC">CC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="89">89</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo18getNoPreservedMaskEv" title='llvm::PPCRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm15PPCRegisterInfo18getNoPreservedMaskEv" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> override;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo25adjustStackMapLiveOutMaskEPj" title='llvm::PPCRegisterInfo::adjustStackMapLiveOutMask' data-ref="_ZNK4llvm15PPCRegisterInfo25adjustStackMapLiveOutMaskEPj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo25adjustStackMapLiveOutMaskEPj">adjustStackMapLiveOutMask</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="14Mask" title='Mask' data-type='uint32_t *' data-ref="14Mask" data-ref-filename="14Mask">Mask</dfn>) <em>const</em> override;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="15MF" data-ref-filename="15MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo24isCallerPreservedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::isCallerPreservedPhysReg' data-ref="_ZNK4llvm15PPCRegisterInfo24isCallerPreservedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo24isCallerPreservedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE">isCallerPreservedPhysReg</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="16PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="16PhysReg" data-ref-filename="16PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="95">95</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="17MF" data-ref-filename="17MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i class="doc">/// We require the register scavenger.</i></td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm15PPCRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="18MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="18MF" data-ref-filename="18MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="100">100</th><td>  }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="19MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="19MF" data-ref-filename="19MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm15PPCRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="20MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="20MF" data-ref-filename="20MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="105">105</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="106">106</th><td>  }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerDynamicAlloc' data-ref="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerDynamicAlloc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="21II" title='II' data-type='MachineBasicBlock::iterator' data-ref="21II" data-ref-filename="21II">II</dfn>) <em>const</em>;</td></tr>
<tr><th id="109">109</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerDynamicAreaOffset' data-ref="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerDynamicAreaOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="22II" title='II' data-type='MachineBasicBlock::iterator' data-ref="22II" data-ref-filename="22II">II</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_" title='llvm::PPCRegisterInfo::prepareDynamicAlloca' data-ref="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_" data-ref-filename="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_">prepareDynamicAlloca</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="23II" title='II' data-type='MachineBasicBlock::iterator' data-ref="23II" data-ref-filename="23II">II</dfn>,</td></tr>
<tr><th id="111">111</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col4 decl" id="24NegSizeReg" title='NegSizeReg' data-type='llvm::Register &amp;' data-ref="24NegSizeReg" data-ref-filename="24NegSizeReg">NegSizeReg</dfn>, <em>bool</em> &amp;<dfn class="local col5 decl" id="25KillNegSizeReg" title='KillNegSizeReg' data-type='bool &amp;' data-ref="25KillNegSizeReg" data-ref-filename="25KillNegSizeReg">KillNegSizeReg</dfn>,</td></tr>
<tr><th id="112">112</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col6 decl" id="26FramePointer" title='FramePointer' data-type='llvm::Register &amp;' data-ref="26FramePointer" data-ref-filename="26FramePointer">FramePointer</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo24lowerPrepareProbedAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerPrepareProbedAlloca' data-ref="_ZNK4llvm15PPCRegisterInfo24lowerPrepareProbedAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo24lowerPrepareProbedAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerPrepareProbedAlloca</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="27II" title='II' data-type='MachineBasicBlock::iterator' data-ref="27II" data-ref-filename="27II">II</dfn>) <em>const</em>;</td></tr>
<tr><th id="114">114</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRSpilling</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="28II" title='II' data-type='MachineBasicBlock::iterator' data-ref="28II" data-ref-filename="28II">II</dfn>,</td></tr>
<tr><th id="115">115</th><td>                       <em>unsigned</em> <dfn class="local col9 decl" id="29FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="29FrameIndex" data-ref-filename="29FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRRestore' data-ref="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRRestore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="30II" title='II' data-type='MachineBasicBlock::iterator' data-ref="30II" data-ref-filename="30II">II</dfn>,</td></tr>
<tr><th id="117">117</th><td>                      <em>unsigned</em> <dfn class="local col1 decl" id="31FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="31FrameIndex" data-ref-filename="31FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRBitSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRBitSpilling</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="32II" title='II' data-type='MachineBasicBlock::iterator' data-ref="32II" data-ref-filename="32II">II</dfn>,</td></tr>
<tr><th id="119">119</th><td>                          <em>unsigned</em> <dfn class="local col3 decl" id="33FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="33FrameIndex" data-ref-filename="33FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="120">120</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRBitRestore' data-ref="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRBitRestore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="34II" title='II' data-type='MachineBasicBlock::iterator' data-ref="34II" data-ref-filename="34II">II</dfn>,</td></tr>
<tr><th id="121">121</th><td>                         <em>unsigned</em> <dfn class="local col5 decl" id="35FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="35FrameIndex" data-ref-filename="35FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo16lowerACCSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerACCSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo16lowerACCSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo16lowerACCSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerACCSpilling</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="36II" title='II' data-type='MachineBasicBlock::iterator' data-ref="36II" data-ref-filename="36II">II</dfn>,</td></tr>
<tr><th id="124">124</th><td>                        <em>unsigned</em> <dfn class="local col7 decl" id="37FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="37FrameIndex" data-ref-filename="37FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="125">125</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo15lowerACCRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerACCRestore' data-ref="_ZNK4llvm15PPCRegisterInfo15lowerACCRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15lowerACCRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerACCRestore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="38II" title='II' data-type='MachineBasicBlock::iterator' data-ref="38II" data-ref-filename="38II">II</dfn>,</td></tr>
<tr><th id="126">126</th><td>                       <em>unsigned</em> <dfn class="local col9 decl" id="39FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="39FrameIndex" data-ref-filename="39FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <em>static</em> <em>void</em> <dfn class="decl fn" id="_ZN4llvm15PPCRegisterInfo15emitAccCopyInfoERNS_17MachineBasicBlockENS_10MCRegisterES3_" title='llvm::PPCRegisterInfo::emitAccCopyInfo' data-ref="_ZN4llvm15PPCRegisterInfo15emitAccCopyInfoERNS_17MachineBasicBlockENS_10MCRegisterES3_" data-ref-filename="_ZN4llvm15PPCRegisterInfo15emitAccCopyInfoERNS_17MachineBasicBlockENS_10MCRegisterES3_">emitAccCopyInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="40MBB" data-ref-filename="40MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="41DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="41DestReg" data-ref-filename="41DestReg">DestReg</dfn>,</td></tr>
<tr><th id="129">129</th><td>                              <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col2 decl" id="42SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="42SrcReg" data-ref-filename="42SrcReg">SrcReg</dfn>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi" title='llvm::PPCRegisterInfo::hasReservedSpillSlot' data-ref="_ZNK4llvm15PPCRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi" data-ref-filename="_ZNK4llvm15PPCRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi">hasReservedSpillSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="43MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="43MF" data-ref-filename="43MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="44Reg" title='Reg' data-type='llvm::Register' data-ref="44Reg" data-ref-filename="44Reg">Reg</dfn>,</td></tr>
<tr><th id="132">132</th><td>                            <em>int</em> &amp;<dfn class="local col5 decl" id="45FrameIdx" title='FrameIdx' data-type='int &amp;' data-ref="45FrameIdx" data-ref-filename="45FrameIdx">FrameIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="133">133</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::PPCRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm15PPCRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="46II" title='II' data-type='MachineBasicBlock::iterator' data-ref="46II" data-ref-filename="46II">II</dfn>, <em>int</em> <dfn class="local col7 decl" id="47SPAdj" title='SPAdj' data-type='int' data-ref="47SPAdj" data-ref-filename="47SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="134">134</th><td>                           <em>unsigned</em> <dfn class="local col8 decl" id="48FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="48FIOperandNum" data-ref-filename="48FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="135">135</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col9 decl" id="49RS" title='RS' data-type='llvm::RegScavenger *' data-ref="49RS" data-ref-filename="49RS">RS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i>// Support for virtual base registers.</i></td></tr>
<tr><th id="138">138</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::PPCRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm15PPCRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr *' data-ref="50MI" data-ref-filename="50MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="51Offset" title='Offset' data-type='int64_t' data-ref="51Offset" data-ref-filename="51Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" title='llvm::PPCRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" data-ref-filename="_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="52MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="52MBB" data-ref-filename="52MBB">MBB</dfn>, <em>int</em> <dfn class="local col3 decl" id="53FrameIdx" title='FrameIdx' data-type='int' data-ref="53FrameIdx" data-ref-filename="53FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="54Offset" title='Offset' data-type='int64_t' data-ref="54Offset" data-ref-filename="54Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="141">141</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" title='llvm::PPCRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="55MI" data-ref-filename="55MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="56BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="56BaseReg" data-ref-filename="56BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="142">142</th><td>                         <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="57Offset" title='Offset' data-type='int64_t' data-ref="57Offset" data-ref-filename="57Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="143">143</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::PPCRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="58MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="58MI" data-ref-filename="58MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="59BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="59BaseReg" data-ref-filename="59BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="144">144</th><td>                          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="60Offset" title='Offset' data-type='int64_t' data-ref="60Offset" data-ref-filename="60Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i>// Debug information queries.</i></td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual decl fn" id="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="61MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="61MF" data-ref-filename="61MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i>// Base pointer (stack realignment) support.</i></td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE">getBaseRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="62MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="62MF" data-ref-filename="62MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="63MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="63MF" data-ref-filename="63MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i class="doc">/// stripRegisterPrefix - This method strips the character prefix from a</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">  /// register name so that only the number is left.  Used by for linux asm.</i></td></tr>
<tr><th id="155">155</th><td>  <em>static</em> <em>const</em> <em>char</em> *<dfn class="decl def fn" id="_ZN4llvm15PPCRegisterInfo19stripRegisterPrefixEPKc" title='llvm::PPCRegisterInfo::stripRegisterPrefix' data-ref="_ZN4llvm15PPCRegisterInfo19stripRegisterPrefixEPKc" data-ref-filename="_ZN4llvm15PPCRegisterInfo19stripRegisterPrefixEPKc">stripRegisterPrefix</dfn>(<em>const</em> <em>char</em> *<dfn class="local col4 decl" id="64RegName" title='RegName' data-type='const char *' data-ref="64RegName" data-ref-filename="64RegName">RegName</dfn>) {</td></tr>
<tr><th id="156">156</th><td>    <b>switch</b> (<a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a>[<var>0</var>]) {</td></tr>
<tr><th id="157">157</th><td>      <b>case</b> <kbd>'a'</kbd>:</td></tr>
<tr><th id="158">158</th><td>        <b>if</b> (<a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a>[<var>1</var>] == <kbd>'c'</kbd> &amp;&amp; <a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a>[<var>2</var>] == <kbd>'c'</kbd>)</td></tr>
<tr><th id="159">159</th><td>          <b>return</b> <a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a> + <var>3</var>;</td></tr>
<tr><th id="160">160</th><td>      <b>break</b>;</td></tr>
<tr><th id="161">161</th><td>      <b>case</b> <kbd>'r'</kbd>:</td></tr>
<tr><th id="162">162</th><td>      <b>case</b> <kbd>'f'</kbd>:</td></tr>
<tr><th id="163">163</th><td>      <b>case</b> <kbd>'v'</kbd>:</td></tr>
<tr><th id="164">164</th><td>        <b>if</b> (<a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a>[<var>1</var>] == <kbd>'s'</kbd>) {</td></tr>
<tr><th id="165">165</th><td>          <b>if</b> (<a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a>[<var>2</var>] == <kbd>'p'</kbd>)</td></tr>
<tr><th id="166">166</th><td>            <b>return</b> <a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a> + <var>3</var>;</td></tr>
<tr><th id="167">167</th><td>          <b>return</b> <a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a> + <var>2</var>;</td></tr>
<tr><th id="168">168</th><td>        }</td></tr>
<tr><th id="169">169</th><td>        <b>return</b> <a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a> + <var>1</var>;</td></tr>
<tr><th id="170">170</th><td>      <b>case</b> <kbd>'c'</kbd>: <b>if</b> (<a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a>[<var>1</var>] == <kbd>'r'</kbd>) <b>return</b> <a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a> + <var>2</var>;</td></tr>
<tr><th id="171">171</th><td>    }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>    <b>return</b> <a class="local col4 ref" href="#64RegName" title='RegName' data-ref="64RegName" data-ref-filename="64RegName">RegName</a>;</td></tr>
<tr><th id="174">174</th><td>  }</td></tr>
<tr><th id="175">175</th><td>};</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="180">180</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='GISel/PPCCallLowering.cpp.html'>llvm/llvm/lib/Target/PowerPC/GISel/PPCCallLowering.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>