abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c880.blif
Line 12: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 13: Skipping line ".default_output_required 0.00 0.00 ".
Line 14: Skipping line ".default_input_drive 0.10 0.10 ".
Line 15: Skipping line ".default_output_load 2.00 ".
Line 16: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc880                          :[0m i/o =   60/   26  lat =    0  nd =   224  edge =    542  area =585.00  delay =24.90  lev = 18
--------------- round 1 ---------------
seed = 2021818912
[38379] is replaced by one with estimated error 0.00012
error = 0.00012
area = 583
delay = 24.9
#gates = 225
output circuit result/c880_1_0.00012_583_24.9.blif
time = 1020550 us
--------------- round 2 ---------------
seed = 2517674288
[37789] is replaced by one with estimated error 0.0006
error = 0.0006
area = 575
delay = 24.9
#gates = 222
output circuit result/c880_2_0.0006_575_24.9.blif
time = 1917395 us
--------------- round 3 ---------------
seed = 2972329141
[38447] is replaced by zero with estimated error 0.00071
error = 0.00071
area = 574
delay = 24.9
#gates = 221
output circuit result/c880_3_0.00071_574_24.9.blif
time = 2786790 us
--------------- round 4 ---------------
seed = 1713443007
[38864] is replaced by one with estimated error 0.00274
error = 0.00274
area = 568
delay = 24.9
#gates = 218
output circuit result/c880_4_0.00274_568_24.9.blif
time = 3656232 us
--------------- round 5 ---------------
seed = 282315151
[38719] is replaced by one with estimated error 0.00471
error = 0.00471
area = 559
delay = 24.9
#gates = 214
output circuit result/c880_5_0.00471_559_24.9.blif
time = 4496498 us
--------------- round 6 ---------------
seed = 1210633984
[39005] is replaced by one with estimated error 0.01466
error = 0.01466
area = 551
delay = 23.9
#gates = 212
output circuit result/c880_6_0.01466_551_23.9.blif
time = 5292225 us
--------------- round 7 ---------------
seed = 1139687126
G294gat is replaced by zero with estimated error 0.01969
error = 0.01969
area = 547
delay = 23.1
#gates = 210
output circuit result/c880_7_0.01969_547_23.1.blif
time = 6076504 us
--------------- round 8 ---------------
seed = 3002273926
G449gat is replaced by zero with estimated error 0.02702
error = 0.02702
area = 542
delay = 23.1
#gates = 208
output circuit result/c880_8_0.02702_542_23.1.blif
time = 6810584 us
--------------- round 9 ---------------
seed = 953848604
G448gat is replaced by zero with estimated error 0.03731
error = 0.03731
area = 534
delay = 23.1
#gates = 205
output circuit result/c880_9_0.03731_534_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 7541392 us
--------------- round 10 ---------------
seed = 3702401137
[38945] is replaced by one with estimated error 0.04386
error = 0.04386
area = 531
delay = 23.1
#gates = 204
output circuit result/c880_10_0.04386_531_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 8239188 us
--------------- round 11 ---------------
seed = 1132146573
[38949] is replaced by one with estimated error 0.04708
error = 0.04708
area = 529
delay = 23.1
#gates = 203
output circuit result/c880_11_0.04708_529_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 8932851 us
--------------- round 12 ---------------
seed = 1290551170
exceed error bound
