<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1675' type='void llvm::SelectionDAG::ExtractVectorElements(llvm::SDValue Op, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; Args, unsigned int Start = 0, unsigned int Count = 0)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1673'>/// Append the extracted elements from Start to Count out of the vector Op
  /// in Args. If Count is 0, all of the elements will be extracted.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='262' u='c' c='_ZN4llvm16DAGTypeLegalizer26ScalarizeVecRes_OverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='263' u='c' c='_ZN4llvm16DAGTypeLegalizer26ScalarizeVecRes_OverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9335' u='c' c='_ZN4llvm12SelectionDAG22UnrollVectorOverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9336' u='c' c='_ZN4llvm12SelectionDAG22UnrollVectorOverflowOpEPNS_6SDNodeEj'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9463' ll='9477' type='void llvm::SelectionDAG::ExtractVectorElements(llvm::SDValue Op, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; Args, unsigned int Start = 0, unsigned int Count = 0)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='648' u='c' c='_ZL21widenVectorToPartTypeRN4llvm12SelectionDAGENS_7SDValueERKNS_5SDLocENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='6206' u='c' c='_ZNK4llvm14TargetLowering15expandVecReduceEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1282' u='c' c='_ZNK4llvm20AMDGPUTargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1293' u='c' c='_ZNK4llvm20AMDGPUTargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2797' u='c' c='_ZNK4llvm20AMDGPUTargetLowering22LowerSIGN_EXTEND_INREGENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3785' u='c' c='_ZL23adjustLoadValueTypeImplN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4801' u='c' c='_ZL17constructRetValueRN4llvm12SelectionDAGEPNS_13MachineSDNodeENS_8ArrayRefINS_3EVTEEEbbbiiRKNS_5SDLocERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4832' u='c' c='_ZL17constructRetValueRN4llvm12SelectionDAGEPNS_13MachineSDNodeENS_8ArrayRefINS_3EVTEEEbbbiiRKNS_5SDLocERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5167' u='c' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='1056' u='c' c='_ZNK4llvm21HexagonTargetLowering21LowerHvxConcatVectorsENS_7SDValueERNS_12SelectionDAGE'/>
