
**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/BinkLed" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 14: warning #112-D: statement is unreachable
"../main.c", line 9: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 11: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "BinkLed.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"BinkLed.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="BinkLed_linkInfo.xml" --use_hw_mpy=none --rom_model -o "BinkLed.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 3 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "BinkLed.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
'Building files: "BinkLed.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "BinkLed.hex"  "BinkLed.out" 
Translating to Intel format...
   "BinkLed.out" .text ==> .text
   "BinkLed.out" $fill000 ==> $fill000
   "BinkLed.out" PORT1 ==> PORT1
   "BinkLed.out" PORT2 ==> PORT2
   "BinkLed.out" ADC10 ==> ADC10
   "BinkLed.out" USCIAB0TX ==> USCIAB0TX
   "BinkLed.out" USCIAB0RX ==> USCIAB0RX
   "BinkLed.out" TIMERA1 ==> TIMERA1
   "BinkLed.out" TIMERA0 ==> TIMERA0
   "BinkLed.out" WDT ==> WDT
   "BinkLed.out" TIMERB1 ==> TIMERB1
   "BinkLed.out" TIMERB0 ==> TIMERB0
   "BinkLed.out" NMI ==> NMI
   "BinkLed.out" .reset ==> .reset
'Finished building: "BinkLed.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/BinkLed" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 10: warning #225-D: function "delay_ms" declared implicitly
"../main.c", line 15: warning #112-D: statement is unreachable
"../main.c", line 20: warning #161-D: declaration is incompatible with previous "delay_ms" (declared at line 10)
"../main.c", line 21: error #29: expected an expression
"../main.c", line 21: error #20: identifier "i" is undefined
"../main.c", line 22: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
2 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/BinkLed" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 15: warning #112-D: statement is unreachable
"../main.c", line 21: error #29: expected an expression
"../main.c", line 21: error #20: identifier "i" is undefined
"../main.c", line 22: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
2 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/BinkLed" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "BinkLed.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"BinkLed.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="BinkLed_linkInfo.xml" --use_hw_mpy=none --rom_model -o "BinkLed.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
"../main.c", line 15: warning #112-D: statement is unreachable
"../main.c", line 21: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 22: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 21: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 22: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 3 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "BinkLed.out"'
 
'Building files: "BinkLed.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "BinkLed.hex"  "BinkLed.out" 
Translating to Intel format...
   "BinkLed.out" .text ==> .text
   "BinkLed.out" $fill000 ==> $fill000
   "BinkLed.out" PORT1 ==> PORT1
   "BinkLed.out" PORT2 ==> PORT2
   "BinkLed.out" ADC10 ==> ADC10
   "BinkLed.out" USCIAB0TX ==> USCIAB0TX
   "BinkLed.out" USCIAB0RX ==> USCIAB0RX
   "BinkLed.out" TIMERA1 ==> TIMERA1
   "BinkLed.out" TIMERA0 ==> TIMERA0
   "BinkLed.out" WDT ==> WDT
   "BinkLed.out" TIMERB1 ==> TIMERB1
   "BinkLed.out" TIMERB0 ==> TIMERB0
   "BinkLed.out" NMI ==> NMI
   "BinkLed.out" .reset ==> .reset
'Finished building: "BinkLed.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/BinkLed" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 32: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 33: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 33: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 13: remark #1535-D: (ULP 8.1) variable "a" is used as a constant. Recommend declaring variable as either 'static const' or 'const'
'Finished building: "../main.c"'
 
'Building target: "BinkLed.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"BinkLed.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="BinkLed_linkInfo.xml" --use_hw_mpy=none --rom_model -o "BinkLed.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 3 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "BinkLed.out"'
 
'Building files: "BinkLed.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "BinkLed.hex"  "BinkLed.out" 
Translating to Intel format...
   "BinkLed.out" .text ==> .text
   "BinkLed.out" $fill000 ==> $fill000
   "BinkLed.out" PORT1 ==> PORT1
   "BinkLed.out" PORT2 ==> PORT2
   "BinkLed.out" ADC10 ==> ADC10
   "BinkLed.out" USCIAB0TX ==> USCIAB0TX
   "BinkLed.out" USCIAB0RX ==> USCIAB0RX
   "BinkLed.out" TIMERA1 ==> TIMERA1
   "BinkLed.out" TIMERA0 ==> TIMERA0
   "BinkLed.out" WDT ==> WDT
   "BinkLed.out" TIMERB1 ==> TIMERB1
   "BinkLed.out" TIMERB0 ==> TIMERB0
   "BinkLed.out" NMI ==> NMI
   "BinkLed.out" .reset ==> .reset
'Finished building: "BinkLed.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/Input_Switch(button)" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 13: error #20: identifier "P3" is undefined
"../main.c", line 16: error #20: identifier "P3" is undefined
"../main.c", line 19: warning #112-D: statement is unreachable
2 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/Input_Switch(button)" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 19: warning #112-D: statement is unreachable
'Finished building: "../main.c"'
 
'Building target: "Input_Switch(button).out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"Input_Switch(button).map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="Input_Switch(button)_linkInfo.xml" --use_hw_mpy=none --rom_model -o "Input_Switch(button).out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "Input_Switch(button).out"'
 
'Building files: "Input_Switch(button).out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "Input_Switch(button).hex"  "Input_Switch(button).out" 
Translating to Intel format...
   "Input_Switch(button).out" .text ==> .text
   "Input_Switch(button).out" $fill000 ==> $fill000
   "Input_Switch(button).out" PORT1 ==> PORT1
   "Input_Switch(button).out" PORT2 ==> PORT2
   "Input_Switch(button).out" ADC10 ==> ADC10
   "Input_Switch(button).out" USCIAB0TX ==> USCIAB0TX
   "Input_Switch(button).out" USCIAB0RX ==> USCIAB0RX
   "Input_Switch(button).out" TIMERA1 ==> TIMERA1
   "Input_Switch(button).out" TIMERA0 ==> TIMERA0
   "Input_Switch(button).out" WDT ==> WDT
   "Input_Switch(button).out" TIMERB1 ==> TIMERB1
   "Input_Switch(button).out" TIMERB0 ==> TIMERB0
   "Input_Switch(button).out" NMI ==> NMI
   "Input_Switch(button).out" .reset ==> .reset
'Finished building: "Input_Switch(button).out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/Input_Switch(button)" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 19: warning #112-D: statement is unreachable
'Finished building: "../main.c"'
 
'Building target: "Input_Switch(button).out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"Input_Switch(button).map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="Input_Switch(button)_linkInfo.xml" --use_hw_mpy=none --rom_model -o "Input_Switch(button).out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "Input_Switch(button).out"'
 
'Building files: "Input_Switch(button).out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "Input_Switch(button).hex"  "Input_Switch(button).out" 
Translating to Intel format...
   "Input_Switch(button).out" .text ==> .text
   "Input_Switch(button).out" $fill000 ==> $fill000
   "Input_Switch(button).out" PORT1 ==> PORT1
   "Input_Switch(button).out" PORT2 ==> PORT2
   "Input_Switch(button).out" ADC10 ==> ADC10
   "Input_Switch(button).out" USCIAB0TX ==> USCIAB0TX
   "Input_Switch(button).out" USCIAB0RX ==> USCIAB0RX
   "Input_Switch(button).out" TIMERA1 ==> TIMERA1
   "Input_Switch(button).out" TIMERA0 ==> TIMERA0
   "Input_Switch(button).out" WDT ==> WDT
   "Input_Switch(button).out" TIMERB1 ==> TIMERB1
   "Input_Switch(button).out" TIMERB0 ==> TIMERB0
   "Input_Switch(button).out" NMI ==> NMI
   "Input_Switch(button).out" .reset ==> .reset
'Finished building: "Input_Switch(button).out"'
 

**** Build Finished ****

**** Build of configuration Debug for project #01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/#01_OUTPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
gmake[1]: Nothing to be done for 'secondary-outputs'.
makefile:137: recipe for target 'all' failed
gmake[1]: *** No rule to make target '#01_OUTPUT.out'.
gmake: *** [all] Error 2

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Clean-only build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 clean -O 
 
DEL /F  " "
DEL /F "main.obj" 
DEL /F "main.d" 
The filename or extension is too long.
'Finished clean'
 

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/01_OUTPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "01_OUTPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"01_OUTPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="01_OUTPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "01_OUTPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 3 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "01_OUTPUT.out"'
 
'Building files: "01_OUTPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "01_OUTPUT.hex"  "01_OUTPUT.out" 
Translating to Intel format...
   "01_OUTPUT.out" .text ==> .text
   "01_OUTPUT.out" $fill000 ==> $fill000
   "01_OUTPUT.out" PORT1 ==> PORT1
   "01_OUTPUT.out" PORT2 ==> PORT2
   "01_OUTPUT.out" ADC10 ==> ADC10
   "01_OUTPUT.out" USCIAB0TX ==> USCIAB0TX
   "01_OUTPUT.out" USCIAB0RX ==> USCIAB0RX
   "01_OUTPUT.out" TIMERA1 ==> TIMERA1
   "01_OUTPUT.out" TIMERA0 ==> TIMERA0
   "01_OUTPUT.out" WDT ==> WDT
   "01_OUTPUT.out" TIMERB1 ==> TIMERB1
   "01_OUTPUT.out" TIMERB0 ==> TIMERB0
   "01_OUTPUT.out" NMI ==> NMI
   "01_OUTPUT.out" .reset ==> .reset
'Finished building: "01_OUTPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/01_OUTPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 12: error #29: expected an expression
"../main.c", line 12: error #20: identifier "i" is undefined
"../main.c", line 14: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
2 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/01_OUTPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 12: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 14: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 12: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 14: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "01_OUTPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"01_OUTPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="01_OUTPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "01_OUTPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 3 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "01_OUTPUT.out"'
 
'Building files: "01_OUTPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "01_OUTPUT.hex"  "01_OUTPUT.out" 
Translating to Intel format...
   "01_OUTPUT.out" .text ==> .text
   "01_OUTPUT.out" $fill000 ==> $fill000
   "01_OUTPUT.out" PORT1 ==> PORT1
   "01_OUTPUT.out" PORT2 ==> PORT2
   "01_OUTPUT.out" ADC10 ==> ADC10
   "01_OUTPUT.out" USCIAB0TX ==> USCIAB0TX
   "01_OUTPUT.out" USCIAB0RX ==> USCIAB0RX
   "01_OUTPUT.out" TIMERA1 ==> TIMERA1
   "01_OUTPUT.out" TIMERA0 ==> TIMERA0
   "01_OUTPUT.out" WDT ==> WDT
   "01_OUTPUT.out" TIMERB1 ==> TIMERB1
   "01_OUTPUT.out" TIMERB0 ==> TIMERB0
   "01_OUTPUT.out" NMI ==> NMI
   "01_OUTPUT.out" .reset ==> .reset
'Finished building: "01_OUTPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 3 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 11: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 3 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 24: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 26: remark #1530-D: (ULP 5.1) Detected modulo operation(s). Recommend moving them to RAM during run time or not using as these are processing/power intensive
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 25: error #128: expected a statement
"../main.c", line 34: warning #12-D: parsing restarts here after previous syntax error
At end of source: error #68: expected a "}"
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 15: remark #1530-D: (ULP 5.1) Detected modulo operation(s). Recommend moving them to RAM during run time or not using as these are processing/power intensive
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 21: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
2 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 25: error #128: expected a statement
"../main.c", line 34: warning #12-D: parsing restarts here after previous syntax error
At end of source: error #68: expected a "}"
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 15: remark #1530-D: (ULP 5.1) Detected modulo operation(s). Recommend moving them to RAM during run time or not using as these are processing/power intensive
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 21: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
2 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 25: error #128: expected a statement
"../main.c", line 34: warning #12-D: parsing restarts here after previous syntax error
At end of source: error #68: expected a "}"
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 15: remark #1530-D: (ULP 5.1) Detected modulo operation(s). Recommend moving them to RAM during run time or not using as these are processing/power intensive
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 21: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
2 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 34: error #128: expected a statement
"../main.c", line 37: warning #12-D: parsing restarts here after previous syntax error
At end of source: error #68: expected a "}"
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 15: remark #1530-D: (ULP 5.1) Detected modulo operation(s). Recommend moving them to RAM during run time or not using as these are processing/power intensive
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 21: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 26: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 29: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 31: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
2 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 34: error #128: expected a statement
"../main.c", line 37: warning #12-D: parsing restarts here after previous syntax error
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 15: remark #1530-D: (ULP 5.1) Detected modulo operation(s). Recommend moving them to RAM during run time or not using as these are processing/power intensive
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 21: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 26: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 29: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 31: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
1 error detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 15: remark #1530-D: (ULP 5.1) Detected modulo operation(s). Recommend moving them to RAM during run time or not using as these are processing/power intensive
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 21: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 26: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 29: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 31: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/02_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 15: remark #1530-D: (ULP 5.1) Detected modulo operation(s). Recommend moving them to RAM during run time or not using as these are processing/power intensive
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 21: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 25: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 28: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "02_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"02_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="02_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "02_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "02_INPUT.out"'
 
'Building files: "02_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "02_INPUT.hex"  "02_INPUT.out" 
Translating to Intel format...
   "02_INPUT.out" .text ==> .text
   "02_INPUT.out" $fill000 ==> $fill000
   "02_INPUT.out" PORT1 ==> PORT1
   "02_INPUT.out" PORT2 ==> PORT2
   "02_INPUT.out" ADC10 ==> ADC10
   "02_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "02_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "02_INPUT.out" TIMERA1 ==> TIMERA1
   "02_INPUT.out" TIMERA0 ==> TIMERA0
   "02_INPUT.out" WDT ==> WDT
   "02_INPUT.out" TIMERB1 ==> TIMERB1
   "02_INPUT.out" TIMERB0 ==> TIMERB0
   "02_INPUT.out" NMI ==> NMI
   "02_INPUT.out" .reset ==> .reset
'Finished building: "02_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 16: error #29: expected an expression
"../main.c", line 16: error #20: identifier "i" is undefined
"../main.c", line 27: error #29: expected an expression
"../main.c", line 27: error #20: identifier "i" is undefined
"../main.c", line 38: error #29: expected an expression
"../main.c", line 38: error #20: identifier "i" is undefined
"../main.c", line 11: warning #179-D: variable "status_button3" was declared but never referenced
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 29: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 31: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 41: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 44: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
6 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 11: warning #179-D: variable "status_button3" was declared but never referenced
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 27: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 29: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 31: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 41: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 44: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 27: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 29: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 31: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 41: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 44: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 11: warning #179-D: variable "status_button3" was declared but never referenced
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 27: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 29: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 31: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 41: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 44: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 27: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 29: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 31: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 41: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 44: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 11: warning #179-D: variable "status_button3" was declared but never referenced
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 22: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 34: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 48: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 22: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 34: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 48: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 11: warning #179-D: variable "status_button3" was declared but never referenced
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 22: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 34: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 22: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 34: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '03_EXTERNAL_INTERRUPT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/BAI_TAP_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"

>> Compilation failure
subdir_rules.mk:9: recipe for target 'main.obj' failed
"../main.c", line 16: error #29: expected an expression
"../main.c", line 16: error #20: identifier "i" is undefined
"../main.c", line 28: error #29: expected an expression
"../main.c", line 28: error #20: identifier "i" is undefined
"../main.c", line 40: error #29: expected an expression
"../main.c", line 40: error #20: identifier "i" is undefined
"../main.c", line 11: warning #179-D: variable "status_button3" was declared but never referenced
"../main.c", line 22: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 34: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
6 errors detected in the compilation of "../main.c".
gmake: *** [main.obj] Error 1
gmake: Target 'all' not remade because of errors.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '03_EXTERNAL_INTERRUPT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/BAI_TAP_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 11: warning #179-D: variable "status_button3" was declared but never referenced
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 22: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 34: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 22: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 34: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P3OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "BAI_TAP_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"BAI_TAP_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="BAI_TAP_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "BAI_TAP_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "BAI_TAP_INPUT.out"'
 
'Building files: "BAI_TAP_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "BAI_TAP_INPUT.hex"  "BAI_TAP_INPUT.out" 
Translating to Intel format...
   "BAI_TAP_INPUT.out" .text ==> .text
   "BAI_TAP_INPUT.out" $fill000 ==> $fill000
   "BAI_TAP_INPUT.out" PORT1 ==> PORT1
   "BAI_TAP_INPUT.out" PORT2 ==> PORT2
   "BAI_TAP_INPUT.out" ADC10 ==> ADC10
   "BAI_TAP_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "BAI_TAP_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "BAI_TAP_INPUT.out" TIMERA1 ==> TIMERA1
   "BAI_TAP_INPUT.out" TIMERA0 ==> TIMERA0
   "BAI_TAP_INPUT.out" WDT ==> WDT
   "BAI_TAP_INPUT.out" TIMERB1 ==> TIMERB1
   "BAI_TAP_INPUT.out" TIMERB0 ==> TIMERB0
   "BAI_TAP_INPUT.out" NMI ==> NMI
   "BAI_TAP_INPUT.out" .reset ==> .reset
'Finished building: "BAI_TAP_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '03_EXTERNAL_INTERRUPT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/BAI_TAP_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 11: warning #179-D: variable "status_button3" was declared but never referenced
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "BAI_TAP_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"BAI_TAP_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="BAI_TAP_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "BAI_TAP_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "BAI_TAP_INPUT.out"'
 
'Building files: "BAI_TAP_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "BAI_TAP_INPUT.hex"  "BAI_TAP_INPUT.out" 
Translating to Intel format...
   "BAI_TAP_INPUT.out" .text ==> .text
   "BAI_TAP_INPUT.out" $fill000 ==> $fill000
   "BAI_TAP_INPUT.out" PORT1 ==> PORT1
   "BAI_TAP_INPUT.out" PORT2 ==> PORT2
   "BAI_TAP_INPUT.out" ADC10 ==> ADC10
   "BAI_TAP_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "BAI_TAP_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "BAI_TAP_INPUT.out" TIMERA1 ==> TIMERA1
   "BAI_TAP_INPUT.out" TIMERA0 ==> TIMERA0
   "BAI_TAP_INPUT.out" WDT ==> WDT
   "BAI_TAP_INPUT.out" TIMERB1 ==> TIMERB1
   "BAI_TAP_INPUT.out" TIMERB0 ==> TIMERB0
   "BAI_TAP_INPUT.out" NMI ==> NMI
   "BAI_TAP_INPUT.out" .reset ==> .reset
'Finished building: "BAI_TAP_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 13: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 3 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/BAI_TAP_INPUT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 11: warning #179-D: variable "status_button3" was declared but never referenced
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 16: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 18: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 20: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 28: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 32: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 40: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 43: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 46: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "BAI_TAP_INPUT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"BAI_TAP_INPUT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="BAI_TAP_INPUT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "BAI_TAP_INPUT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "BAI_TAP_INPUT.out"'
 
'Building files: "BAI_TAP_INPUT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "BAI_TAP_INPUT.hex"  "BAI_TAP_INPUT.out" 
Translating to Intel format...
   "BAI_TAP_INPUT.out" .text ==> .text
   "BAI_TAP_INPUT.out" $fill000 ==> $fill000
   "BAI_TAP_INPUT.out" PORT1 ==> PORT1
   "BAI_TAP_INPUT.out" PORT2 ==> PORT2
   "BAI_TAP_INPUT.out" ADC10 ==> ADC10
   "BAI_TAP_INPUT.out" USCIAB0TX ==> USCIAB0TX
   "BAI_TAP_INPUT.out" USCIAB0RX ==> USCIAB0RX
   "BAI_TAP_INPUT.out" TIMERA1 ==> TIMERA1
   "BAI_TAP_INPUT.out" TIMERA0 ==> TIMERA0
   "BAI_TAP_INPUT.out" WDT ==> WDT
   "BAI_TAP_INPUT.out" TIMERB1 ==> TIMERB1
   "BAI_TAP_INPUT.out" TIMERB0 ==> TIMERB0
   "BAI_TAP_INPUT.out" NMI ==> NMI
   "BAI_TAP_INPUT.out" .reset ==> .reset
'Finished building: "BAI_TAP_INPUT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BAI_TAP_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BAI_TAP_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BAI_TAP_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BAI_TAP_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 19: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BAI_TAP_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 24: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 26: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 40: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 42: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 40: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 42: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" .cinit ==> .cinit
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BAI_TAP_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 24: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 26: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 40: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 42: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 40: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 42: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" .cinit ==> .cinit
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BAI_TAP_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 24: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 26: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 40: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 42: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 40: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 42: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" .cinit ==> .cinit
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BAI_TAP_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 01_OUTPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '01_OUTPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 02_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: '02_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project 03_EXTERNAL_INTERRUPT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
'Building file: "../main.c"'
'Invoking: MSP430 Compiler'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="F:/ti/ccsv7/ccs_base/msp430/include" --include_path="D:/MegaSyn/SourceCodes/Github/MSP430-Project/03_EXTERNAL_INTERRUPT" --include_path="F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 24: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 26: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 41: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 44: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 38: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 41: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 44: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
'Finished building: "../main.c"'
 
'Building target: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Linker'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430F2272__ -g --c99 --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU19 -z -m"03_EXTERNAL_INTERRUPT.map" --heap_size=80 --stack_size=80 -i"F:/ti/ccsv7/ccs_base/msp430/include" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/lib" -i"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="03_EXTERNAL_INTERRUPT_linkInfo.xml" --use_hw_mpy=none --rom_model -o "03_EXTERNAL_INTERRUPT.out" "./main.obj" "../lnk_msp430f2272.cmd"  -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port 1 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 4 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
'Finished building target: "03_EXTERNAL_INTERRUPT.out"'
 
'Building files: "03_EXTERNAL_INTERRUPT.out"'
'Invoking: MSP430 Hex Utility'
"F:/ti/ccsv7/tools/compiler/ti-cgt-msp430_16.9.6.LTS/bin/hex430" --memwidth=8 --romwidth=8 --intel -o "03_EXTERNAL_INTERRUPT.hex"  "03_EXTERNAL_INTERRUPT.out" 
Translating to Intel format...
   "03_EXTERNAL_INTERRUPT.out" .text ==> .text
   "03_EXTERNAL_INTERRUPT.out" .cinit ==> .cinit
   "03_EXTERNAL_INTERRUPT.out" $fill000 ==> $fill000
   "03_EXTERNAL_INTERRUPT.out" PORT1 ==> PORT1
   "03_EXTERNAL_INTERRUPT.out" PORT2 ==> PORT2
   "03_EXTERNAL_INTERRUPT.out" ADC10 ==> ADC10
   "03_EXTERNAL_INTERRUPT.out" USCIAB0TX ==> USCIAB0TX
   "03_EXTERNAL_INTERRUPT.out" USCIAB0RX ==> USCIAB0RX
   "03_EXTERNAL_INTERRUPT.out" TIMERA1 ==> TIMERA1
   "03_EXTERNAL_INTERRUPT.out" TIMERA0 ==> TIMERA0
   "03_EXTERNAL_INTERRUPT.out" WDT ==> WDT
   "03_EXTERNAL_INTERRUPT.out" TIMERB1 ==> TIMERB1
   "03_EXTERNAL_INTERRUPT.out" TIMERB0 ==> TIMERB0
   "03_EXTERNAL_INTERRUPT.out" NMI ==> NMI
   "03_EXTERNAL_INTERRUPT.out" .reset ==> .reset
'Finished building: "03_EXTERNAL_INTERRUPT.out"'
 

**** Build Finished ****

**** Build of configuration Debug for project BAI_TAP_INPUT ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BAI_TAP_INPUT.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project BinkLed ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'BinkLed.out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****

**** Build of configuration Debug for project Input_Switch(button) ****

"F:\\ti\\ccsv7\\utils\\bin\\gmake" -k -j 4 all -O 
 
gmake[1]: 'Input_Switch(button).out' is up to date.
gmake[1]: Nothing to be done for 'secondary-outputs'.

**** Build Finished ****
