// Seed: 3417301484
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
macromodule module_1 #(
    parameter id_17 = 32'd43
) (
    input wand id_0,
    output supply0 id_1,
    output tri id_2,
    output uwire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    output wand id_8,
    input supply1 id_9,
    output tri1 id_10,
    input uwire id_11,
    output wand id_12,
    output tri1 id_13,
    output wor id_14,
    output uwire id_15,
    input supply1 id_16,
    input supply1 _id_17,
    input supply0 id_18
);
  integer id_20, id_21, id_22, id_23 = id_5;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21
  );
  assign id_12 = id_21;
  wire [id_17 : -1] id_24;
endmodule
