// Seed: 3243709558
module module_0 (
    input wire id_0,
    input tri  id_1,
    input tri  id_2
);
  logic [-1 : 1] id_4;
  ;
  wire id_5;
  wire [-1 : -1  -  1] id_6;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    output tri id_10,
    output tri id_11,
    input tri0 id_12,
    output wor id_13
);
  parameter id_15 = -1;
  assign id_7  = -1 == id_8;
  assign id_13 = id_1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4
  );
endmodule
