#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa6ccb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa3b320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xa428a0 .functor NOT 1, L_0xa98e50, C4<0>, C4<0>, C4<0>;
L_0xa98c30 .functor XOR 2, L_0xa98ad0, L_0xa98b90, C4<00>, C4<00>;
L_0xa98d40 .functor XOR 2, L_0xa98c30, L_0xa98ca0, C4<00>, C4<00>;
v0xa95470_0 .net *"_ivl_10", 1 0, L_0xa98ca0;  1 drivers
v0xa95570_0 .net *"_ivl_12", 1 0, L_0xa98d40;  1 drivers
v0xa95650_0 .net *"_ivl_2", 1 0, L_0xa98a10;  1 drivers
v0xa95710_0 .net *"_ivl_4", 1 0, L_0xa98ad0;  1 drivers
v0xa957f0_0 .net *"_ivl_6", 1 0, L_0xa98b90;  1 drivers
v0xa95920_0 .net *"_ivl_8", 1 0, L_0xa98c30;  1 drivers
v0xa95a00_0 .net "a", 0 0, v0xa932b0_0;  1 drivers
v0xa95aa0_0 .net "b", 0 0, v0xa93350_0;  1 drivers
v0xa95b40_0 .net "c", 0 0, v0xa933f0_0;  1 drivers
v0xa95be0_0 .var "clk", 0 0;
v0xa95c80_0 .net "d", 0 0, v0xa93530_0;  1 drivers
v0xa95d20_0 .net "out_pos_dut", 0 0, L_0xa98880;  1 drivers
v0xa95dc0_0 .net "out_pos_ref", 0 0, L_0xa97400;  1 drivers
v0xa95e60_0 .net "out_sop_dut", 0 0, L_0xa97dc0;  1 drivers
v0xa95f00_0 .net "out_sop_ref", 0 0, L_0xa6e1c0;  1 drivers
v0xa95fa0_0 .var/2u "stats1", 223 0;
v0xa96040_0 .var/2u "strobe", 0 0;
v0xa961f0_0 .net "tb_match", 0 0, L_0xa98e50;  1 drivers
v0xa962c0_0 .net "tb_mismatch", 0 0, L_0xa428a0;  1 drivers
v0xa96360_0 .net "wavedrom_enable", 0 0, v0xa93800_0;  1 drivers
v0xa96430_0 .net "wavedrom_title", 511 0, v0xa938a0_0;  1 drivers
L_0xa98a10 .concat [ 1 1 0 0], L_0xa97400, L_0xa6e1c0;
L_0xa98ad0 .concat [ 1 1 0 0], L_0xa97400, L_0xa6e1c0;
L_0xa98b90 .concat [ 1 1 0 0], L_0xa98880, L_0xa97dc0;
L_0xa98ca0 .concat [ 1 1 0 0], L_0xa97400, L_0xa6e1c0;
L_0xa98e50 .cmp/eeq 2, L_0xa98a10, L_0xa98d40;
S_0xa3f5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xa3b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa42c80 .functor AND 1, v0xa933f0_0, v0xa93530_0, C4<1>, C4<1>;
L_0xa43060 .functor NOT 1, v0xa932b0_0, C4<0>, C4<0>, C4<0>;
L_0xa43440 .functor NOT 1, v0xa93350_0, C4<0>, C4<0>, C4<0>;
L_0xa436c0 .functor AND 1, L_0xa43060, L_0xa43440, C4<1>, C4<1>;
L_0xa5a680 .functor AND 1, L_0xa436c0, v0xa933f0_0, C4<1>, C4<1>;
L_0xa6e1c0 .functor OR 1, L_0xa42c80, L_0xa5a680, C4<0>, C4<0>;
L_0xa96880 .functor NOT 1, v0xa93350_0, C4<0>, C4<0>, C4<0>;
L_0xa968f0 .functor OR 1, L_0xa96880, v0xa93530_0, C4<0>, C4<0>;
L_0xa96a00 .functor AND 1, v0xa933f0_0, L_0xa968f0, C4<1>, C4<1>;
L_0xa96ac0 .functor NOT 1, v0xa932b0_0, C4<0>, C4<0>, C4<0>;
L_0xa96b90 .functor OR 1, L_0xa96ac0, v0xa93350_0, C4<0>, C4<0>;
L_0xa96c00 .functor AND 1, L_0xa96a00, L_0xa96b90, C4<1>, C4<1>;
L_0xa96d80 .functor NOT 1, v0xa93350_0, C4<0>, C4<0>, C4<0>;
L_0xa96df0 .functor OR 1, L_0xa96d80, v0xa93530_0, C4<0>, C4<0>;
L_0xa96d10 .functor AND 1, v0xa933f0_0, L_0xa96df0, C4<1>, C4<1>;
L_0xa96f80 .functor NOT 1, v0xa932b0_0, C4<0>, C4<0>, C4<0>;
L_0xa97080 .functor OR 1, L_0xa96f80, v0xa93530_0, C4<0>, C4<0>;
L_0xa97140 .functor AND 1, L_0xa96d10, L_0xa97080, C4<1>, C4<1>;
L_0xa972f0 .functor XNOR 1, L_0xa96c00, L_0xa97140, C4<0>, C4<0>;
v0xa421d0_0 .net *"_ivl_0", 0 0, L_0xa42c80;  1 drivers
v0xa425d0_0 .net *"_ivl_12", 0 0, L_0xa96880;  1 drivers
v0xa429b0_0 .net *"_ivl_14", 0 0, L_0xa968f0;  1 drivers
v0xa42d90_0 .net *"_ivl_16", 0 0, L_0xa96a00;  1 drivers
v0xa43170_0 .net *"_ivl_18", 0 0, L_0xa96ac0;  1 drivers
v0xa43550_0 .net *"_ivl_2", 0 0, L_0xa43060;  1 drivers
v0xa437d0_0 .net *"_ivl_20", 0 0, L_0xa96b90;  1 drivers
v0xa91820_0 .net *"_ivl_24", 0 0, L_0xa96d80;  1 drivers
v0xa91900_0 .net *"_ivl_26", 0 0, L_0xa96df0;  1 drivers
v0xa919e0_0 .net *"_ivl_28", 0 0, L_0xa96d10;  1 drivers
v0xa91ac0_0 .net *"_ivl_30", 0 0, L_0xa96f80;  1 drivers
v0xa91ba0_0 .net *"_ivl_32", 0 0, L_0xa97080;  1 drivers
v0xa91c80_0 .net *"_ivl_36", 0 0, L_0xa972f0;  1 drivers
L_0x7f608f3c0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa91d40_0 .net *"_ivl_38", 0 0, L_0x7f608f3c0018;  1 drivers
v0xa91e20_0 .net *"_ivl_4", 0 0, L_0xa43440;  1 drivers
v0xa91f00_0 .net *"_ivl_6", 0 0, L_0xa436c0;  1 drivers
v0xa91fe0_0 .net *"_ivl_8", 0 0, L_0xa5a680;  1 drivers
v0xa920c0_0 .net "a", 0 0, v0xa932b0_0;  alias, 1 drivers
v0xa92180_0 .net "b", 0 0, v0xa93350_0;  alias, 1 drivers
v0xa92240_0 .net "c", 0 0, v0xa933f0_0;  alias, 1 drivers
v0xa92300_0 .net "d", 0 0, v0xa93530_0;  alias, 1 drivers
v0xa923c0_0 .net "out_pos", 0 0, L_0xa97400;  alias, 1 drivers
v0xa92480_0 .net "out_sop", 0 0, L_0xa6e1c0;  alias, 1 drivers
v0xa92540_0 .net "pos0", 0 0, L_0xa96c00;  1 drivers
v0xa92600_0 .net "pos1", 0 0, L_0xa97140;  1 drivers
L_0xa97400 .functor MUXZ 1, L_0x7f608f3c0018, L_0xa96c00, L_0xa972f0, C4<>;
S_0xa92780 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xa3b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xa932b0_0 .var "a", 0 0;
v0xa93350_0 .var "b", 0 0;
v0xa933f0_0 .var "c", 0 0;
v0xa93490_0 .net "clk", 0 0, v0xa95be0_0;  1 drivers
v0xa93530_0 .var "d", 0 0;
v0xa93620_0 .var/2u "fail", 0 0;
v0xa936c0_0 .var/2u "fail1", 0 0;
v0xa93760_0 .net "tb_match", 0 0, L_0xa98e50;  alias, 1 drivers
v0xa93800_0 .var "wavedrom_enable", 0 0;
v0xa938a0_0 .var "wavedrom_title", 511 0;
E_0xa4e040/0 .event negedge, v0xa93490_0;
E_0xa4e040/1 .event posedge, v0xa93490_0;
E_0xa4e040 .event/or E_0xa4e040/0, E_0xa4e040/1;
S_0xa92ab0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xa92780;
 .timescale -12 -12;
v0xa92cf0_0 .var/2s "i", 31 0;
E_0xa4dee0 .event posedge, v0xa93490_0;
S_0xa92df0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xa92780;
 .timescale -12 -12;
v0xa92ff0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa930d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xa92780;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa93a80 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xa3b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa975b0 .functor AND 1, v0xa933f0_0, v0xa93530_0, C4<1>, C4<1>;
L_0xa97860 .functor NOT 1, v0xa932b0_0, C4<0>, C4<0>, C4<0>;
L_0xa978f0 .functor NOT 1, v0xa93350_0, C4<0>, C4<0>, C4<0>;
L_0xa97a70 .functor AND 1, L_0xa97860, L_0xa978f0, C4<1>, C4<1>;
L_0xa97bb0 .functor AND 1, L_0xa97a70, v0xa933f0_0, C4<1>, C4<1>;
L_0xa97c70 .functor OR 1, L_0xa975b0, L_0xa97bb0, C4<0>, C4<0>;
L_0xa97dc0 .functor BUFZ 1, L_0xa97c70, C4<0>, C4<0>, C4<0>;
L_0xa97ed0 .functor NOT 1, v0xa93350_0, C4<0>, C4<0>, C4<0>;
L_0xa97f90 .functor OR 1, L_0xa97ed0, v0xa93530_0, C4<0>, C4<0>;
L_0xa98050 .functor AND 1, v0xa933f0_0, L_0xa97f90, C4<1>, C4<1>;
L_0xa98170 .functor NOT 1, v0xa932b0_0, C4<0>, C4<0>, C4<0>;
L_0xa982f0 .functor OR 1, L_0xa98170, v0xa93350_0, C4<0>, C4<0>;
L_0xa983d0 .functor AND 1, L_0xa98050, L_0xa982f0, C4<1>, C4<1>;
L_0xa984e0 .functor NOT 1, v0xa932b0_0, C4<0>, C4<0>, C4<0>;
L_0xa98360 .functor OR 1, L_0xa984e0, v0xa93530_0, C4<0>, C4<0>;
L_0xa98620 .functor AND 1, v0xa933f0_0, L_0xa98360, C4<1>, C4<1>;
L_0xa98770 .functor XNOR 1, L_0xa983d0, L_0xa98620, C4<0>, C4<0>;
v0xa93c40_0 .net *"_ivl_0", 0 0, L_0xa975b0;  1 drivers
v0xa93d20_0 .net *"_ivl_14", 0 0, L_0xa97ed0;  1 drivers
v0xa93e00_0 .net *"_ivl_16", 0 0, L_0xa97f90;  1 drivers
v0xa93ef0_0 .net *"_ivl_18", 0 0, L_0xa98050;  1 drivers
v0xa93fd0_0 .net *"_ivl_2", 0 0, L_0xa97860;  1 drivers
v0xa94100_0 .net *"_ivl_20", 0 0, L_0xa98170;  1 drivers
v0xa941e0_0 .net *"_ivl_22", 0 0, L_0xa982f0;  1 drivers
v0xa942c0_0 .net *"_ivl_26", 0 0, L_0xa984e0;  1 drivers
v0xa943a0_0 .net *"_ivl_28", 0 0, L_0xa98360;  1 drivers
v0xa94510_0 .net *"_ivl_32", 0 0, L_0xa98770;  1 drivers
L_0x7f608f3c0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa945d0_0 .net *"_ivl_34", 0 0, L_0x7f608f3c0060;  1 drivers
v0xa946b0_0 .net *"_ivl_4", 0 0, L_0xa978f0;  1 drivers
v0xa94790_0 .net *"_ivl_6", 0 0, L_0xa97a70;  1 drivers
v0xa94870_0 .net *"_ivl_8", 0 0, L_0xa97bb0;  1 drivers
v0xa94950_0 .net "a", 0 0, v0xa932b0_0;  alias, 1 drivers
v0xa949f0_0 .net "b", 0 0, v0xa93350_0;  alias, 1 drivers
v0xa94ae0_0 .net "c", 0 0, v0xa933f0_0;  alias, 1 drivers
v0xa94ce0_0 .net "d", 0 0, v0xa93530_0;  alias, 1 drivers
v0xa94dd0_0 .net "out_pos", 0 0, L_0xa98880;  alias, 1 drivers
v0xa94e90_0 .net "out_sop", 0 0, L_0xa97dc0;  alias, 1 drivers
v0xa94f50_0 .net "pos0", 0 0, L_0xa983d0;  1 drivers
v0xa95010_0 .net "pos1", 0 0, L_0xa98620;  1 drivers
v0xa950d0_0 .net "sop", 0 0, L_0xa97c70;  1 drivers
L_0xa98880 .functor MUXZ 1, L_0x7f608f3c0060, L_0xa983d0, L_0xa98770, C4<>;
S_0xa95250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xa3b320;
 .timescale -12 -12;
E_0xa379f0 .event anyedge, v0xa96040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa96040_0;
    %nor/r;
    %assign/vec4 v0xa96040_0, 0;
    %wait E_0xa379f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa92780;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa93620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa936c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa92780;
T_4 ;
    %wait E_0xa4e040;
    %load/vec4 v0xa93760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa93620_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa92780;
T_5 ;
    %wait E_0xa4dee0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %wait E_0xa4dee0;
    %load/vec4 v0xa93620_0;
    %store/vec4 v0xa936c0_0, 0, 1;
    %fork t_1, S_0xa92ab0;
    %jmp t_0;
    .scope S_0xa92ab0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa92cf0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xa92cf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xa4dee0;
    %load/vec4 v0xa92cf0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa92cf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa92cf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xa92780;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa4e040;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa93530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa933f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa93350_0, 0;
    %assign/vec4 v0xa932b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xa93620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xa936c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa3b320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa95be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa96040_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xa3b320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xa95be0_0;
    %inv;
    %store/vec4 v0xa95be0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xa3b320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa93490_0, v0xa962c0_0, v0xa95a00_0, v0xa95aa0_0, v0xa95b40_0, v0xa95c80_0, v0xa95f00_0, v0xa95e60_0, v0xa95dc0_0, v0xa95d20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xa3b320;
T_9 ;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xa3b320;
T_10 ;
    %wait E_0xa4e040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa95fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa95fa0_0, 4, 32;
    %load/vec4 v0xa961f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa95fa0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa95fa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa95fa0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xa95f00_0;
    %load/vec4 v0xa95f00_0;
    %load/vec4 v0xa95e60_0;
    %xor;
    %load/vec4 v0xa95f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa95fa0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa95fa0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xa95dc0_0;
    %load/vec4 v0xa95dc0_0;
    %load/vec4 v0xa95d20_0;
    %xor;
    %load/vec4 v0xa95dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa95fa0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xa95fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa95fa0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/ece241_2013_q2/iter0/response1/top_module.sv";
