# Copyright 2023 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

Start of block (tzm_magic): "0x4d2d5a54"
Secure vector table address  (cm33_vtor_addr): "0x0"
Non-secure vector table address  (cm33_vtor_ns_addr): "0x0"
Interrupt target non-secure register 0  (cm33_nvic_itns0): "0x0"
Interrupt target non-secure register 1  (cm33_nvic_itns1): "0x0"
Miscellaneous CM33 settings (cm33_misc_ctrl): "0x0"
CM33 Non-secure Access Control Register (cm33_nsacr): "0x0"
CM33 Coprocessor Power Control Register (cm33_cppwr): "0x0"
CM33 Coprocessor Access Control Register (cm33_cpacr): "0x0"
MPU Control Register (mpu_ctrl): "0x0"
MPU Memory Attribute Indirection Register 0 (mpu_mair0): "0x0"
MPU Memory Attribute Indirection Register 1 (mpu_mair1): "0x0"
MPU Region 0 Base Address Register (mpu_rbar0): "0x0"
MPU Region 0 Limit Address Register (mpu_rlar0): "0x0"
MPU Region 1 Base Address Register (mpu_rbar1): "0x0"
MPU Region 1 Limit Address Register (mpu_rlar1): "0x0"
MPU Region 2 Base Address Register (mpu_rbar2): "0x0"
MPU Region 2 Limit Address Register (mpu_rlar2): "0x0"
MPU Region 3 Base Address Register (mpu_rbar3): "0x0"
MPU Region 3 Limit Address Register (mpu_rlar3): "0x0"
MPU Region 4 Base Address Register (mpu_rbar4): "0x0"
MPU Region 4 Limit Address Register (mpu_rlar4): "0x0"
MPU Region 5 Base Address Register (mpu_rbar5): "0x0"
MPU Region 5 Limit Address Register (mpu_rlar5): "0x0"
MPU Region 6 Base Address Register (mpu_rbar6): "0x0"
MPU Region 6 Limit Address Register (mpu_rlar6): "0x0"
MPU Region 7 Base Address Register (mpu_rbar7): "0x0"
MPU Region 7 Limit Address Register (mpu_rlar7): "0x0"
Non-secure MPU Control Register (mpu_ctrl_ns): "0x0"
Non-secure MPU Memory Attribute Indirection Register 0 (mpu_mair0_ns): "0x0"
Non-secure MPU Memory Attribute Indirection Register 1 (mpu_mair1_ns): "0x0"
Non-secure MPU Region 0 Base Address Register (mpu_rbar0_ns): "0x0"
Non-secure MPU Region 0 Limit Address Register (mpu_rlar0_ns): "0x0"
Non-secure MPU Region 1 Base Address Register (mpu_rbar1_ns): "0x0"
Non-secure MPU Region 1 Limit Address Register (mpu_rlar1_ns): "0x0"
Non-secure MPU Region 2 Base Address Register (mpu_rbar2_ns): "0x0"
Non-secure MPU Region 2 Limit Address Register (mpu_rlar2_ns): "0x0"
Non-secure MPU Region 3 Base Address Register (mpu_rbar3_ns): "0x0"
Non-secure MPU Region 3 Limit Address Register (mpu_rlar3_ns): "0x0"
Non-secure MPU Region 4 Base Address Register (mpu_rbar4_ns): "0x0"
Non-secure MPU Region 4 Limit Address Register (mpu_rlar4_ns): "0x0"
Non-secure MPU Region 5 Base Address Register (mpu_rbar5_ns): "0x0"
Non-secure MPU Region 5 Limit Address Register (mpu_rlar5_ns): "0x0"
Non-secure MPU Region 6 Base Address Register (mpu_rbar6_ns): "0x0"
Non-secure MPU Region 6 Limit Address Register (mpu_rlar6_ns): "0x0"
Non-secure MPU Region 7 Base Address Register (mpu_rbar7_ns): "0x0"
Non-secure MPU Region 7 Limit Address Register (mpu_rlar7_ns): "0x0"
SAU Control Register (sau_ctrl): "0x0"
SAU Region 0 Base Address Register (sau_rbar0): "0x0"
SAU Region 0 Limit Address Register (sau_rlar0): "0x0"
SAU Region 1 Base Address Register (sau_rbar1): "0x0"
SAU Region 1 Limit Address Register (sau_rlar1): "0x0"
SAU Region 2 Base Address Register (sau_rbar2): "0x0"
SAU Region 2 Limit Address Register (sau_rlar2): "0x0"
SAU Region 3 Base Address Register (sau_rbar3): "0x0"
SAU Region 3 Limit Address Register (sau_rlar3): "0x0"
SAU Region 4 Base Address Register (sau_rbar4): "0x0"
SAU Region 4 Limit Address Register (sau_rlar4): "0x0"
SAU Region 5 Base Address Register (sau_rbar5): "0x0"
SAU Region 5 Limit Address Register (sau_rlar5): "0x0"
SAU Region 6 Base Address Register  (sau_rbar6): "0x0"
SAU Region 6 Limit Address Register (sau_rlar6): "0x0"
SAU Region 7 Base Address Register (sau_rbar7): "0x0"
SAU Region 7 Limit Address Register (sau_rlar7): "0x0"
FLASH/ROM Slave Rule Register 0 (flash_rom_slave_rule): "0x0"
FLASH Memory Rule Register 0 (flash_mem_rule0): "0x0"
ROM Memory Rule Register 0 (rom_mem_rule0): "0x0"
ROM Memory Rule Register 1 (rom_mem_rule1): "0x0"
ROM Memory Rule Register 2 (rom_mem_rule2): "0x0"
ROM Memory Rule Register 3 (rom_mem_rule3): "0x0"
RAMX Slave Rule Register (ramx_slave_rule): "0x0"
RAMX Memory Rule Register (ramx_mem_rule): "0x0"
QSPI Slave Rule Register (qspi_slave_rule): "0x0"
QSPI Memory Rule [0][0] Register (qspi_mem_rule00): "0x0"
QSPI Memory Rule [0][1] Register (qspi_mem_rule01): "0x0"
QSPI Memory Rule [0][2] Register (qspi_mem_rule02): "0x0"
QSPI Memory Rule [0][3] Register (qspi_mem_rule03): "0x0"
QSPI Memory Rule [1][0] Register (qspi_mem_rule10): "0x0"
QSPI Memory Rule [2][0] Register (qspi_mem_rule20): "0x0"
QSPI Memory Rule [3][0] Register (qspi_mem_rule30): "0x0"
QSPI Memory Rule [4][0] Register (qspi_mem_rule40): "0x0"
RAM0 Slave Rule Register (ram0_slave_rule): "0x0"
RAM0 Memory Rule Register (ram0_mem_rule): "0x0"
RAM1 Slave Rule Register (ram1_slave_rule): "0x0"
RAM1 Memory Rule Register (ram1_mem_rule): "0x0"
RAM2 Slave Rule Register (ram2_slave_rule): "0x0"
RAM2 Memory Rule Register (ram2_mem_rule): "0x0"
RAM3 Slave Rule Register (ram3_slave_rule): "0x0"
RAM3 Memory Rule Register (ram3_mem_rule): "0x0"
RAM4 Slave Rule Register (ram4_slave_rule): "0x0"
RAM4 Memory Rule Register (ram4_mem_rule): "0x0"
APB Bridge  Slave Rule Register (apb_bridge_slave_rule): "0x0"
APB Bridge 0 Memory Control Register 0 (apb_bridge0_mem_ctrl0): "0x0"
APB Bridge 0 Memory Control Register 1 (apb_bridge0_mem_ctrl1): "0x0"
APB Bridge 0 Memory Control Register 2 (apb_bridge0_mem_ctrl2): "0x0"
APB Bridge 0 Memory Control Register 3 (apb_bridge0_mem_ctrl3): "0x0"
APB Bridge 1 Memory Control Register 0 (apb_bridge1_mem_ctrl0): "0x0"
APB Bridge 1 Memory Control Register 1 (apb_bridge1_mem_ctrl1): "0x0"
APB Bridge 1 Memory Control Register 2 (apb_bridge1_mem_ctrl2): "0x0"
APB Bridge 1 Memory Control Register 3 (apb_bridge1_mem_ctrl3): "0x0"
APB Bridge 2 Memory Control Register 0 (apb_bridge2_mem_ctrl0): "0x0"
APB Bridge 2 Memory Control Register 1 (apb_bridge2_mem_ctrl1): "0x0"
APB Bridge 2 Memory Control Register 2 (apb_bridge2_mem_ctrl2): "0x0"
APB Bridge 2 Memory Control Register 3 (apb_bridge2_mem_ctrl3): "0x0"
AHB0 Peripherals 0 Slave Rule Register 0 (ahb0_0_slave_rule): "0x0"
AHB0 Peripherals 1 Slave Rule Register 0 (ahb0_1_slave_rule): "0x0"
AHB1 Peripherals 0 Slave Rule Register 0 (ahb1_0_slave_rule): "0x0"
AHB2 Peripherals 0 Slave Rule Register 0 (ahb2_0_slave_rule): "0x0"
AHB2 Peripherals 0 Memory Rule Register 0 (ahb2_0_mem_rule): "0x0"
AHB3 Peripherals 0 Slave Rule Register 0 (ahb3_0_slave_rule): "0x0"
AIPS BRIDGE 0 Peripherals  Memory Rule Register 0 (aips_bridge0_mem_rule0): "0x0"
AIPS BRIDGE 0 Peripherals  Memory Rule Register 1 (aips_bridge0_mem_rule1): "0x0"
AHB4 Peripherals 0 Slave Rule Register 0 (ahb4_0_slave_rule): "0x0"
AIPS BRIDGE 0 Peripherals  Memory Rule Register 0 (aips_bridge1_mem_rule0): "0x0"
AIPS BRIDGE 0 Peripherals  Memory Rule Register 1 (aips_bridge1_mem_rule1): "0x0"
Secure GPIO Register 0  (sec_gp_reg0): "0xffffffff"
Secure GPIO Register 1  (sec_gp_reg1): "0xffffffff"
Secure GPIO Register 2  (sec_gp_reg2): "0xffffffff"
Secure GPIO Register 3  (sec_gp_reg3): "0x0000007f"
Secure GPIO Lock Register  (sec_gp_reg_lock): "0x000000AA"
Master Secure Level Register  (master_sec_reg): "0x80000000"
Master Secure Level Anti-pole Register  (master_sec_anti_pol_reg): "0xBFFFFFFF"
CM33 Lock Control Register  (cm33_lock_reg): "0x800002AA"
Secure Control Duplicate Register  (misc_ctrl_dp_reg): "0x00008AAA"
Secure Control Register  (misc_ctrl_reg): "0x00008AAA"
