Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Dec  9 19:46:18 2023
| Host         : zenith running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Mayo_sign_with_zynq_wrapper_timing_summary_routed.rpt -pb Mayo_sign_with_zynq_wrapper_timing_summary_routed.pb -rpx Mayo_sign_with_zynq_wrapper_timing_summary_routed.rpx
| Design       : Mayo_sign_with_zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (135)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (135)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (135)
--------------------------
 There are 135 register/latch pins with no clock driven by root clock pin: Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/encdec_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (135)
--------------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.027        0.000                      0                44416        0.019        0.000                      0                44416        3.750        0.000                       0                 14225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.027        0.000                      0                41556        0.019        0.000                      0                41556        3.750        0.000                       0                 14225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.200        0.000                      0                 2860        0.752        0.000                      0                 2860  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 4.674ns (49.011%)  route 4.863ns (50.989%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.868     3.162    Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/clka
    RAMB36_X2Y25         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.034 r  Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.100    Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_0_7_n_1
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.525 r  Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_1_7/DOBDO[0]
                         net (fo=4, routed)           2.914     9.438    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_dout[23]
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.562 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_sign_dout[23]_INST_0/O
                         net (fo=11, routed)          0.888    10.451    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/i_mem2b_dout[23]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    10.575 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][23]_i_19/O
                         net (fo=1, routed)           0.000    10.575    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][23]_i_19_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.951 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.951    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.274 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_6/O[1]
                         net (fo=1, routed)           0.699    11.973    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din]0[9]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.306    12.279 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][25]_i_2/O
                         net (fo=1, routed)           0.296    12.575    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][25]_i_2_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.699 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][25]_i_1/O
                         net (fo=1, routed)           0.000    12.699    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][25]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.554    12.733    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X57Y46         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][25]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X57Y46         FDRE (Setup_fdre_C_D)        0.032    12.726    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][25]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -12.699    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 4.784ns (50.314%)  route 4.724ns (49.686%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.868     3.162    Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/clka
    RAMB36_X2Y25         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.034 r  Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.100    Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_0_7_n_1
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.525 r  Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_1_7/DOBDO[0]
                         net (fo=4, routed)           2.914     9.438    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_dout[23]
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.124     9.562 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_sign_dout[23]_INST_0/O
                         net (fo=11, routed)          0.888    10.451    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/i_mem2b_dout[23]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    10.575 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][23]_i_19/O
                         net (fo=1, routed)           0.000    10.575    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][23]_i_19_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.951 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.951    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.068    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_6_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.383 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][31]_i_8/O[3]
                         net (fo=1, routed)           0.572    11.955    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din]0[15]
    SLICE_X58Y45         LUT6 (Prop_lut6_I5_O)        0.307    12.262 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][31]_i_4/O
                         net (fo=1, routed)           0.285    12.547    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][31]_i_4_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I5_O)        0.124    12.671 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][31]_i_2/O
                         net (fo=1, routed)           0.000    12.671    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][31]_i_2_n_0
    SLICE_X57Y45         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.554    12.733    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X57Y45         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][31]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X57Y45         FDRE (Setup_fdre_C_D)        0.031    12.725    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][31]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 4.815ns (49.563%)  route 4.900ns (50.437%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.785     3.079    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X98Y55         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y55         FDRE (Prop_fdre_C_Q)         0.478     3.557 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[8]/Q
                         net (fo=22, routed)          0.714     4.271    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg_n_0_[8]
    SLICE_X98Y56         LUT3 (Prop_lut3_I2_O)        0.296     4.567 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1[3]_i_22/O
                         net (fo=4, routed)           0.544     5.111    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1[3]_i_22_n_0
    SLICE_X94Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.235 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_26/O
                         net (fo=2, routed)           0.553     5.788    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_26_n_0
    SLICE_X95Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.912 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_30/O
                         net (fo=1, routed)           0.000     5.912    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_30_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.459 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]_i_17/O[2]
                         net (fo=3, routed)           0.636     7.095    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_176
    SLICE_X94Y58         LUT1 (Prop_lut1_I0_O)        0.302     7.397 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_19/O
                         net (fo=1, routed)           0.000     7.397    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_19_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.777 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.777    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_12_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.996 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_21/O[0]
                         net (fo=2, routed)           0.636     8.632    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_21_n_7
    SLICE_X96Y58         LUT4 (Prop_lut4_I2_O)        0.295     8.927 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_15/O
                         net (fo=1, routed)           0.000     8.927    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_15_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.505 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_11/O[2]
                         net (fo=1, routed)           0.432     9.937    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_8_0[2]
    SLICE_X96Y60         LUT2 (Prop_lut2_I1_O)        0.301    10.238 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_11/O
                         net (fo=1, routed)           0.000    10.238    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_11_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.468 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_8/O[1]
                         net (fo=5, routed)           0.545    11.012    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_8_n_6
    SLICE_X95Y60         LUT6 (Prop_lut6_I1_O)        0.306    11.318 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_5/O
                         net (fo=1, routed)           0.407    11.725    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_5_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I0_O)        0.124    11.849 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_3/O
                         net (fo=1, routed)           0.000    11.849    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_3_n_0
    SLICE_X95Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    12.061 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_2/O
                         net (fo=1, routed)           0.433    12.495    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_2_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I0_O)        0.299    12.794 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_1/O
                         net (fo=1, routed)           0.000    12.794    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_1_n_0
    SLICE_X95Y60         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.606    12.785    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X95Y60         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]/C
                         clock pessimism              0.229    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X95Y60         FDRE (Setup_fdre_C_D)        0.031    12.891    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -12.794    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 0.456ns (5.035%)  route 8.600ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       8.600    11.988    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/rst
    SLICE_X32Y40         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.493    12.672    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X32Y40         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[24]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y40         FDRE (Setup_fdre_C_R)       -0.524    12.109    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[24]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 0.456ns (4.983%)  route 8.695ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       8.695    12.083    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/rst
    SLICE_X33Y42         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.494    12.674    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[25]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    12.205    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 0.456ns (4.983%)  route 8.695ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       8.695    12.083    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/rst
    SLICE_X33Y42         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.494    12.674    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[29]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    12.205    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[29]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/ram_name_reg_1_0_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 0.456ns (5.036%)  route 8.599ns (94.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.698     2.992    Mayo_sign_with_zynq_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X28Y92         FDRE                                         r  Mayo_sign_with_zynq_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  Mayo_sign_with_zynq_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[14]/Q
                         net (fo=64, routed)          8.599    12.047    Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/addrb[12]
    RAMB36_X3Y9          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/ram_name_reg_1_0_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.597    12.776    Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/ram_name_reg_1_0_3/CLKARDCLK
                         clock pessimism              0.115    12.891    
                         clock uncertainty           -0.154    12.737    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.171    Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/ram_name_reg_1_0_3
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 0.456ns (5.037%)  route 8.597ns (94.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       8.597    11.985    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/rst
    SLICE_X34Y41         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.495    12.675    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X34Y41         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[27]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.524    12.111    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[27]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 0.456ns (5.037%)  route 8.597ns (94.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       8.597    11.985    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/rst
    SLICE_X34Y41         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.495    12.675    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X34Y41         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[28]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.524    12.111    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[28]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 0.456ns (5.037%)  route 8.597ns (94.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       8.597    11.985    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/rst
    SLICE_X34Y41         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.495    12.675    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X34Y41         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[31]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.524    12.111    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[31]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.630%)  route 0.215ns (60.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.634     0.970    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/clk
    SLICE_X51Y105        FDRE                                         r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block_reg[16]/Q
                         net (fo=1, routed)           0.215     1.326    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block[16]
    SLICE_X48Y107        FDRE                                         r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.909     1.275    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/clk
    SLICE_X48Y107        FDRE                                         r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[16]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.070     1.306    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.589%)  route 0.215ns (60.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.634     0.970    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/clk
    SLICE_X51Y104        FDRE                                         r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block_reg[62]/Q
                         net (fo=1, routed)           0.215     1.326    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block[62]
    SLICE_X48Y107        FDRE                                         r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.909     1.275    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/clk
    SLICE_X48Y107        FDRE                                         r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[62]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.066     1.302    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_memcpy1_src_adr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/memcpy_1/U0/s_src_adr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.853%)  route 0.202ns (55.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.592     0.928    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X26Y48         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_memcpy1_src_adr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_memcpy1_src_adr_reg[10]/Q
                         net (fo=1, routed)           0.202     1.293    Mayo_sign_with_zynq_i/memcpy_1/U0/i_src_adr[10]
    SLICE_X26Y50         FDRE                                         r  Mayo_sign_with_zynq_i/memcpy_1/U0/s_src_adr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.844     1.210    Mayo_sign_with_zynq_i/memcpy_1/U0/clk
    SLICE_X26Y50         FDRE                                         r  Mayo_sign_with_zynq_i/memcpy_1/U0/s_src_adr_reg[10]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.087     1.267    Mayo_sign_with_zynq_i/memcpy_1/U0/s_src_adr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_sam_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.868%)  route 0.211ns (53.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.565     0.901    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X35Y47         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/state_reg[0]/Q
                         net (fo=17, routed)          0.211     1.252    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/state[0]
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.297 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_sam_enable_i_1/O
                         net (fo=1, routed)           0.000     1.297    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_sam_enable_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_sam_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.826     1.192    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X35Y50         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_sam_enable_reg/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     1.253    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_sam_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y83         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.101     1.129    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y82         SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.816     1.182    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y82         SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.900    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.083    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.248ns (59.029%)  route 0.172ns (40.971%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y92         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg1_reg[17]/Q
                         net (fo=1, routed)           0.172     1.200    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg1_reg_n_0_[17]
    SLICE_X45Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.245 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.000     1.245    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[17]_i_2_n_0
    SLICE_X45Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     1.307 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.307    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/reg_data_out[17]
    SLICE_X45Y92         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.823     1.189    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y92         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.105     1.259    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/memcpy_0/U0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/memcpy_0/U0/bram_src_reg[o][o_addr][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.331%)  route 0.253ns (57.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.563     0.899    Mayo_sign_with_zynq_i/memcpy_0/U0/clk
    SLICE_X47Y48         FDRE                                         r  Mayo_sign_with_zynq_i/memcpy_0/U0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Mayo_sign_with_zynq_i/memcpy_0/U0/FSM_onehot_state_reg[5]/Q
                         net (fo=24, routed)          0.253     1.293    Mayo_sign_with_zynq_i/memcpy_0/U0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X50Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.338 r  Mayo_sign_with_zynq_i/memcpy_0/U0/bram_src[o][o_addr][18]_i_1/O
                         net (fo=1, routed)           0.000     1.338    Mayo_sign_with_zynq_i/memcpy_0/U0/bram_src[o][o_addr][18]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  Mayo_sign_with_zynq_i/memcpy_0/U0/bram_src_reg[o][o_addr][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.825     1.191    Mayo_sign_with_zynq_i/memcpy_0/U0/clk
    SLICE_X50Y46         FDRE                                         r  Mayo_sign_with_zynq_i/memcpy_0/U0/bram_src_reg[o][o_addr][18]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120     1.276    Mayo_sign_with_zynq_i/memcpy_0/U0/bram_src_reg[o][o_addr][18]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_out_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_out_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.513%)  route 0.245ns (63.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.552     0.888    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X41Y22         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_out_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_out_addr_reg[13]/Q
                         net (fo=1, routed)           0.245     1.274    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_out_addr[13]
    SLICE_X51Y23         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_out_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.810     1.176    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X51Y23         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_out_addr_reg[13]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.070     1.211    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_out_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.397%)  route 0.257ns (64.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.635     0.971    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/clk
    SLICE_X51Y100        FDRE                                         r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block_reg[17]/Q
                         net (fo=1, routed)           0.257     1.369    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/block[17]
    SLICE_X47Y107        FDRE                                         r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.909     1.275    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/clk
    SLICE_X47Y107        FDRE                                         r  Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[17]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.070     1.306    Mayo_sign_with_zynq_i/hash/shake_128_0/U0/sha3_data_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_out_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_out_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.055%)  route 0.240ns (62.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.549     0.885    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X39Y25         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_out_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_out_addr_reg[18]/Q
                         net (fo=1, routed)           0.240     1.265    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_out_addr[18]
    SLICE_X50Y26         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_out_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.810     1.176    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X50Y26         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_out_addr_reg[18]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.059     1.200    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_out_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y8   Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/ram_name_reg_2_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y8   Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/ram_name_reg_2_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y20  Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y20  Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_0_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y3   Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y3   Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_2_1_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y17  Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/ram_name_reg_2_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y17  Mayo_sign_with_zynq_i/BigBRAM1/tdp_BigBRAM_2_0/U0/ram_name_reg_2_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y6   Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_0_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y6   Mayo_sign_with_zynq_i/BigBRAM2/tdp_BigBRAM_3_0/U0/ram_name_reg_0_1_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_13_13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_13_13/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_14_14/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_14_14/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_15_15/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_15_15/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y55  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_29_29/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][112]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.456ns (4.812%)  route 9.021ns (95.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.021    12.409    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X110Y103       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][112]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.860    13.039    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X110Y103       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][112]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][112]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][115]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.456ns (4.812%)  route 9.021ns (95.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.021    12.409    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X110Y103       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][115]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.860    13.039    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X110Y103       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][115]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][115]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.456ns (4.812%)  route 9.021ns (95.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.021    12.409    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X110Y103       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.860    13.039    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X110Y103       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][16]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][16]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.456ns (4.812%)  route 9.021ns (95.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.021    12.409    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X110Y103       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.860    13.039    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X110Y103       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][19]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][19]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][48]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 0.456ns (4.812%)  route 9.021ns (95.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.021    12.409    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X110Y103       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.860    13.039    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X110Y103       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][48]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[7][48]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.456ns (4.814%)  route 9.017ns (95.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.017    12.405    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X111Y103       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.860    13.039    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X111Y103       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[0][16]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X111Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[0][16]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[0][19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.456ns (4.814%)  route 9.017ns (95.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.017    12.405    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X111Y103       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[0][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.860    13.039    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X111Y103       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[0][19]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X111Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[0][19]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/prev_key1_reg_reg[87]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 0.456ns (4.812%)  route 9.020ns (95.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.020    12.408    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X104Y113       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/prev_key1_reg_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.778    12.957    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X104Y113       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/prev_key1_reg_reg[87]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X104Y113       FDCE (Recov_fdce_C_CLR)     -0.319    12.613    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/prev_key1_reg_reg[87]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[4][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 0.456ns (4.818%)  route 9.009ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 13.032 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.009    12.397    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X106Y112       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[4][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.853    13.032    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X106Y112       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[4][14]/C
                         clock pessimism              0.129    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X106Y112       FDCE (Recov_fdce_C_CLR)     -0.405    12.602    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[4][14]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[4][46]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 0.456ns (4.818%)  route 9.009ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 13.032 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.638     2.932    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       9.009    12.397    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X106Y112       FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[4][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       1.853    13.032    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X106Y112       FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[4][46]/C
                         clock pessimism              0.129    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X106Y112       FDCE (Recov_fdce_C_CLR)     -0.405    12.602    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[4][46]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  0.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/key_reg_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.141ns (13.529%)  route 0.901ns (86.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.901     1.929    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/rst
    SLICE_X85Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/key_reg_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/clk
    SLICE_X85Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/key_reg_reg[3][0]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X85Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/key_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/key_reg_reg[3][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.141ns (13.529%)  route 0.901ns (86.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.901     1.929    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/rst
    SLICE_X85Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/key_reg_reg[3][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/clk
    SLICE_X85Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/key_reg_reg[3][28]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X85Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/key_reg_reg[3][28]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][124]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.472%)  route 0.906ns (86.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.906     1.933    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X84Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][124]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X84Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][124]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X84Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][124]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.472%)  route 0.906ns (86.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.906     1.933    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X84Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X84Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][28]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X84Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][28]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.472%)  route 0.906ns (86.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.906     1.933    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X84Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X84Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][32]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X84Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.177    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[9][32]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.743%)  route 0.965ns (87.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.965     1.993    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X82Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X82Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][0]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X82Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.202    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][124]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.743%)  route 0.965ns (87.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.965     1.993    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X82Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][124]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X82Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][124]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X82Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.202    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][124]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.743%)  route 0.965ns (87.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.965     1.993    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X82Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X82Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][28]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X82Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.202    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][28]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.743%)  route 0.965ns (87.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.965     1.993    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X82Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X82Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][32]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X82Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.202    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][32]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][60]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.743%)  route 0.965ns (87.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.551     0.887    Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X53Y91         FDRE                                         r  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  Mayo_sign_with_zynq_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10588, routed)       0.965     1.993    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/rst
    SLICE_X82Y104        FDCE                                         f  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14228, routed)       0.938     1.304    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/clk
    SLICE_X82Y104        FDCE                                         r  Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][60]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X82Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.202    Mayo_sign_with_zynq_i/TRNG/aes_128_ctr_0/U0/aes/core/keymem/key_mem_reg[11][60]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.791    





