{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 05:43:21 2023 " "Info: Processing started: Tue Dec 05 05:43:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kalkulator -c kalkulator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kalkulator -c kalkulator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[79\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[79\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[78\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[78\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[39\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[39\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[77\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[77\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[38\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[38\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[76\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[76\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[37\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[37\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[75\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[75\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[36\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[36\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[74\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[74\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[35\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[35\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[73\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[73\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[34\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[34\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[72\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[72\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[33\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[33\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[71\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[71\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[32\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[32\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[70\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[70\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[27\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[27\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[26\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[26\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[30\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[30\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[31\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[31\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[25\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[25\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[24\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[24\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[28\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[28\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[29\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[29\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[22\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[22\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[23\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[18\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[18\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[19\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[19\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[20\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[20\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[21\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[21\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[16\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[16\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[17\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[17\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[2\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[2\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[3\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[3\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[7\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[7\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[0\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[0\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[1\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[1\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[0\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[0\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[69\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[69\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[10\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[10\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[11\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[11\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[12\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[12\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[13\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[13\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[9\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[9\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[8\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[8\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[14\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[14\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[15\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[15\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[4\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[4\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[5\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[5\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[6\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[6\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterQ\|REG\[40\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterQ\|REG\[40\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[68\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[68\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[1\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[1\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[79\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[79\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[79\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[79\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[67\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[67\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[0\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[0\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[66\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[66\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[2\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[2\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[65\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[65\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[1\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[1\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[64\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[64\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[3\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[3\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[63\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[63\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[2\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[2\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[62\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[62\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[4\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[4\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[61\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[61\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[3\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[3\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[60\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[60\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[5\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[5\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[59\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[59\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[4\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[4\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[58\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[58\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[6\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[6\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[57\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[57\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[5\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[5\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[56\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[56\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[7\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[7\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[55\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[55\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[6\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[6\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[54\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[54\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[8\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[8\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[53\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[53\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[7\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[7\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[52\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[52\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[9\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[9\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[51\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[51\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[8\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[8\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[50\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[50\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[10\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[10\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[49\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[49\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[9\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[9\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[48\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[48\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[11\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[11\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[47\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[47\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[10\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[10\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[46\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[46\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[12\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[12\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[45\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[45\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[11\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[11\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[44\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[44\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[13\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[13\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[43\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[43\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[12\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[12\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[42\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[42\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[14\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[14\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[41\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[41\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[13\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[13\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[40\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[40\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[15\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[15\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[39\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[39\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[14\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[14\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[38\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[38\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[16\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[16\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[40\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[40\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[37\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[37\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[15\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[15\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[39\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[39\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[36\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[36\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[17\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[17\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[38\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[38\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[35\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[35\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[16\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[16\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[37\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[37\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[34\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[34\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[18\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[18\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[36\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[36\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[33\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[33\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[17\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[17\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[35\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[35\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[32\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[32\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[19\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[19\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[34\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[34\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[31\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[31\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[18\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[18\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[33\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[33\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[30\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[30\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[20\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[20\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[32\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[32\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[29\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[29\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[19\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[19\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[31\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[31\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[28\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[28\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[21\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[21\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[30\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[30\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[27\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[27\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[20\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[20\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[29\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[29\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[26\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[26\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[22\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[22\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[28\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[28\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[25\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[25\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[21\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[21\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[27\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[27\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[24\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[24\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterR\|REG\[23\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[23\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[26\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[26\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[22\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[22\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[25\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[25\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[24\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[24\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[23\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[23\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[41\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[41\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[41\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[41\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[42\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[42\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[42\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[42\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[43\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[43\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[43\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[43\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[44\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[44\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[44\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[44\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[45\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[45\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[45\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[45\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[46\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[46\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[46\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[46\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[47\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[47\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[47\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[47\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[48\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[48\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[48\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[48\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[49\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[49\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[49\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[49\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[50\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[50\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[50\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[50\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[51\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[51\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[51\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[51\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[52\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[52\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[52\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[52\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[53\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[53\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[53\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[53\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[54\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[54\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[54\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[54\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[55\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[55\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[55\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[55\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[56\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[56\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[56\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[56\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[57\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[57\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[57\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[57\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[58\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[58\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[58\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[58\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[59\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[59\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[59\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[59\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[60\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[60\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[60\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[60\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[61\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[61\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[61\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[61\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[62\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[62\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[62\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[62\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[63\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[63\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[63\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[63\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[64\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[64\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[64\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[64\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[65\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[65\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[65\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[65\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[66\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[66\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[66\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[66\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[67\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[67\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[67\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[67\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[68\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[68\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[68\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[68\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[69\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[69\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[69\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[69\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[70\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[70\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[70\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[70\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[71\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[71\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[71\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[71\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[72\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[72\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[72\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[72\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[73\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[73\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[73\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[73\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[74\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[74\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[74\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[74\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[75\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[75\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[75\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[75\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[76\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[76\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[76\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[76\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[77\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[77\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[77\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[77\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[78\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[78\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[78\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[78\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[1\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[1\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[1\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[2\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[2\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[40\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[40\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|Qlsbb " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|Qlsbb\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[1\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[40\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[40\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[2\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[3\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[3\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[39\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[40\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[40\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[38\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[37\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[0\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[2\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[36\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[4\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[4\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[3\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[35\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[34\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[0\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[33\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[3\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[32\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[40\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[40\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[4\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[5\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[5\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[31\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[0\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[1\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[30\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[29\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[1\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[2\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[2\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[2\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[4\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[28\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[5\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[6\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[6\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[27\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[2\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[3\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[3\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[3\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[26\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[25\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[3\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[4\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[4\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[4\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[5\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[24\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[6\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[7\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[7\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[23\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[4\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[5\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[5\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[5\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[22\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[21\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[5\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[6\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[6\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[6\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[6\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[20\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[7\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[8\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[8\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[19\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[6\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[7\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[7\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[7\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[18\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[17\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[7\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[8\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[8\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[8\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[7\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[16\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[8\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[9\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[9\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[15\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[8\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[9\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[9\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[9\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[14\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[13\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[9\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[10\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[10\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[10\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[8\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[12\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[10\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[10\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[9\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[11\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[10\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[11\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[11\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[11\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[10\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[9\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[11\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[12\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[12\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[12\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[9\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[8\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[11\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[11\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[10\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[7\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[12\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[13\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[13\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[13\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[6\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[5\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[13\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[14\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[14\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[14\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[10\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[4\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[11\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[12\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[12\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[3\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[14\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[15\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[15\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[15\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[2\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[1\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[0\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_Q\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[15\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[16\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[16\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[16\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[11\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[13\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[13\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[12\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[16\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[17\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[17\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[17\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[17\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[18\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[18\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[18\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[12\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[13\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[14\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[14\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[18\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[19\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[19\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[19\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[19\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[20\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[20\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[20\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[13\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[14\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[15\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[15\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[20\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[21\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[21\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[21\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[21\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[22\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[22\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[22\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[14\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[15\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[16\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[16\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[22\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[23\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[23\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[23\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[23\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[24\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[24\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[24\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[15\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[17\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[17\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[16\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[24\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[25\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[25\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[25\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[25\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[26\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[26\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[26\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[16\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[18\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[18\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[17\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[26\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[27\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[27\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[27\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[27\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[28\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[28\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[28\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[17\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[18\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[19\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[19\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[28\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[29\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[29\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[29\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[29\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[30\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[30\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[30\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[18\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[19\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[20\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[20\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[30\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[31\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[31\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[31\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[31\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[32\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[32\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[32\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[19\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[21\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[21\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[20\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[32\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[33\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[33\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[33\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[33\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[34\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[34\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[34\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[20\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[22\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[22\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[21\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[34\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[35\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[35\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[35\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[35\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[36\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[36\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[36\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[21\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[22\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[23\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[23\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[36\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[37\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[37\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[37\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[37\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[38\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[38\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[38\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[22\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[23\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[24\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[24\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[38\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[39\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[39\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[23\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[25\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[25\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[24\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[24\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[25\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[26\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[26\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[25\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[26\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[27\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[27\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[26\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[28\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[28\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[27\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[27\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[29\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[29\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[28\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[28\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[29\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[30\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[30\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[29\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[31\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[31\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[30\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[30\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[32\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[32\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[31\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[31\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[32\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[33\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[33\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[32\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[33\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[34\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[34\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[33\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[34\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[35\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[35\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[34\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[36\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[36\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[35\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[35\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[37\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[37\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[36\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[36\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[37\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[38\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[38\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[37\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[38\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[39\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[39\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[38\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[40\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegisterQ:reg_q\|REG\[40\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[39\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:reg_M\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[39\] " "Warning: Node \"Pangkat:pangkat_coy\|ParalelRegister2:req_P\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[0\] " "Warning: Node \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[0\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[0\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[1\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[40\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[40\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[0\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[0\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[1\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[2\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[2\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[40\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[40\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[3\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[1\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[1\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[39\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[39\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[3\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[38\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[38\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[4\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[2\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[2\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[37\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[37\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[4\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[36\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[36\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[5\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[3\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[3\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[35\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[35\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[5\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[34\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[34\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[6\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[4\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[4\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[33\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[33\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[6\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[32\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[32\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[7\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[5\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[5\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[31\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[31\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[7\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[30\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[30\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[8\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[6\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[6\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[29\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[29\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[8\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[28\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[28\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[9\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[7\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[7\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[27\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[27\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[9\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[26\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[26\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[10\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[8\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[8\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[25\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[25\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[10\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[24\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[24\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[11\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[9\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[9\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[23\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[23\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[11\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[22\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[22\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[12\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[10\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[10\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[21\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[21\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[12\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[20\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[20\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[13\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[11\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[11\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[19\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[19\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[13\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[18\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[18\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[14\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[12\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[12\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[17\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[17\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[14\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[16\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[16\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[15\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[13\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[13\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[15\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[15\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[15\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|ParalelRegister:RegisterM\|REG\[14\] " "Warning: Node \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[14\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[16\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[16\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[17\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[17\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[18\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[18\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[19\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[19\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[20\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[20\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[21\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[21\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[22\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[22\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[23\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[24\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[24\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[25\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[25\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[26\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[26\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[27\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[27\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[28\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[28\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[29\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[29\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[30\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[30\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[31\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[31\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[32\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[32\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[33\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[33\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[34\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[34\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[35\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[35\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[36\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[36\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[37\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[37\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[38\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[38\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[39\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|P\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[39\] " "Warning: Node \"divider:pembagian\|AdderSubtractor:negatif\|FSM:FSM_AdderSubtractor\|Q\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[0\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[0\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[1\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[1\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[2\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[40\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[40\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[2\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[3\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[3\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[4\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[4\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[5\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[5\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[6\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[6\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[7\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[7\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[8\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[8\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[9\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[9\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[10\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[10\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[11\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[11\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[12\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[12\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[13\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[13\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[14\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[14\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[15\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[15\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[16\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[16\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[17\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[17\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[18\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[18\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[19\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[19\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[20\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[20\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[21\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[21\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[22\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[22\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[24\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[24\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[25\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[25\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[26\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[26\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[27\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[27\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[28\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[28\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[29\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[29\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[30\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[30\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[31\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[31\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[32\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[32\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[33\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[33\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[34\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[34\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[35\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[35\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[36\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[36\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[37\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[37\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[38\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[38\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[39\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|P\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[39\] " "Warning: Node \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|Q\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[0\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[0\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[40\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[40\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[40\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[40\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[35\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[35\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[34\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[34\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[33\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[32\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[32\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[33\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[39\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[38\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[38\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[39\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[37\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[37\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[36\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[36\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[10\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[11\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[10\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[11\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[12\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[13\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[12\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[13\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[15\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[14\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[14\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[15\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[8\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[8\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[9\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[9\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[17\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[16\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[17\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[16\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[19\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[18\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[18\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[19\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[21\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[20\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[20\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[21\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[22\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[23\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[22\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[23\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[28\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[29\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[29\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[28\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[27\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[26\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[27\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[26\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[30\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[31\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[30\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[31\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[25\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[24\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[24\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[25\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[7\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[7\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[6\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[6\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[1\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[1\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[3\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[2\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[3\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[2\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[4\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[4\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:q_reg\|REG\[5\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:q_reg\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|ParalelRegister2:p_reg\|REG\[5\] " "Warning: Node \"FPB:FPBB\|ParalelRegister2:p_reg\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\] " "Warning: Node \"FPB:FPBB\|AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|Qlsbb " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|Qlsbb\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[1\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[1\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[2\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[2\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[40\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[40\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[1\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[0\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[2\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[2\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[2\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[1\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[3\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[3\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[3\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[3\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[3\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[2\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[4\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[4\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[4\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[3\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[4\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[4\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[5\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[5\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[5\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[4\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[6\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[6\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[6\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[5\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[5\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[5\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[7\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[7\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[7\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[6\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[8\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[8\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[8\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[7\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[6\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[6\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[9\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[9\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[9\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[8\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[10\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[10\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[10\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[9\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[7\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[7\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[11\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[11\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[11\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[10\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[12\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[12\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[12\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[11\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[8\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[8\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[13\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[13\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[13\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[12\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[14\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[14\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[14\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[13\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[9\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[9\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[15\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[15\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[15\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[14\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[16\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[16\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[16\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[15\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[10\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[10\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[17\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[17\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[17\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[16\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[18\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[18\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[18\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[17\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[11\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[11\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[19\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[19\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[19\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[18\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[20\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[20\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[20\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[19\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[12\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[12\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[21\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[21\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[21\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[20\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[22\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[22\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[22\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[21\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[13\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[13\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[23\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[23\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[23\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[22\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[24\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[24\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[24\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[14\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[14\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[25\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[25\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[25\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[24\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[26\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[26\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[26\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[25\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[15\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[15\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[27\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[27\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[27\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[26\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[28\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[28\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[28\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[27\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[16\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[16\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[29\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[29\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[29\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[28\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[30\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[30\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[30\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[29\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[17\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[17\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[31\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[31\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[31\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[30\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[32\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[32\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[32\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[31\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[18\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[18\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[33\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[33\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[33\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[32\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[34\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[34\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[34\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[33\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[19\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[19\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[35\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[35\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[35\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[34\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[36\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[36\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[36\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[35\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[20\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[20\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[37\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[37\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[37\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[36\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[38\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[38\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[38\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[37\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[21\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[21\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[39\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[38\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\] " "Warning: Node \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[39\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:reg_p\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[22\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[22\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[23\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[23\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[24\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[24\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[25\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[25\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[26\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[26\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[27\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[27\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[28\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[28\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[29\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[29\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[30\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[30\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[31\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[31\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[32\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[32\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[33\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[33\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[34\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[34\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[35\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[35\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[36\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[36\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[37\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[37\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[38\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[38\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[39\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[39\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[40\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegisterQ:reg_q\|REG\[40\]\" is a latch" {  } { { "paralelregisterq.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregisterq.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[0\] " "Warning: Node \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Mode\[1\] " "Info: Assuming node \"Mode\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Mode\[2\] " "Info: Assuming node \"Mode\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Mode\[0\] " "Info: Assuming node \"Mode\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "60 " "Warning: Found 60 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~0 " "Info: Detected gated clock \"Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~0\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Multiplication:perkalian\|ParalelRegister2:reg_p\|Equal0~0 " "Info: Detected gated clock \"Multiplication:perkalian\|ParalelRegister2:reg_p\|Equal0~0\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|ParalelRegister2:reg_p\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~1 " "Info: Detected gated clock \"Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~1\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Multiplication:perkalian\|FSM_Multi:control\|WideOr6~1 " "Info: Detected gated clock \"Multiplication:perkalian\|FSM_Multi:control\|WideOr6~1\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 158 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4 " "Info: Detected gated clock \"Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.A1 " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.A1\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.A1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.B1 " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.B1\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.B1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.A2 " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.A2\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.A2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.B2 " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.B2\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.B2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Multiplication:perkalian\|FSM_Multi:control\|nState.C~0 " "Info: Detected gated clock \"Multiplication:perkalian\|FSM_Multi:control\|nState.C~0\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|nState.C~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.S " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.S\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.S" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.H " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.H\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.H" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.E " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.E\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.E" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.I " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.I\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.I" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.F " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.F\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.F" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.Q " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.Q\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.L " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.L\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.L" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.J " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.J\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.J" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.G " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.G\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.G" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Multiplication:perkalian\|FSM_Multi:control\|WideOr3~0 " "Info: Detected gated clock \"Multiplication:perkalian\|FSM_Multi:control\|WideOr3~0\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.R " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.R\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.R" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Multiplication:perkalian\|FSM_Multi:control\|cState.M " "Info: Detected ripple clock \"Multiplication:perkalian\|FSM_Multi:control\|cState.M\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Multiplication:perkalian\|FSM_Multi:control\|cState.M" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FPB:FPBB\|fsm_fpb:Control\|WideOr11~0 " "Info: Detected gated clock \"FPB:FPBB\|fsm_fpb:Control\|WideOr11~0\" as buffer" {  } { { "fsm_fpb.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_fpb.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPB:FPBB\|fsm_fpb:Control\|WideOr11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FPB:FPBB\|fsm_fpb:Control\|cstate.s7 " "Info: Detected ripple clock \"FPB:FPBB\|fsm_fpb:Control\|cstate.s7\" as buffer" {  } { { "fsm_fpb.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_fpb.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPB:FPBB\|fsm_fpb:Control\|cstate.s7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FPB:FPBB\|fsm_fpb:Control\|cstate.s3 " "Info: Detected ripple clock \"FPB:FPBB\|fsm_fpb:Control\|cstate.s3\" as buffer" {  } { { "fsm_fpb.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_fpb.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPB:FPBB\|fsm_fpb:Control\|cstate.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FPB:FPBB\|fsm_fpb:Control\|cstate.s9 " "Info: Detected ripple clock \"FPB:FPBB\|fsm_fpb:Control\|cstate.s9\" as buffer" {  } { { "fsm_fpb.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_fpb.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPB:FPBB\|fsm_fpb:Control\|cstate.s9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FPB:FPBB\|ParalelRegister2:p_reg\|Equal0~0 " "Info: Detected gated clock \"FPB:FPBB\|ParalelRegister2:p_reg\|Equal0~0\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPB:FPBB\|ParalelRegister2:p_reg\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FPB:FPBB\|ParalelRegister2:q_reg\|Equal0~0 " "Info: Detected gated clock \"FPB:FPBB\|ParalelRegister2:q_reg\|Equal0~0\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPB:FPBB\|ParalelRegister2:q_reg\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|AdderSubtractor~0 " "Info: Detected gated clock \"AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|AdderSubtractor~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AdderSubtractor:addersubs\|FSM:FSM_AdderSubtractor\|AdderSubtractor~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[1\] " "Info: Detected ripple clock \"divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[1\]\" as buffer" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 125 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:pembagian\|dividerfsm:FSMDivider\|add_ON\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|Equal0~0 " "Info: Detected gated clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|Equal0~0\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:reg_p\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|Equal0~1 " "Info: Detected gated clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|Equal0~1\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|WideOr6~1 " "Info: Detected gated clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|WideOr6~1\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 158 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4 " "Info: Detected gated clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|Equal0~0 " "Info: Detected gated clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|Equal0~0\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|ParalelRegister2:Acc\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.H " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.H\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.H" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.E " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.E\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.E" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|cstate.s4 " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|cstate.s4\" as buffer" {  } { { "fsm_pangkat.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_pangkat.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|cstate.s4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|ctM\[1\] " "Info: Detected gated clock \"Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|ctM\[1\]\" as buffer" {  } { { "fsm_pangkat.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_pangkat.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|ctM\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|Selector1~0 " "Info: Detected gated clock \"Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|Selector1~0\" as buffer" {  } { { "fsm_pangkat.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_pangkat.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|Selector1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|cstate.s3 " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|cstate.s3\" as buffer" {  } { { "fsm_pangkat.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_pangkat.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|cstate.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.I " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.I\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.I" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.F " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.F\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.F" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.A1 " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.A1\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.A1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.L " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.L\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.L" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.J " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.J\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.J" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.G " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.G\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.G" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.B1 " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.B1\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.B1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.B2 " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.B2\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.B2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.A2 " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.A2\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.A2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.Q " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.Q\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|WideOr3~0 " "Info: Detected gated clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|WideOr3~0\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|cstate.s0 " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|cstate.s0\" as buffer" {  } { { "fsm_pangkat.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_pangkat.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|FSM_Pangkat:fsmPangkat\|cstate.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|nState.C~0 " "Info: Detected gated clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|nState.C~0\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|nState.C~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.M " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.M\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.M" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.R " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.R\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.R" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.S " "Info: Detected ripple clock \"Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.S\" as buffer" {  } { { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pangkat:pangkat_coy\|Multiplication:multiply\|FSM_Multi:control\|cState.S" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\] " "Info: Detected ripple clock \"divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]\" as buffer" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 125 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:pembagian\|dividerfsm:FSMDivider\|SubtractON\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divider:pembagian\|dividerfsm:FSMDivider\|CT_IN " "Info: Detected ripple clock \"divider:pembagian\|dividerfsm:FSMDivider\|CT_IN\" as buffer" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:pembagian\|dividerfsm:FSMDivider\|CT_IN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divider:pembagian\|dividerfsm:FSMDivider\|CT_R " "Info: Detected ripple clock \"divider:pembagian\|dividerfsm:FSMDivider\|CT_R\" as buffer" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:pembagian\|dividerfsm:FSMDivider\|CT_R" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register divider:pembagian\|ParalelRegister:RegisterR\|REG\[2\] register divider:pembagian\|comparatorreal:ComparatorRS\|comp 35.57 MHz 28.114 ns Internal " "Info: Clock \"clk\" has Internal fmax of 35.57 MHz between source register \"divider:pembagian\|ParalelRegister:RegisterR\|REG\[2\]\" and destination register \"divider:pembagian\|comparatorreal:ComparatorRS\|comp\" (period= 28.114 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.232 ns + Longest register register " "Info: + Longest register to register delay is 10.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divider:pembagian\|ParalelRegister:RegisterR\|REG\[2\] 1 REG LCCOMB_X27_Y12_N10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 2; REG Node = 'divider:pembagian\|ParalelRegister:RegisterR\|REG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:pembagian|ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.495 ns) 1.422 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~5 2 COMB LCCOMB_X26_Y15_N4 1 " "Info: 2: + IC(0.927 ns) + CELL(0.495 ns) = 1.422 ns; Loc. = LCCOMB_X26_Y15_N4; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { divider:pembagian|ParalelRegister:RegisterR|REG[2] divider:pembagian|comparatorreal:ComparatorRS|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.502 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~7 3 COMB LCCOMB_X26_Y15_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.502 ns; Loc. = LCCOMB_X26_Y15_N6; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~5 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.582 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~9 4 COMB LCCOMB_X26_Y15_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.582 ns; Loc. = LCCOMB_X26_Y15_N8; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~7 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.662 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~11 5 COMB LCCOMB_X26_Y15_N10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.662 ns; Loc. = LCCOMB_X26_Y15_N10; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~9 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.742 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~13 6 COMB LCCOMB_X26_Y15_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.742 ns; Loc. = LCCOMB_X26_Y15_N12; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~11 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.916 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~15 7 COMB LCCOMB_X26_Y15_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 1.916 ns; Loc. = LCCOMB_X26_Y15_N14; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~13 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.996 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~17 8 COMB LCCOMB_X26_Y15_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.996 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~15 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.076 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~19 9 COMB LCCOMB_X26_Y15_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.076 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~17 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.156 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~21 10 COMB LCCOMB_X26_Y15_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.156 ns; Loc. = LCCOMB_X26_Y15_N20; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~19 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.236 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~23 11 COMB LCCOMB_X26_Y15_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.236 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~21 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.316 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~25 12 COMB LCCOMB_X26_Y15_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.316 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~23 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.396 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~27 13 COMB LCCOMB_X26_Y15_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.396 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~25 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.476 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~29 14 COMB LCCOMB_X26_Y15_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.476 ns; Loc. = LCCOMB_X26_Y15_N28; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~27 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.637 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~31 15 COMB LCCOMB_X26_Y15_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.161 ns) = 2.637 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~29 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.717 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~33 16 COMB LCCOMB_X26_Y14_N0 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.717 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~31 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.797 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~35 17 COMB LCCOMB_X26_Y14_N2 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.797 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~33 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.877 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~37 18 COMB LCCOMB_X26_Y14_N4 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.877 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~35 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.957 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~39 19 COMB LCCOMB_X26_Y14_N6 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.957 ns; Loc. = LCCOMB_X26_Y14_N6; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~37 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.037 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~41 20 COMB LCCOMB_X26_Y14_N8 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.037 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~39 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.117 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~43 21 COMB LCCOMB_X26_Y14_N10 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.117 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~41 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.197 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~45 22 COMB LCCOMB_X26_Y14_N12 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.197 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~43 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.371 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~47 23 COMB LCCOMB_X26_Y14_N14 1 " "Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 3.371 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~45 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.451 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~49 24 COMB LCCOMB_X26_Y14_N16 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.451 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~47 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.531 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~51 25 COMB LCCOMB_X26_Y14_N18 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.531 ns; Loc. = LCCOMB_X26_Y14_N18; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~49 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.611 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~53 26 COMB LCCOMB_X26_Y14_N20 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.611 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~51 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.691 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~55 27 COMB LCCOMB_X26_Y14_N22 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.691 ns; Loc. = LCCOMB_X26_Y14_N22; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~53 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.771 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~57 28 COMB LCCOMB_X26_Y14_N24 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.771 ns; Loc. = LCCOMB_X26_Y14_N24; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~55 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.851 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~59 29 COMB LCCOMB_X26_Y14_N26 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.851 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~57 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.931 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~61 30 COMB LCCOMB_X26_Y14_N28 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.931 ns; Loc. = LCCOMB_X26_Y14_N28; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~59 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.092 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~63 31 COMB LCCOMB_X26_Y14_N30 1 " "Info: 31: + IC(0.000 ns) + CELL(0.161 ns) = 4.092 ns; Loc. = LCCOMB_X26_Y14_N30; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~61 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.172 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~65 32 COMB LCCOMB_X26_Y13_N0 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.172 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~63 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~65 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.252 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~67 33 COMB LCCOMB_X26_Y13_N2 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.252 ns; Loc. = LCCOMB_X26_Y13_N2; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~65 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.332 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~69 34 COMB LCCOMB_X26_Y13_N4 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 4.332 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~67 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~69 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.412 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~71 35 COMB LCCOMB_X26_Y13_N6 1 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 4.412 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~69 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~71 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.492 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~73 36 COMB LCCOMB_X26_Y13_N8 1 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 4.492 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~71 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~73 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.572 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~75 37 COMB LCCOMB_X26_Y13_N10 1 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 4.572 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~73 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~75 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.652 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~77 38 COMB LCCOMB_X26_Y13_N12 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 4.652 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~75 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~77 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.826 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~79 39 COMB LCCOMB_X26_Y13_N14 1 " "Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 4.826 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~77 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~79 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.906 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~81 40 COMB LCCOMB_X26_Y13_N16 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 4.906 ns; Loc. = LCCOMB_X26_Y13_N16; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~79 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~81 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.986 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~83 41 COMB LCCOMB_X26_Y13_N18 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 4.986 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~81 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~83 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.066 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~85 42 COMB LCCOMB_X26_Y13_N20 1 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.066 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~83 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~85 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.146 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~87 43 COMB LCCOMB_X26_Y13_N22 1 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 5.146 ns; Loc. = LCCOMB_X26_Y13_N22; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~85 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~87 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.226 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~89 44 COMB LCCOMB_X26_Y13_N24 1 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 5.226 ns; Loc. = LCCOMB_X26_Y13_N24; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~87 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~89 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.306 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~91 45 COMB LCCOMB_X26_Y13_N26 1 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 5.306 ns; Loc. = LCCOMB_X26_Y13_N26; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~89 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~91 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.386 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~93 46 COMB LCCOMB_X26_Y13_N28 1 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 5.386 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~91 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~93 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 5.547 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~95 47 COMB LCCOMB_X26_Y13_N30 1 " "Info: 47: + IC(0.000 ns) + CELL(0.161 ns) = 5.547 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~93 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~95 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.627 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~97 48 COMB LCCOMB_X26_Y12_N0 1 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 5.627 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~95 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~97 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.707 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~99 49 COMB LCCOMB_X26_Y12_N2 1 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 5.707 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~97 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~99 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.787 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~101 50 COMB LCCOMB_X26_Y12_N4 1 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 5.787 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~99 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~101 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.867 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~103 51 COMB LCCOMB_X26_Y12_N6 1 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 5.867 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~103'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~101 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~103 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.947 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~105 52 COMB LCCOMB_X26_Y12_N8 1 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 5.947 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~103 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~105 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.027 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~107 53 COMB LCCOMB_X26_Y12_N10 1 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 6.027 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~105 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~107 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.107 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~109 54 COMB LCCOMB_X26_Y12_N12 1 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 6.107 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~109'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~107 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~109 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.281 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~111 55 COMB LCCOMB_X26_Y12_N14 1 " "Info: 55: + IC(0.000 ns) + CELL(0.174 ns) = 6.281 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~111'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~109 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~111 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.361 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~113 56 COMB LCCOMB_X26_Y12_N16 1 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 6.361 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~111 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~113 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.441 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~115 57 COMB LCCOMB_X26_Y12_N18 1 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 6.441 ns; Loc. = LCCOMB_X26_Y12_N18; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~113 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~115 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.521 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~117 58 COMB LCCOMB_X26_Y12_N20 1 " "Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 6.521 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~117'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~115 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~117 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.601 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~119 59 COMB LCCOMB_X26_Y12_N22 1 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 6.601 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~119'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~117 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~119 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.681 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~121 60 COMB LCCOMB_X26_Y12_N24 1 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 6.681 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~121'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~119 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~121 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.761 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~123 61 COMB LCCOMB_X26_Y12_N26 1 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 6.761 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~123'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~121 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~123 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.841 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~125 62 COMB LCCOMB_X26_Y12_N28 1 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 6.841 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~123 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~125 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 7.002 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~127 63 COMB LCCOMB_X26_Y12_N30 1 " "Info: 63: + IC(0.000 ns) + CELL(0.161 ns) = 7.002 ns; Loc. = LCCOMB_X26_Y12_N30; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~127'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~125 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~127 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.082 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~129 64 COMB LCCOMB_X26_Y11_N0 1 " "Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 7.082 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~129'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~127 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~129 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.162 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~131 65 COMB LCCOMB_X26_Y11_N2 1 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 7.162 ns; Loc. = LCCOMB_X26_Y11_N2; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~131'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~129 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~131 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.242 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~133 66 COMB LCCOMB_X26_Y11_N4 1 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 7.242 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~133'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~131 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~133 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.322 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~135 67 COMB LCCOMB_X26_Y11_N6 1 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 7.322 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~133 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~135 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.402 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~137 68 COMB LCCOMB_X26_Y11_N8 1 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 7.402 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~137'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~135 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~137 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.482 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~139 69 COMB LCCOMB_X26_Y11_N10 1 " "Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 7.482 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~139'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~137 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~139 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.562 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~141 70 COMB LCCOMB_X26_Y11_N12 1 " "Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 7.562 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~141'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~139 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~141 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.736 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~143 71 COMB LCCOMB_X26_Y11_N14 1 " "Info: 71: + IC(0.000 ns) + CELL(0.174 ns) = 7.736 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~143'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~141 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~143 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.816 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~145 72 COMB LCCOMB_X26_Y11_N16 1 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 7.816 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~143 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~145 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.896 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~147 73 COMB LCCOMB_X26_Y11_N18 1 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 7.896 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~147'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~145 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~147 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.976 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~149 74 COMB LCCOMB_X26_Y11_N20 1 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 7.976 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~149'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~147 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~149 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.056 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~151 75 COMB LCCOMB_X26_Y11_N22 1 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 8.056 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~151'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~149 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~151 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.136 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~153 76 COMB LCCOMB_X26_Y11_N24 1 " "Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 8.136 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~153'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~151 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~153 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.216 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~155 77 COMB LCCOMB_X26_Y11_N26 1 " "Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 8.216 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~155'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~153 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~155 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.296 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~157 78 COMB LCCOMB_X26_Y11_N28 1 " "Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 8.296 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~157'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~155 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~157 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.754 ns divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~158 79 COMB LCCOMB_X26_Y11_N30 1 " "Info: 79: + IC(0.000 ns) + CELL(0.458 ns) = 8.754 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|LessThan0~158'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~157 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~158 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.177 ns) 10.136 ns divider:pembagian\|comparatorreal:ComparatorRS\|comp~0 80 COMB LCCOMB_X22_Y15_N24 1 " "Info: 80: + IC(1.205 ns) + CELL(0.177 ns) = 10.136 ns; Loc. = LCCOMB_X22_Y15_N24; Fanout = 1; COMB Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|comp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { divider:pembagian|comparatorreal:ComparatorRS|LessThan0~158 divider:pembagian|comparatorreal:ComparatorRS|comp~0 } "NODE_NAME" } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/kalkulator/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.232 ns divider:pembagian\|comparatorreal:ComparatorRS\|comp 81 REG LCFF_X22_Y15_N25 3 " "Info: 81: + IC(0.000 ns) + CELL(0.096 ns) = 10.232 ns; Loc. = LCFF_X22_Y15_N25; Fanout = 3; REG Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|comp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { divider:pembagian|comparatorreal:ComparatorRS|comp~0 divider:pembagian|comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/kalkulator/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 79.16 % ) " "Info: Total cell delay = 8.100 ns ( 79.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 20.84 % ) " "Info: Total interconnect delay = 2.132 ns ( 20.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.232 ns" { divider:pembagian|ParalelRegister:RegisterR|REG[2] divider:pembagian|comparatorreal:ComparatorRS|LessThan0~5 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~7 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~9 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~11 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~13 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~15 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~17 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~19 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~21 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~23 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~25 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~27 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~29 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~31 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~33 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~35 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~37 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~39 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~41 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~43 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~45 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~47 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~49 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~51 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~53 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~55 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~57 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~59 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~61 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~63 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~65 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~67 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~69 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~71 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~73 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~75 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~77 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~79 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~81 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~83 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~85 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~87 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~89 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~91 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~93 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~95 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~97 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~99 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~101 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~103 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~105 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~107 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~109 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~111 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~113 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~115 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~117 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~119 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~121 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~123 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~125 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~127 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~129 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~131 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~133 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~135 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~137 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~139 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~141 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~143 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~145 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~147 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~149 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~151 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~153 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~155 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~157 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~158 divider:pembagian|comparatorreal:ComparatorRS|comp~0 divider:pembagian|comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.232 ns" { divider:pembagian|ParalelRegister:RegisterR|REG[2] {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~5 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~7 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~9 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~11 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~13 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~15 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~17 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~19 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~21 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~23 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~25 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~27 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~29 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~31 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~33 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~35 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~37 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~39 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~41 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~43 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~45 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~47 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~49 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~51 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~53 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~55 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~57 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~59 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~61 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~63 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~65 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~67 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~69 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~71 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~73 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~75 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~77 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~79 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~81 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~83 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~85 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~87 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~89 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~91 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~93 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~95 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~97 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~99 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~101 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~103 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~105 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~107 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~109 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~111 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~113 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~115 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~117 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~119 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~121 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~123 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~125 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~127 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~129 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~131 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~133 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~135 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~137 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~139 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~141 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~143 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~145 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~147 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~149 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~151 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~153 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~155 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~157 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~158 {} divider:pembagian|comparatorreal:ComparatorRS|comp~0 {} divider:pembagian|comparatorreal:ComparatorRS|comp {} } { 0.000ns 0.927ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.205ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.863 ns - Smallest " "Info: - Smallest clock skew is -3.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.859 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 41 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 2909 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 2909; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns divider:pembagian\|comparatorreal:ComparatorRS\|comp 3 REG LCFF_X22_Y15_N25 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X22_Y15_N25; Fanout = 3; REG Node = 'divider:pembagian\|comparatorreal:ComparatorRS\|comp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk~clkctrl divider:pembagian|comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/kalkulator/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl divider:pembagian|comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} divider:pembagian|comparatorreal:ComparatorRS|comp {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.722 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 41 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.879 ns) 3.926 ns divider:pembagian\|dividerfsm:FSMDivider\|CT_R 2 REG LCFF_X27_Y7_N25 1 " "Info: 2: + IC(2.021 ns) + CELL(0.879 ns) = 3.926 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 1; REG Node = 'divider:pembagian\|dividerfsm:FSMDivider\|CT_R'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_R } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.000 ns) 5.190 ns divider:pembagian\|dividerfsm:FSMDivider\|CT_R~clkctrl 3 COMB CLKCTRL_G12 80 " "Info: 3: + IC(1.264 ns) + CELL(0.000 ns) = 5.190 ns; Loc. = CLKCTRL_G12; Fanout = 80; COMB Node = 'divider:pembagian\|dividerfsm:FSMDivider\|CT_R~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { divider:pembagian|dividerfsm:FSMDivider|CT_R divider:pembagian|dividerfsm:FSMDivider|CT_R~clkctrl } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.178 ns) 6.722 ns divider:pembagian\|ParalelRegister:RegisterR\|REG\[2\] 4 REG LCCOMB_X27_Y12_N10 2 " "Info: 4: + IC(1.354 ns) + CELL(0.178 ns) = 6.722 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 2; REG Node = 'divider:pembagian\|ParalelRegister:RegisterR\|REG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { divider:pembagian|dividerfsm:FSMDivider|CT_R~clkctrl divider:pembagian|ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 30.99 % ) " "Info: Total cell delay = 2.083 ns ( 30.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.639 ns ( 69.01 % ) " "Info: Total interconnect delay = 4.639 ns ( 69.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.722 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_R divider:pembagian|dividerfsm:FSMDivider|CT_R~clkctrl divider:pembagian|ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.722 ns" { clk {} clk~combout {} divider:pembagian|dividerfsm:FSMDivider|CT_R {} divider:pembagian|dividerfsm:FSMDivider|CT_R~clkctrl {} divider:pembagian|ParalelRegister:RegisterR|REG[2] {} } { 0.000ns 0.000ns 2.021ns 1.264ns 1.354ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl divider:pembagian|comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} divider:pembagian|comparatorreal:ComparatorRS|comp {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.722 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_R divider:pembagian|dividerfsm:FSMDivider|CT_R~clkctrl divider:pembagian|ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.722 ns" { clk {} clk~combout {} divider:pembagian|dividerfsm:FSMDivider|CT_R {} divider:pembagian|dividerfsm:FSMDivider|CT_R~clkctrl {} divider:pembagian|ParalelRegister:RegisterR|REG[2] {} } { 0.000ns 0.000ns 2.021ns 1.264ns 1.354ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/kalkulator/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/kalkulator/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.232 ns" { divider:pembagian|ParalelRegister:RegisterR|REG[2] divider:pembagian|comparatorreal:ComparatorRS|LessThan0~5 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~7 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~9 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~11 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~13 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~15 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~17 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~19 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~21 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~23 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~25 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~27 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~29 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~31 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~33 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~35 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~37 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~39 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~41 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~43 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~45 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~47 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~49 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~51 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~53 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~55 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~57 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~59 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~61 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~63 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~65 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~67 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~69 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~71 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~73 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~75 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~77 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~79 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~81 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~83 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~85 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~87 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~89 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~91 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~93 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~95 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~97 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~99 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~101 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~103 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~105 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~107 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~109 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~111 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~113 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~115 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~117 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~119 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~121 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~123 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~125 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~127 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~129 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~131 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~133 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~135 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~137 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~139 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~141 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~143 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~145 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~147 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~149 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~151 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~153 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~155 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~157 divider:pembagian|comparatorreal:ComparatorRS|LessThan0~158 divider:pembagian|comparatorreal:ComparatorRS|comp~0 divider:pembagian|comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.232 ns" { divider:pembagian|ParalelRegister:RegisterR|REG[2] {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~5 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~7 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~9 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~11 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~13 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~15 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~17 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~19 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~21 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~23 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~25 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~27 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~29 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~31 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~33 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~35 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~37 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~39 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~41 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~43 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~45 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~47 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~49 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~51 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~53 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~55 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~57 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~59 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~61 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~63 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~65 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~67 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~69 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~71 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~73 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~75 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~77 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~79 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~81 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~83 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~85 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~87 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~89 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~91 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~93 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~95 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~97 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~99 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~101 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~103 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~105 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~107 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~109 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~111 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~113 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~115 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~117 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~119 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~121 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~123 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~125 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~127 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~129 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~131 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~133 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~135 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~137 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~139 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~141 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~143 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~145 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~147 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~149 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~151 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~153 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~155 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~157 {} divider:pembagian|comparatorreal:ComparatorRS|LessThan0~158 {} divider:pembagian|comparatorreal:ComparatorRS|comp~0 {} divider:pembagian|comparatorreal:ComparatorRS|comp {} } { 0.000ns 0.927ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.205ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl divider:pembagian|comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} divider:pembagian|comparatorreal:ComparatorRS|comp {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.722 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_R divider:pembagian|dividerfsm:FSMDivider|CT_R~clkctrl divider:pembagian|ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.722 ns" { clk {} clk~combout {} divider:pembagian|dividerfsm:FSMDivider|CT_R {} divider:pembagian|dividerfsm:FSMDivider|CT_R~clkctrl {} divider:pembagian|ParalelRegister:RegisterR|REG[2] {} } { 0.000ns 0.000ns 2.021ns 1.264ns 1.354ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Multiplication:perkalian\|multiplexer:MuxAcc\|f\[5\] Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[5\] clk 5.679 ns " "Info: Found hold time violation between source  pin or register \"Multiplication:perkalian\|multiplexer:MuxAcc\|f\[5\]\" and destination pin or register \"Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[5\]\" for clock \"clk\" (Hold time is 5.679 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.638 ns + Largest " "Info: + Largest clock skew is 6.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 41 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.879 ns) 3.586 ns Multiplication:perkalian\|FSM_Multi:control\|cState.G 2 REG LCFF_X32_Y12_N21 3 " "Info: 2: + IC(1.681 ns) + CELL(0.879 ns) = 3.586 ns; Loc. = LCFF_X32_Y12_N21; Fanout = 3; REG Node = 'Multiplication:perkalian\|FSM_Multi:control\|cState.G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clk Multiplication:perkalian|FSM_Multi:control|cState.G } "NODE_NAME" } } { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.545 ns) 4.522 ns Multiplication:perkalian\|FSM_Multi:control\|WideOr3~0 3 COMB LCCOMB_X32_Y12_N0 2 " "Info: 3: + IC(0.391 ns) + CELL(0.545 ns) = 4.522 ns; Loc. = LCCOMB_X32_Y12_N0; Fanout = 2; COMB Node = 'Multiplication:perkalian\|FSM_Multi:control\|WideOr3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Multiplication:perkalian|FSM_Multi:control|cState.G Multiplication:perkalian|FSM_Multi:control|WideOr3~0 } "NODE_NAME" } } { "fsm_multi.vhd" "" { Text "C:/ITB/semester 3/kalkulator/fsm_multi.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.322 ns) 6.334 ns Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~1 4 COMB LCCOMB_X24_Y17_N4 1 " "Info: 4: + IC(1.490 ns) + CELL(0.322 ns) = 6.334 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 1; COMB Node = 'Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { Multiplication:perkalian|FSM_Multi:control|WideOr3~0 Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1 } "NODE_NAME" } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.000 ns) 7.885 ns Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~1clkctrl 5 COMB CLKCTRL_G9 41 " "Info: 5: + IC(1.551 ns) + CELL(0.000 ns) = 7.885 ns; Loc. = CLKCTRL_G9; Fanout = 41; COMB Node = 'Multiplication:perkalian\|ParalelRegister2:Acc\|Equal0~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1 Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1clkctrl } "NODE_NAME" } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.178 ns) 9.478 ns Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[5\] 6 REG LCCOMB_X36_Y7_N6 1 " "Info: 6: + IC(1.415 ns) + CELL(0.178 ns) = 9.478 ns; Loc. = LCCOMB_X36_Y7_N6; Fanout = 1; REG Node = 'Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1clkctrl Multiplication:perkalian|ParalelRegister2:Acc|REG[5] } "NODE_NAME" } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.950 ns ( 31.12 % ) " "Info: Total cell delay = 2.950 ns ( 31.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.528 ns ( 68.88 % ) " "Info: Total interconnect delay = 6.528 ns ( 68.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.478 ns" { clk Multiplication:perkalian|FSM_Multi:control|cState.G Multiplication:perkalian|FSM_Multi:control|WideOr3~0 Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1 Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1clkctrl Multiplication:perkalian|ParalelRegister2:Acc|REG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.478 ns" { clk {} clk~combout {} Multiplication:perkalian|FSM_Multi:control|cState.G {} Multiplication:perkalian|FSM_Multi:control|WideOr3~0 {} Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1 {} Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1clkctrl {} Multiplication:perkalian|ParalelRegister2:Acc|REG[5] {} } { 0.000ns 0.000ns 1.681ns 0.391ns 1.490ns 1.551ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.840 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 41 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 2909 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 2909; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.840 ns Multiplication:perkalian\|multiplexer:MuxAcc\|f\[5\] 3 REG LCFF_X36_Y7_N5 1 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.840 ns; Loc. = LCFF_X36_Y7_N5; Fanout = 1; REG Node = 'Multiplication:perkalian\|multiplexer:MuxAcc\|f\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl Multiplication:perkalian|multiplexer:MuxAcc|f[5] } "NODE_NAME" } } { "multiplexer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/multiplexer.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.32 % ) " "Info: Total cell delay = 1.628 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.212 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.212 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl Multiplication:perkalian|multiplexer:MuxAcc|f[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} Multiplication:perkalian|multiplexer:MuxAcc|f[5] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.478 ns" { clk Multiplication:perkalian|FSM_Multi:control|cState.G Multiplication:perkalian|FSM_Multi:control|WideOr3~0 Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1 Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1clkctrl Multiplication:perkalian|ParalelRegister2:Acc|REG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.478 ns" { clk {} clk~combout {} Multiplication:perkalian|FSM_Multi:control|cState.G {} Multiplication:perkalian|FSM_Multi:control|WideOr3~0 {} Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1 {} Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1clkctrl {} Multiplication:perkalian|ParalelRegister2:Acc|REG[5] {} } { 0.000ns 0.000ns 1.681ns 0.391ns 1.490ns 1.551ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.322ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl Multiplication:perkalian|multiplexer:MuxAcc|f[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} Multiplication:perkalian|multiplexer:MuxAcc|f[5] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "multiplexer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/multiplexer.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.682 ns - Shortest register register " "Info: - Shortest register to register delay is 0.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Multiplication:perkalian\|multiplexer:MuxAcc\|f\[5\] 1 REG LCFF_X36_Y7_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y7_N5; Fanout = 1; REG Node = 'Multiplication:perkalian\|multiplexer:MuxAcc\|f\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplication:perkalian|multiplexer:MuxAcc|f[5] } "NODE_NAME" } } { "multiplexer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/multiplexer.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.319 ns) 0.682 ns Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[5\] 2 REG LCCOMB_X36_Y7_N6 1 " "Info: 2: + IC(0.363 ns) + CELL(0.319 ns) = 0.682 ns; Loc. = LCCOMB_X36_Y7_N6; Fanout = 1; REG Node = 'Multiplication:perkalian\|ParalelRegister2:Acc\|REG\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Multiplication:perkalian|multiplexer:MuxAcc|f[5] Multiplication:perkalian|ParalelRegister2:Acc|REG[5] } "NODE_NAME" } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.319 ns ( 46.77 % ) " "Info: Total cell delay = 0.319 ns ( 46.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.363 ns ( 53.23 % ) " "Info: Total interconnect delay = 0.363 ns ( 53.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Multiplication:perkalian|multiplexer:MuxAcc|f[5] Multiplication:perkalian|ParalelRegister2:Acc|REG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.682 ns" { Multiplication:perkalian|multiplexer:MuxAcc|f[5] {} Multiplication:perkalian|ParalelRegister2:Acc|REG[5] {} } { 0.000ns 0.363ns } { 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "multiplexer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/multiplexer.vhd" 16 -1 0 } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.478 ns" { clk Multiplication:perkalian|FSM_Multi:control|cState.G Multiplication:perkalian|FSM_Multi:control|WideOr3~0 Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1 Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1clkctrl Multiplication:perkalian|ParalelRegister2:Acc|REG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.478 ns" { clk {} clk~combout {} Multiplication:perkalian|FSM_Multi:control|cState.G {} Multiplication:perkalian|FSM_Multi:control|WideOr3~0 {} Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1 {} Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1clkctrl {} Multiplication:perkalian|ParalelRegister2:Acc|REG[5] {} } { 0.000ns 0.000ns 1.681ns 0.391ns 1.490ns 1.551ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.322ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl Multiplication:perkalian|multiplexer:MuxAcc|f[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} Multiplication:perkalian|multiplexer:MuxAcc|f[5] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Multiplication:perkalian|multiplexer:MuxAcc|f[5] Multiplication:perkalian|ParalelRegister2:Acc|REG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.682 ns" { Multiplication:perkalian|multiplexer:MuxAcc|f[5] {} Multiplication:perkalian|ParalelRegister2:Acc|REG[5] {} } { 0.000ns 0.363ns } { 0.000ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Pangkat:pangkat_coy\|Multiplication:multiply\|MSB:MSBP\|firstbit input_P\[2\] clk 14.821 ns register " "Info: tsu for register \"Pangkat:pangkat_coy\|Multiplication:multiply\|MSB:MSBP\|firstbit\" (data pin = \"input_P\[2\]\", clock pin = \"clk\") is 14.821 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.717 ns + Longest pin register " "Info: + Longest pin to register delay is 17.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns input_P\[2\] 1 PIN PIN_H10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_H10; Fanout = 8; PIN Node = 'input_P\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_P[2] } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.321 ns) + CELL(0.495 ns) 8.669 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~5 2 COMB LCCOMB_X30_Y10_N12 2 " "Info: 2: + IC(7.321 ns) + CELL(0.495 ns) = 8.669 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.816 ns" { input_P[2] Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.843 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~7 3 COMB LCCOMB_X30_Y10_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.174 ns) = 8.843 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~5 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.923 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~9 4 COMB LCCOMB_X30_Y10_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.923 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~7 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.003 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~11 5 COMB LCCOMB_X30_Y10_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.003 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~9 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.083 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~13 6 COMB LCCOMB_X30_Y10_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 9.083 ns; Loc. = LCCOMB_X30_Y10_N20; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~11 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.163 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~15 7 COMB LCCOMB_X30_Y10_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 9.163 ns; Loc. = LCCOMB_X30_Y10_N22; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~13 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.243 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~17 8 COMB LCCOMB_X30_Y10_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 9.243 ns; Loc. = LCCOMB_X30_Y10_N24; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~15 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.323 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~19 9 COMB LCCOMB_X30_Y10_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 9.323 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~17 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.403 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~21 10 COMB LCCOMB_X30_Y10_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 9.403 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~19 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.564 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~23 11 COMB LCCOMB_X30_Y10_N30 2 " "Info: 11: + IC(0.000 ns) + CELL(0.161 ns) = 9.564 ns; Loc. = LCCOMB_X30_Y10_N30; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~21 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.644 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~25 12 COMB LCCOMB_X30_Y9_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.644 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~23 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.724 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~27 13 COMB LCCOMB_X30_Y9_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.724 ns; Loc. = LCCOMB_X30_Y9_N2; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~25 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.804 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~29 14 COMB LCCOMB_X30_Y9_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.804 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~27 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.884 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~31 15 COMB LCCOMB_X30_Y9_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.884 ns; Loc. = LCCOMB_X30_Y9_N6; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~29 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.964 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~33 16 COMB LCCOMB_X30_Y9_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.964 ns; Loc. = LCCOMB_X30_Y9_N8; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~31 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.044 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~35 17 COMB LCCOMB_X30_Y9_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.044 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~33 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.124 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~37 18 COMB LCCOMB_X30_Y9_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.124 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~35 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.298 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~39 19 COMB LCCOMB_X30_Y9_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.174 ns) = 10.298 ns; Loc. = LCCOMB_X30_Y9_N14; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~37 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.378 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~41 20 COMB LCCOMB_X30_Y9_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.378 ns; Loc. = LCCOMB_X30_Y9_N16; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~39 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.458 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~43 21 COMB LCCOMB_X30_Y9_N18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.458 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~41 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.538 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~45 22 COMB LCCOMB_X30_Y9_N20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.538 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~43 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.618 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~47 23 COMB LCCOMB_X30_Y9_N22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.618 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~45 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.698 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~49 24 COMB LCCOMB_X30_Y9_N24 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.698 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~47 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.778 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~51 25 COMB LCCOMB_X30_Y9_N26 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 10.778 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~49 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.858 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~53 26 COMB LCCOMB_X30_Y9_N28 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.858 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~51 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 11.019 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~55 27 COMB LCCOMB_X30_Y9_N30 2 " "Info: 27: + IC(0.000 ns) + CELL(0.161 ns) = 11.019 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~53 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.099 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~57 28 COMB LCCOMB_X30_Y8_N0 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 11.099 ns; Loc. = LCCOMB_X30_Y8_N0; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~55 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.179 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~59 29 COMB LCCOMB_X30_Y8_N2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 11.179 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~57 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.259 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~61 30 COMB LCCOMB_X30_Y8_N4 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 11.259 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~59 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.339 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~63 31 COMB LCCOMB_X30_Y8_N6 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 11.339 ns; Loc. = LCCOMB_X30_Y8_N6; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~61 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.419 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~65 32 COMB LCCOMB_X30_Y8_N8 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 11.419 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~63 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~65 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.877 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~66 33 COMB LCCOMB_X30_Y8_N10 1 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 11.877 ns; Loc. = LCCOMB_X30_Y8_N10; Fanout = 1; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~65 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~66 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.178 ns) 13.723 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~89 34 COMB LCCOMB_X31_Y16_N16 4 " "Info: 34: + IC(1.668 ns) + CELL(0.178 ns) = 13.723 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 4; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~66 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~89 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.371 ns) + CELL(0.495 ns) 16.589 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[33\]~67 35 COMB LCCOMB_X18_Y12_N10 2 " "Info: 35: + IC(2.371 ns) + CELL(0.495 ns) = 16.589 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[33\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~89 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[33]~67 } "NODE_NAME" } } { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/signed_transfer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.669 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[34\]~69 36 COMB LCCOMB_X18_Y12_N12 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 16.669 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[34\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[33]~67 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[34]~69 } "NODE_NAME" } } { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/signed_transfer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 16.843 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[35\]~71 37 COMB LCCOMB_X18_Y12_N14 2 " "Info: 37: + IC(0.000 ns) + CELL(0.174 ns) = 16.843 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[35\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[34]~69 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[35]~71 } "NODE_NAME" } } { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/signed_transfer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.923 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[36\]~73 38 COMB LCCOMB_X18_Y12_N16 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 16.923 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[36\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[35]~71 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[36]~73 } "NODE_NAME" } } { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/signed_transfer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.003 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[37\]~75 39 COMB LCCOMB_X18_Y12_N18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 17.003 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[37\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[36]~73 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[37]~75 } "NODE_NAME" } } { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/signed_transfer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.083 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[38\]~77 40 COMB LCCOMB_X18_Y12_N20 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 17.083 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[38\]~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[37]~75 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[38]~77 } "NODE_NAME" } } { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/signed_transfer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.163 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[39\]~79 41 COMB LCCOMB_X18_Y12_N22 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 17.163 ns; Loc. = LCCOMB_X18_Y12_N22; Fanout = 1; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[39\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[38]~77 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[39]~79 } "NODE_NAME" } } { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/signed_transfer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.621 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[40\]~80 42 COMB LCCOMB_X18_Y12_N24 2 " "Info: 42: + IC(0.000 ns) + CELL(0.458 ns) = 17.621 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|output_fix\[40\]~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[39]~79 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[40]~80 } "NODE_NAME" } } { "signed_transfer.vhd" "" { Text "C:/ITB/semester 3/kalkulator/signed_transfer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 17.717 ns Pangkat:pangkat_coy\|Multiplication:multiply\|MSB:MSBP\|firstbit 43 REG LCFF_X18_Y12_N25 2 " "Info: 43: + IC(0.000 ns) + CELL(0.096 ns) = 17.717 ns; Loc. = LCFF_X18_Y12_N25; Fanout = 2; REG Node = 'Pangkat:pangkat_coy\|Multiplication:multiply\|MSB:MSBP\|firstbit'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[40]~80 Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit } "NODE_NAME" } } { "msb.vhd" "" { Text "C:/ITB/semester 3/kalkulator/msb.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.357 ns ( 35.88 % ) " "Info: Total cell delay = 6.357 ns ( 35.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.360 ns ( 64.12 % ) " "Info: Total interconnect delay = 11.360 ns ( 64.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.717 ns" { input_P[2] Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~5 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~7 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~9 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~11 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~13 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~15 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~17 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~19 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~21 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~23 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~25 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~27 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~29 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~31 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~33 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~35 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~37 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~39 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~41 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~43 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~45 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~47 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~49 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~51 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~53 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~55 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~57 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~59 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~61 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~63 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~65 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~66 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~89 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[33]~67 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[34]~69 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[35]~71 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[36]~73 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[37]~75 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[38]~77 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[39]~79 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[40]~80 Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.717 ns" { input_P[2] {} input_P[2]~combout {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~5 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~7 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~9 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~11 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~13 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~15 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~17 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~19 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~21 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~23 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~25 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~27 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~29 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~31 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~33 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~35 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~37 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~39 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~41 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~43 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~45 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~47 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~49 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~51 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~53 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~55 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~57 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~59 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~61 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~63 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~65 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~66 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~89 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[33]~67 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[34]~69 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[35]~71 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[36]~73 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[37]~75 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[38]~77 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[39]~79 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[40]~80 {} Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit {} } { 0.000ns 0.000ns 7.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.668ns 2.371ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.853ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "msb.vhd" "" { Text "C:/ITB/semester 3/kalkulator/msb.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 41 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 2909 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 2909; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns Pangkat:pangkat_coy\|Multiplication:multiply\|MSB:MSBP\|firstbit 3 REG LCFF_X18_Y12_N25 2 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X18_Y12_N25; Fanout = 2; REG Node = 'Pangkat:pangkat_coy\|Multiplication:multiply\|MSB:MSBP\|firstbit'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit } "NODE_NAME" } } { "msb.vhd" "" { Text "C:/ITB/semester 3/kalkulator/msb.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.717 ns" { input_P[2] Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~5 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~7 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~9 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~11 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~13 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~15 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~17 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~19 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~21 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~23 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~25 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~27 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~29 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~31 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~33 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~35 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~37 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~39 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~41 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~43 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~45 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~47 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~49 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~51 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~53 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~55 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~57 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~59 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~61 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~63 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~65 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~66 Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~89 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[33]~67 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[34]~69 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[35]~71 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[36]~73 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[37]~75 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[38]~77 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[39]~79 Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[40]~80 Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.717 ns" { input_P[2] {} input_P[2]~combout {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~5 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~7 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~9 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~11 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~13 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~15 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~17 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~19 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~21 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~23 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~25 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~27 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~29 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~31 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~33 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~35 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~37 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~39 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~41 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~43 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~45 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~47 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~49 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~51 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~53 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~55 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~57 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~59 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~61 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~63 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~65 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~66 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~89 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[33]~67 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[34]~69 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[35]~71 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[36]~73 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[37]~75 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[38]~77 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[39]~79 {} Pangkat:pangkat_coy|signed_transfer:unsig_P|output_fix[40]~80 {} Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit {} } { 0.000ns 0.000ns 7.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.668ns 2.371ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.853ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|firstbit {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hasil\[22\] divider:pembagian\|ParalelRegister:RegisterM\|REG\[22\] 23.576 ns register " "Info: tco from clock \"clk\" to destination pin \"hasil\[22\]\" through register \"divider:pembagian\|ParalelRegister:RegisterM\|REG\[22\]\" is 23.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.554 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 41 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.879 ns) 2.310 ns divider:pembagian\|dividerfsm:FSMDivider\|CT_IN 2 REG LCFF_X1_Y13_N15 1 " "Info: 2: + IC(0.405 ns) + CELL(0.879 ns) = 2.310 ns; Loc. = LCFF_X1_Y13_N15; Fanout = 1; REG Node = 'divider:pembagian\|dividerfsm:FSMDivider\|CT_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_IN } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.642 ns) + CELL(0.000 ns) 6.952 ns divider:pembagian\|dividerfsm:FSMDivider\|CT_IN~clkctrl 3 COMB CLKCTRL_G2 123 " "Info: 3: + IC(4.642 ns) + CELL(0.000 ns) = 6.952 ns; Loc. = CLKCTRL_G2; Fanout = 123; COMB Node = 'divider:pembagian\|dividerfsm:FSMDivider\|CT_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { divider:pembagian|dividerfsm:FSMDivider|CT_IN divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.178 ns) 8.554 ns divider:pembagian\|ParalelRegister:RegisterM\|REG\[22\] 4 REG LCCOMB_X27_Y10_N6 4 " "Info: 4: + IC(1.424 ns) + CELL(0.178 ns) = 8.554 ns; Loc. = LCCOMB_X27_Y10_N6; Fanout = 4; REG Node = 'divider:pembagian\|ParalelRegister:RegisterM\|REG\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl divider:pembagian|ParalelRegister:RegisterM|REG[22] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 24.35 % ) " "Info: Total cell delay = 2.083 ns ( 24.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.471 ns ( 75.65 % ) " "Info: Total interconnect delay = 6.471 ns ( 75.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.554 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_IN divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl divider:pembagian|ParalelRegister:RegisterM|REG[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.554 ns" { clk {} clk~combout {} divider:pembagian|dividerfsm:FSMDivider|CT_IN {} divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl {} divider:pembagian|ParalelRegister:RegisterM|REG[22] {} } { 0.000ns 0.000ns 0.405ns 4.642ns 1.424ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.022 ns + Longest register pin " "Info: + Longest register to pin delay is 15.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divider:pembagian\|ParalelRegister:RegisterM\|REG\[22\] 1 REG LCCOMB_X27_Y10_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y10_N6; Fanout = 4; REG Node = 'divider:pembagian\|ParalelRegister:RegisterM\|REG\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:pembagian|ParalelRegister:RegisterM|REG[22] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.766 ns) + CELL(0.322 ns) 3.088 ns hasil~123 2 COMB LCCOMB_X40_Y20_N10 1 " "Info: 2: + IC(2.766 ns) + CELL(0.322 ns) = 3.088 ns; Loc. = LCCOMB_X40_Y20_N10; Fanout = 1; COMB Node = 'hasil~123'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { divider:pembagian|ParalelRegister:RegisterM|REG[22] hasil~123 } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 3.562 ns hasil~124 3 COMB LCCOMB_X40_Y20_N16 1 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 3.562 ns; Loc. = LCCOMB_X40_Y20_N16; Fanout = 1; COMB Node = 'hasil~124'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { hasil~123 hasil~124 } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.545 ns) 5.562 ns hasil~125 4 COMB LCCOMB_X32_Y15_N22 1 " "Info: 4: + IC(1.455 ns) + CELL(0.545 ns) = 5.562 ns; Loc. = LCCOMB_X32_Y15_N22; Fanout = 1; COMB Node = 'hasil~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { hasil~124 hasil~125 } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.679 ns) + CELL(0.178 ns) 8.419 ns hasil~126 5 COMB LCCOMB_X16_Y9_N10 1 " "Info: 5: + IC(2.679 ns) + CELL(0.178 ns) = 8.419 ns; Loc. = LCCOMB_X16_Y9_N10; Fanout = 1; COMB Node = 'hasil~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { hasil~125 hasil~126 } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.521 ns) 9.467 ns hasil~127 6 COMB LCCOMB_X16_Y9_N12 1 " "Info: 6: + IC(0.527 ns) + CELL(0.521 ns) = 9.467 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 1; COMB Node = 'hasil~127'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { hasil~126 hasil~127 } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(2.850 ns) 15.022 ns hasil\[22\] 7 PIN PIN_T21 0 " "Info: 7: + IC(2.705 ns) + CELL(2.850 ns) = 15.022 ns; Loc. = PIN_T21; Fanout = 0; PIN Node = 'hasil\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.555 ns" { hasil~127 hasil[22] } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.594 ns ( 30.58 % ) " "Info: Total cell delay = 4.594 ns ( 30.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.428 ns ( 69.42 % ) " "Info: Total interconnect delay = 10.428 ns ( 69.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.022 ns" { divider:pembagian|ParalelRegister:RegisterM|REG[22] hasil~123 hasil~124 hasil~125 hasil~126 hasil~127 hasil[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.022 ns" { divider:pembagian|ParalelRegister:RegisterM|REG[22] {} hasil~123 {} hasil~124 {} hasil~125 {} hasil~126 {} hasil~127 {} hasil[22] {} } { 0.000ns 2.766ns 0.296ns 1.455ns 2.679ns 0.527ns 2.705ns } { 0.000ns 0.322ns 0.178ns 0.545ns 0.178ns 0.521ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.554 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_IN divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl divider:pembagian|ParalelRegister:RegisterM|REG[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.554 ns" { clk {} clk~combout {} divider:pembagian|dividerfsm:FSMDivider|CT_IN {} divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl {} divider:pembagian|ParalelRegister:RegisterM|REG[22] {} } { 0.000ns 0.000ns 0.405ns 4.642ns 1.424ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.022 ns" { divider:pembagian|ParalelRegister:RegisterM|REG[22] hasil~123 hasil~124 hasil~125 hasil~126 hasil~127 hasil[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.022 ns" { divider:pembagian|ParalelRegister:RegisterM|REG[22] {} hasil~123 {} hasil~124 {} hasil~125 {} hasil~126 {} hasil~127 {} hasil[22] {} } { 0.000ns 2.766ns 0.296ns 1.455ns 2.679ns 0.527ns 2.705ns } { 0.000ns 0.322ns 0.178ns 0.545ns 0.178ns 0.521ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Mode\[1\] hasil\[34\] 27.785 ns Longest " "Info: Longest tpd from source pin \"Mode\[1\]\" to destination pin \"hasil\[34\]\" is 27.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns Mode\[1\] 1 CLK PIN_M6 73 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M6; Fanout = 73; CLK Node = 'Mode\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mode[1] } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.178 ns) + CELL(0.461 ns) 8.473 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add0~43 2 COMB LCCOMB_X31_Y16_N26 41 " "Info: 2: + IC(7.178 ns) + CELL(0.461 ns) = 8.473 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 41; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.639 ns" { Mode[1] Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.542 ns) 12.592 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add0~72 3 COMB LCCOMB_X10_Y9_N14 1 " "Info: 3: + IC(3.577 ns) + CELL(0.542 ns) = 12.592 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 1; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add0~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~43 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~72 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(0.521 ns) 15.269 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add0~75 4 COMB LCCOMB_X19_Y14_N18 2 " "Info: 4: + IC(2.156 ns) + CELL(0.521 ns) = 15.269 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add0~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~72 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~75 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.495 ns) 16.992 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~16 5 COMB LCCOMB_X15_Y10_N22 2 " "Info: 5: + IC(1.228 ns) + CELL(0.495 ns) = 16.992 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~75 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~16 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.072 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~18 6 COMB LCCOMB_X15_Y10_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 17.072 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~16 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.152 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~20 7 COMB LCCOMB_X15_Y10_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 17.152 ns; Loc. = LCCOMB_X15_Y10_N26; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~18 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~20 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.232 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~22 8 COMB LCCOMB_X15_Y10_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 17.232 ns; Loc. = LCCOMB_X15_Y10_N28; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~20 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 17.393 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~24 9 COMB LCCOMB_X15_Y10_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.161 ns) = 17.393 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~22 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~24 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.473 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~26 10 COMB LCCOMB_X15_Y9_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 17.473 ns; Loc. = LCCOMB_X15_Y9_N0; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~24 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.553 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~28 11 COMB LCCOMB_X15_Y9_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 17.553 ns; Loc. = LCCOMB_X15_Y9_N2; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~26 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~28 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.633 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~30 12 COMB LCCOMB_X15_Y9_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 17.633 ns; Loc. = LCCOMB_X15_Y9_N4; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~28 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.713 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~32 13 COMB LCCOMB_X15_Y9_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 17.713 ns; Loc. = LCCOMB_X15_Y9_N6; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~30 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~32 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.793 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~34 14 COMB LCCOMB_X15_Y9_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 17.793 ns; Loc. = LCCOMB_X15_Y9_N8; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~32 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~34 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.873 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~36 15 COMB LCCOMB_X15_Y9_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 17.873 ns; Loc. = LCCOMB_X15_Y9_N10; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~34 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~36 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.953 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~38 16 COMB LCCOMB_X15_Y9_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 17.953 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~36 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~38 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 18.127 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~40 17 COMB LCCOMB_X15_Y9_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.174 ns) = 18.127 ns; Loc. = LCCOMB_X15_Y9_N14; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~38 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~40 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.207 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~42 18 COMB LCCOMB_X15_Y9_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 18.207 ns; Loc. = LCCOMB_X15_Y9_N16; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~40 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~42 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.287 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~44 19 COMB LCCOMB_X15_Y9_N18 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 18.287 ns; Loc. = LCCOMB_X15_Y9_N18; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~42 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~44 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.367 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~46 20 COMB LCCOMB_X15_Y9_N20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 18.367 ns; Loc. = LCCOMB_X15_Y9_N20; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~44 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~46 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.447 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~48 21 COMB LCCOMB_X15_Y9_N22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 18.447 ns; Loc. = LCCOMB_X15_Y9_N22; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~46 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~48 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.527 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~50 22 COMB LCCOMB_X15_Y9_N24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 18.527 ns; Loc. = LCCOMB_X15_Y9_N24; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~48 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~50 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.607 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~52 23 COMB LCCOMB_X15_Y9_N26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 18.607 ns; Loc. = LCCOMB_X15_Y9_N26; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~50 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~52 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.687 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~54 24 COMB LCCOMB_X15_Y9_N28 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 18.687 ns; Loc. = LCCOMB_X15_Y9_N28; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~52 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 18.848 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~56 25 COMB LCCOMB_X15_Y9_N30 2 " "Info: 25: + IC(0.000 ns) + CELL(0.161 ns) = 18.848 ns; Loc. = LCCOMB_X15_Y9_N30; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~54 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~56 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.928 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~58 26 COMB LCCOMB_X15_Y8_N0 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 18.928 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~56 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~58 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.008 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~60 27 COMB LCCOMB_X15_Y8_N2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 19.008 ns; Loc. = LCCOMB_X15_Y8_N2; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~58 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.088 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~62 28 COMB LCCOMB_X15_Y8_N4 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 19.088 ns; Loc. = LCCOMB_X15_Y8_N4; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~60 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.168 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~64 29 COMB LCCOMB_X15_Y8_N6 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 19.168 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~62 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~64 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.248 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~66 30 COMB LCCOMB_X15_Y8_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 19.248 ns; Loc. = LCCOMB_X15_Y8_N8; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~64 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~66 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.328 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~68 31 COMB LCCOMB_X15_Y8_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 19.328 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 2; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~66 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~68 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.786 ns Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~69 32 COMB LCCOMB_X15_Y8_N12 1 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 19.786 ns; Loc. = LCCOMB_X15_Y8_N12; Fanout = 1; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:hasil_fix\|Add1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~68 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~69 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.544 ns) 22.472 ns hasil~187 33 COMB LCCOMB_X23_Y16_N10 1 " "Info: 33: + IC(2.142 ns) + CELL(0.544 ns) = 22.472 ns; Loc. = LCCOMB_X23_Y16_N10; Fanout = 1; COMB Node = 'hasil~187'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~69 hasil~187 } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.337 ns) + CELL(2.976 ns) 27.785 ns hasil\[34\] 34 PIN PIN_B7 0 " "Info: 34: + IC(2.337 ns) + CELL(2.976 ns) = 27.785 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'hasil\[34\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { hasil~187 hasil[34] } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.167 ns ( 32.99 % ) " "Info: Total cell delay = 9.167 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.618 ns ( 67.01 % ) " "Info: Total interconnect delay = 18.618 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.785 ns" { Mode[1] Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~43 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~72 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~75 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~16 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~18 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~20 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~22 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~24 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~26 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~28 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~30 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~32 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~34 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~36 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~38 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~40 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~42 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~44 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~46 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~48 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~50 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~52 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~54 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~56 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~58 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~60 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~62 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~64 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~66 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~68 Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~69 hasil~187 hasil[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.785 ns" { Mode[1] {} Mode[1]~combout {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~43 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~72 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add0~75 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~16 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~18 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~20 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~22 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~24 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~26 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~28 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~30 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~32 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~34 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~36 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~38 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~40 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~42 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~44 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~46 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~48 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~50 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~52 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~54 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~56 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~58 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~60 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~62 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~64 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~66 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~68 {} Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1~69 {} hasil~187 {} hasil[34] {} } { 0.000ns 0.000ns 7.178ns 3.577ns 2.156ns 1.228ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.142ns 2.337ns } { 0.000ns 0.834ns 0.461ns 0.542ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.544ns 2.976ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "divider:pembagian\|ParalelRegister:RegisterP\|REG\[21\] input_P\[21\] clk 1.936 ns register " "Info: th for register \"divider:pembagian\|ParalelRegister:RegisterP\|REG\[21\]\" (data pin = \"input_P\[21\]\", clock pin = \"clk\") is 1.936 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.552 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 41 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.879 ns) 2.310 ns divider:pembagian\|dividerfsm:FSMDivider\|CT_IN 2 REG LCFF_X1_Y13_N15 1 " "Info: 2: + IC(0.405 ns) + CELL(0.879 ns) = 2.310 ns; Loc. = LCFF_X1_Y13_N15; Fanout = 1; REG Node = 'divider:pembagian\|dividerfsm:FSMDivider\|CT_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_IN } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.642 ns) + CELL(0.000 ns) 6.952 ns divider:pembagian\|dividerfsm:FSMDivider\|CT_IN~clkctrl 3 COMB CLKCTRL_G2 123 " "Info: 3: + IC(4.642 ns) + CELL(0.000 ns) = 6.952 ns; Loc. = CLKCTRL_G2; Fanout = 123; COMB Node = 'divider:pembagian\|dividerfsm:FSMDivider\|CT_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { divider:pembagian|dividerfsm:FSMDivider|CT_IN divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/kalkulator/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.178 ns) 8.552 ns divider:pembagian\|ParalelRegister:RegisterP\|REG\[21\] 4 REG LCCOMB_X27_Y10_N14 1 " "Info: 4: + IC(1.422 ns) + CELL(0.178 ns) = 8.552 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 1; REG Node = 'divider:pembagian\|ParalelRegister:RegisterP\|REG\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl divider:pembagian|ParalelRegister:RegisterP|REG[21] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 24.36 % ) " "Info: Total cell delay = 2.083 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.469 ns ( 75.64 % ) " "Info: Total interconnect delay = 6.469 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.552 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_IN divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl divider:pembagian|ParalelRegister:RegisterP|REG[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.552 ns" { clk {} clk~combout {} divider:pembagian|dividerfsm:FSMDivider|CT_IN {} divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl {} divider:pembagian|ParalelRegister:RegisterP|REG[21] {} } { 0.000ns 0.000ns 0.405ns 4.642ns 1.422ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.616 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns input_P\[21\] 1 PIN PIN_L1 8 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 8; PIN Node = 'input_P\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_P[21] } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "C:/ITB/semester 3/kalkulator/kalkulator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.322 ns) 2.932 ns Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~101 2 COMB LCCOMB_X16_Y9_N22 4 " "Info: 2: + IC(1.584 ns) + CELL(0.322 ns) = 2.932 ns; Loc. = LCCOMB_X16_Y9_N22; Fanout = 4; COMB Node = 'Pangkat:pangkat_coy\|signed_transfer:unsig_P\|Add0~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { input_P[21] Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~101 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.521 ns) 4.916 ns divider:pembagian\|signed_transfer:unsigned_P\|Add1~40 3 COMB LCCOMB_X24_Y13_N16 1 " "Info: 3: + IC(1.463 ns) + CELL(0.521 ns) = 4.916 ns; Loc. = LCCOMB_X24_Y13_N16; Fanout = 1; COMB Node = 'divider:pembagian\|signed_transfer:unsigned_P\|Add1~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.984 ns" { Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~101 divider:pembagian|signed_transfer:unsigned_P|Add1~40 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.521 ns) 6.616 ns divider:pembagian\|ParalelRegister:RegisterP\|REG\[21\] 4 REG LCCOMB_X27_Y10_N14 1 " "Info: 4: + IC(1.179 ns) + CELL(0.521 ns) = 6.616 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 1; REG Node = 'divider:pembagian\|ParalelRegister:RegisterP\|REG\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { divider:pembagian|signed_transfer:unsigned_P|Add1~40 divider:pembagian|ParalelRegister:RegisterP|REG[21] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/kalkulator/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.390 ns ( 36.12 % ) " "Info: Total cell delay = 2.390 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.226 ns ( 63.88 % ) " "Info: Total interconnect delay = 4.226 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { input_P[21] Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~101 divider:pembagian|signed_transfer:unsigned_P|Add1~40 divider:pembagian|ParalelRegister:RegisterP|REG[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { input_P[21] {} input_P[21]~combout {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~101 {} divider:pembagian|signed_transfer:unsigned_P|Add1~40 {} divider:pembagian|ParalelRegister:RegisterP|REG[21] {} } { 0.000ns 0.000ns 1.584ns 1.463ns 1.179ns } { 0.000ns 1.026ns 0.322ns 0.521ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.552 ns" { clk divider:pembagian|dividerfsm:FSMDivider|CT_IN divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl divider:pembagian|ParalelRegister:RegisterP|REG[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.552 ns" { clk {} clk~combout {} divider:pembagian|dividerfsm:FSMDivider|CT_IN {} divider:pembagian|dividerfsm:FSMDivider|CT_IN~clkctrl {} divider:pembagian|ParalelRegister:RegisterP|REG[21] {} } { 0.000ns 0.000ns 0.405ns 4.642ns 1.422ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { input_P[21] Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~101 divider:pembagian|signed_transfer:unsigned_P|Add1~40 divider:pembagian|ParalelRegister:RegisterP|REG[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { input_P[21] {} input_P[21]~combout {} Pangkat:pangkat_coy|signed_transfer:unsig_P|Add0~101 {} divider:pembagian|signed_transfer:unsigned_P|Add1~40 {} divider:pembagian|ParalelRegister:RegisterP|REG[21] {} } { 0.000ns 0.000ns 1.584ns 1.463ns 1.179ns } { 0.000ns 1.026ns 0.322ns 0.521ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1222 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1222 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 05:43:23 2023 " "Info: Processing ended: Tue Dec 05 05:43:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
