Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.14-s108_1, built Tue Jul 07 07:22:44 PDT 2020
Options: -batch -files /home/david.trevisan/04_mcd/scripts/genus.tcl 
Date:    Thu Jul 10 15:30:06 2025
Host:    eda-27267 (x86_64 w/Linux 5.10.0-9-amd64) (1core*1cpu*1physical cpu*QEMU Virtual CPU version 2.5+ 16384KB) (8148480KB)
PID:     288339
OS:      Unsupported OS as /etc does not have release info

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (14 seconds elapsed).

#@ Processing -files option
@genus 1> source /home/david.trevisan/04_mcd/scripts/genus.tcl
#@ Begin verbose source home/david.trevisan/04_mcd/scripts/genus.tcl
@file(genus.tcl) 5: set param_name "OPSIZE"
@file(genus.tcl) 6: set param_value $env(OPSIZE)
@file(genus.tcl) 8: puts "--- Running synthesis flow for $param_name = $param_value "
--- Running synthesis flow for OPSIZE = 16 
@file(genus.tcl) 16: set output_design_name mcd_$param_name$param_value
@file(genus.tcl) 18: set clock_name CLK
@file(genus.tcl) 19: set reset_name rst_n
@file(genus.tcl) 20: set clock_time 1
@file(genus.tcl) 21: set clk_margin 0.01
@file(genus.tcl) 23: set out_file_list {}
@file(genus.tcl) 35: set drv_cell_name BUF_X8
@file(genus.tcl) 36: set out_load_val  0.006585
@file(genus.tcl) 47: set_db init_lib_search_path libs
  Setting attribute of root '/': 'init_lib_search_path' = libs
@file(genus.tcl) 48: set_db script_search_path libs
  Setting attribute of root '/': 'script_search_path' = libs
@file(genus.tcl) 49: set_db init_hdl_search_path ../code/
  Setting attribute of root '/': 'init_hdl_search_path' = ../code/
@file(genus.tcl) 52: set_db library {stdcells.lib}

  Message Summary for Library stdcells.lib:
  *****************************************
  An unsupported construct was detected in this library. [LBR-40]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'stdcells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFR_X2'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
  Setting attribute of root '/': 'library' = stdcells.lib
@file(genus.tcl) 61: read_hdl -language vhdl divider_ctrl.vhdl
@file(genus.tcl) 62: read_hdl -language vhdl divider_dp.vhdl
@file(genus.tcl) 63: read_hdl -language vhdl divider.vhdl
@file(genus.tcl) 64: read_hdl -language vhdl mcd_ctrl.vhdl
@file(genus.tcl) 65: read_hdl -language vhdl mcd_dp.vhdl
@file(genus.tcl) 66: read_hdl -language vhdl mcd.vhdl
@file(genus.tcl) 67: eval elaborate -parameters "{{${param_name} ${param_value}}}"
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X1' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'CLKGATETST_X8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X1' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'CLKGATE_X8' is a sequential timing arc.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mcd_OPSIZE16' from file '../code/mcd.vhdl'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 's' for entity 'mcd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 's' for entity 'mcd_ctrl'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 's' for entity 'mcd_dp'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 's' for entity 'divider'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 's' for entity 'divider_ctrl'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 's' for entity 'divider_dp'.
Warning : Real value rounded to nearest integral value. [CDFG-371]
        : Real value 96.000000 rounded to nearest integer value 96 in file '../code/divider_dp.vhdl' on line 70.
Warning : Real value rounded to nearest integral value. [CDFG-371]
        : Real value 96.000000 rounded to nearest integer value 96 in file '../code/divider_dp.vhdl' on line 70.
Warning : Real value rounded to nearest integral value. [CDFG-371]
        : Real value 3.807355 rounded to nearest integer value 4 in file '../code/divider_dp.vhdl' on line 70.
Warning : Real value rounded to nearest integral value. [CDFG-371]
        : Real value 3.807355 rounded to nearest integer value 4 in file '../code/divider_dp.vhdl' on line 70.
Warning : Real value rounded to nearest integral value. [CDFG-371]
        : Real value 3.807355 rounded to nearest integer value 4 in file '../code/divider_dp.vhdl' on line 70.
Warning : Real value rounded to nearest integral value. [CDFG-371]
        : Real value 3.807355 rounded to nearest integer value 4 in file '../code/divider_dp.vhdl' on line 70.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mcd_OPSIZE16'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 69: write_hdl > output/$output_design_name.elab.v
@file(genus.tcl) 70: lappend out_file_list output/$output_design_name.elab.v
@file(genus.tcl) 77: set_design_mode -process 40
@file(genus.tcl) 78: set_flow_config design_process_node 40
@file(genus.tcl) 80: report_units
Units
----------------------------------------
LIBRARY                NangateOpenCellLibrary
Time_unit              :1000ps
Capacitive_load_unit   :1.0fF
Resistance_unit        :1kohm
Voltage_unit           :1V
Current_unit           :1mA
Power_unit             :nW 

@file(genus.tcl) 87: create_clock -domain clock_domain1 -name mainclk -period [expr $clock_time - $clk_margin] [get_db ports $clock_name]
@file(genus.tcl) 88: set_clock_uncertainty [expr 0.05 * $clock_time] [get_clocks mainclk]
@file(genus.tcl) 90: set allin [all_inputs]
@file(genus.tcl) 91: set allin [remove_from_collection $allin [get_db ports $clock_name $reset_name]]
@file(genus.tcl) 92: set_input_delay [expr 0.4 * $clock_time] $allin -clock mainclk
@file(genus.tcl) 94: set allout [all_outputs]
@file(genus.tcl) 95: set_output_delay [expr 0.4 * $clock_time] $allout -clock mainclk
@file(genus.tcl) 97: set_drive 0 CLK
@file(genus.tcl) 100: set_driving_cell -cell $drv_cell_name $allin
@file(genus.tcl) 102: set_load $out_load_val $allout
@file(genus.tcl) 109: remove_ideal_network $reset_name
@file(genus.tcl) 111: path_delay -delay [expr 0.9 * $clock_time * 1000] -name reset_delay -from $reset_name
@file(genus.tcl) 113: set_input_delay 0 $reset_name -clock mainclk
@file(genus.tcl) 115: set_drive 0 $reset_name
@file(genus.tcl) 122: set_db net:$output_design_name/load_R_res .preserve true
  Setting attribute of net 'load_R_res': 'preserve' = true
@file(genus.tcl) 123: set_db net:$output_design_name/load_R_A .preserve true
  Setting attribute of net 'load_R_A': 'preserve' = true
@file(genus.tcl) 124: set_db net:$output_design_name/load_R_B .preserve true
  Setting attribute of net 'load_R_B': 'preserve' = true
@file(genus.tcl) 130: set tst_name TST
@file(genus.tcl) 131: set tst_sh_en_name TST_SH_EN
@file(genus.tcl) 132: set tst_datain_name TST_SCAN_IN
@file(genus.tcl) 133: set tst_dataout_name TST_SCAN_OUT
@file(genus.tcl) 138: set_db dft_scan_style muxed_scan
  Setting attribute of root '/': 'dft_scan_style' = muxed_scan
@file(genus.tcl) 139: create_port_bus -input -name $tst_sh_en_name [current_design]
@file(genus.tcl) 140: create_port_bus -input -name $tst_name [current_design]
@file(genus.tcl) 141: define_shift_enable -name test_sh_en -active high -no_ideal $tst_sh_en_name
@file(genus.tcl) 142: define_dft test_mode -name test_tst -active high -no_ideal -test_only $tst_name
@file(genus.tcl) 143: define_test_clock -name testclock -domain domain_1 -period [expr 50 * $clock_time] CLK
@file(genus.tcl) 144: check_dft_rules
  Checking DFT rules for 'mcd_OPSIZE16' module under 'muxed_scan' style

Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 7
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 1
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules: 121
  Percentage of total registers that are scannable: 100%
@file(genus.tcl) 145: report_scan_registers
Reporting registers that pass DFT rules
  CTRL/state_reg[0] 	PASS; Test clock: CLK/rise; 
  CTRL/state_reg[1] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/CTRL/state_reg[0] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/CTRL/state_reg[1] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[0] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[10] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[11] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[12] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[13] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[14] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[15] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[16] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[17] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[18] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[19] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[1] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[20] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[21] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[22] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[23] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[24] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[25] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[26] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[27] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[28] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[29] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[2] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[30] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[31] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[3] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[4] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[5] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[6] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[7] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[8] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_A_reg[9] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[0] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[10] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[11] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[12] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[13] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[14] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[15] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[1] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[2] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[3] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[4] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[5] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[6] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[7] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[8] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_B_reg[9] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_cnt_reg[0] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_cnt_reg[1] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_cnt_reg[2] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_cnt_reg[3] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_cnt_reg[4] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[0] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[10] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[11] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[12] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[13] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[14] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[15] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[1] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[2] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[3] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[4] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[5] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[6] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[7] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[8] 	PASS; Test clock: CLK/rise; 
  DP/DIV1/DP/R_res_reg[9] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[0] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[10] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[11] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[12] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[13] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[14] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[15] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[1] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[2] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[3] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[4] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[5] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[6] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[7] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[8] 	PASS; Test clock: CLK/rise; 
  DP/R_A_reg[9] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[0] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[10] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[11] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[12] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[13] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[14] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[15] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[1] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[2] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[3] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[4] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[5] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[6] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[7] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[8] 	PASS; Test clock: CLK/rise; 
  DP/R_B_reg[9] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[0] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[10] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[11] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[12] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[13] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[14] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[15] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[1] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[2] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[3] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[4] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[5] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[6] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[7] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[8] 	PASS; Test clock: CLK/rise; 
  DP/R_res_reg[9] 	PASS; Test clock: CLK/rise; 
Reporting registers that fail DFT rules
Reporting registers that are preserved or marked dont-scan
Reporting registers that are marked Abstract Segment Dont Scan
Reporting registers that are part of shift register segments
Reporting registers that are identified as lockup elements
Reporting registers that are level-sensitive elements
Reporting misc. non-scan registers
Summary: 
Total registers that pass DFT rules: 121
Total registers that fail DFT rules: 0
Total registers that are marked preserved or dont-scan: 0
Total registers that are marked Abstract Segment dont-scan: 0
Total registers that are part of shift register segments: 0
Total registers that are lockup elements: 0
Total registers that are level-sensitive: 0
Total registers that are misc. non-scan: 0

@file(genus.tcl) 147: create_port_bus -input -name $tst_datain_name [current_design]
@file(genus.tcl) 148: create_port_bus -output -name $tst_dataout_name [current_design]
@file(genus.tcl) 149: define_dft scan_chain -name tst_scan_chain -sdi $tst_datain_name -sdo $tst_dataout_name
@file(genus.tcl) 151: report dft_setup

Design Name
===========
    mcd_OPSIZE16

Scan Style
==========
    muxed_scan
Design has a valid DFT rule check status

Global Constraints
==================
    Minimum number of scan chains: no_value
    Maximum length of scan chains: no_value
    Lock-up element type: preferred_level_sensitive
    Mix clock edges in scan chain: false
    Prefix for unnamed scan objects: DFT_

Test signal objects
===================
    shift_enable: 
          object name: test_sh_en 
          pin name: TST_SH_EN 
          hookup_pin: TST_SH_EN 
          hookup_polarity: non_inverted 
          function: shift_enable 
          active: high 
          ideal: false 
          user defined: true

    test_mode: 
          object name: test_tst 
          pin name: TST 
          hookup_pin: TST 
          hookup_polarity: non_inverted 
          function: test_mode 
          active: high 
          ideal: false 
          user defined: true

    test_mode: 
          object name: rst_n 
          pin name: rst_n 
          hookup_pin: rst_n 
          hookup_polarity: non_inverted 
          function: async_set_reset 
          active: high 
          ideal: false 
          user defined: false


Test clock objects
==================
    test_clock:
          object name: testclock 
          test_clock_domain: domain_1 
          user defined: true 
          source: CLK  
          root source: CLK  
          root source polarity: non_inverting
          hookup_pin: CLK 
          period: 50.0


DFT controllable objects
========================

DFT don't scan objects
======================

DFT abstract don't scan objects
===============================

DFT scan segment constraints
============================

DFT scan chain constraints
==========================
    User Chain: 
          object name: tst_scan_chain 
          scan-in: TST_SCAN_IN 
          scan-in hookup_pin: TST_SCAN_IN
          scan-out: TST_SCAN_OUT 
          scan-out hookup_pin: TST_SCAN_OUT
          shared out: false 
          shift_enable object name: none
          max length: no_value
          complete: false


DFT actual scan chains
======================
@file(genus.tcl) 152: connect_scan_chains -chains tst_scan_chain [current_design]
  Starting DFT Scan Configuration for module 'mcd_OPSIZE16' in 'normal' mode, with physical flow OFF 
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[0]
        : To convert the non-scan flops which pass the DFT rule checks to scan flops for DFT, run the convert_to_scan command prior to building the scan chains.
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[1]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[2]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[3]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[4]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[5]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[6]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[7]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[8]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[9]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[10]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[11]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[12]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[13]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[14]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_A_reg[15]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_B_reg[0]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_B_reg[1]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_B_reg[2]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : DP/R_B_reg[3]
Warning : Could not connect scan chains. [DFT-415]
        : No registers are available to connect into scan chains.
        : Check if the status of the flops indicates they failed the DFT rule checker or were marked dont scan. If the flops passed the DFT rule checker, check if they are part of a preserved module. Also check to see if all the elements have been assigned to a configuration mode in which case rerun the command using the -dft_configuration_mode option. Lastly, check if the flops were already connected.
Mapping DFT logic introduced by scan chain connection...

Mapping DFT logic done.
@file(genus.tcl) 154: set_input_delay 0 $tst_name -clock mainclk
@file(genus.tcl) 155: set_input_delay 0 $tst_sh_en_name -clock mainclk
@file(genus.tcl) 156: set_input_delay 0 $tst_datain_name -clock mainclk
@file(genus.tcl) 157: set_output_delay 0 $tst_dataout_name -clock mainclk
@file(genus.tcl) 158: set_driving_cell -cell $drv_cell_name $tst_name $tst_sh_en_name $tst_datain_name
@file(genus.tcl) 159: set_load $out_load_val $tst_dataout_name
@file(genus.tcl) 166: syn_generic
Info    : Pin/ port would be skipped from undriven handling (controlled by root attribute "hdl_unconnected_value"). [ELABUTL-135]
        : Port 'TST_SCAN_OUT' in module 'mcd_OPSIZE16'
## library domain: _default_ typical gate delay: 104.3 ps std_slew: 4.4 ps std_load: 4.1 fF
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mcd_OPSIZE16' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Processing pre-genopt PAS flow...
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: mcd_OPSIZE16, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: mcd_OPSIZE16, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: mcd_OPSIZE16, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
new_area=2391150  new_slack=-167.90  new_is_better=1
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'mcd_OPSIZE16':
          sop(1) 
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'z'.
        : For the preserved net, ungroup prefix string is used only during name conflict.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mcd_OPSIZE16'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(1)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_158'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_158'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mcd_OPSIZE16'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: mcd_OPSIZE16, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: mcd_OPSIZE16, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:15)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.024s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                  Message Text                                                                                    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    4 |Processing multi-dimensional arrays.                                                                                                                                              |
| CDFG-371    |Warning |    6 |Real value rounded to nearest integral value.                                                                                                                                     |
| CDFG-738    |Info    |   30 |Common subexpression eliminated.                                                                                                                                                  |
| CDFG-739    |Info    |   30 |Common subexpression kept.                                                                                                                                                        |
| CDFG-769    |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                              |
| CWD-19      |Info    |   44 |An implementation was inferred.                                                                                                                                                   |
| DFT-100     |Info    |    6 |Added DFT object.                                                                                                                                                                 |
| DFT-151     |Info    |    1 |Added scan chain.                                                                                                                                                                 |
| DFT-303     |Info    |    1 |Auto detection of Async control signal. By default, all Async set and reset control signals of flops are identified automatically and an automatically generated test signal is   |
|             |        |      | added to the DFT setup, if no test signal is defined for them, yet.                                                                                                              |
|             |        |      |If you do not want Async set and reset signals to be defined as test signals automatically, set the attribute dft_identify_test_signals to false.                                 |
| DFT-415     |Warning |    1 |Could not connect scan chains.                                                                                                                                                    |
|             |        |      |Check if the status of the flops indicates they failed the DFT rule checker or were marked dont scan. If the flops passed the DFT rule checker, check if they are part of a       |
|             |        |      | preserved module. Also check to see if all the elements have been assigned to a configuration mode in which case rerun the command using the -dft_configuration_mode option.     |
|             |        |      | Lastly, check if the flops were already connected.                                                                                                                               |
| DFT-512     |Warning |  121 |The non-scan flop is not included in a scan chain.                                                                                                                                |
|             |        |      |To convert the non-scan flops which pass the DFT rule checks to scan flops for DFT, run the convert_to_scan command prior to building the scan chains.                            |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                        |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                   |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                             |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                        |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                     |
| DPOPT-10    |Info    |    3 |Optimized a mux chain.                                                                                                                                                            |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                               |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                                                            |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                          |
| ELAB-5      |Info    |    6 |Binding to architecture.                                                                                                                                                          |
| ELABUTL-135 |Info    |    1 |Pin/ port would be skipped from undriven handling (controlled by root attribute "hdl_unconnected_value").                                                                         |
| GLO-34      |Info    |    3 |Deleting instances not driving any primary outputs.                                                                                                                               |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the   |
|             |        |      | list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see    |
|             |        |      | the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                 |
| GLO-51      |Info    |    3 |Hierarchical instance automatically ungrouped.                                                                                                                                    |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to    |
|             |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                      |
| LBR-9       |Warning |   16 |Library cell has no output pins defined.                                                                                                                                          |
|             |        |      |Add the missing output pin(s)                                                                                                                                                     |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is  |
|             |        |      | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it |
|             |        |      | will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The   |
|             |        |      | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                   |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                               |
| LBR-40      |Info    |    1 |An unsupported construct was detected in this library.                                                                                                                            |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                 |
| LBR-64      |Warning |    1 |Malformed test_cell.                                                                                                                                                              |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.                                             |
| LBR-76      |Warning |    8 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as      |
|             |        |      | unusable.                                                                                                                                                                        |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have                    |
|             |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                                                                                                             |
| LBR-81      |Warning |   11 |Non-monotonic wireload model found.                                                                                                                                               |
|             |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.                          |
| LBR-155     |Info    |    1 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                          |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                   |
| LBR-162     |Info    |   15 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                           |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                          |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                                                                              |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)   |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                    |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                      |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                     |
| TUI-31      |Warning |    1 |Obsolete command.                                                                                                                                                                 |
|             |        |      |This command is no longer supported.                                                                                                                                              |
| TUI-32      |Warning |    1 |This attribute will be obsolete in a next major release.                                                                                                                          |
| TUI-75      |Warning |    1 |Preserved net is not renamed during ungroup.                                                                                                                                      |
|             |        |      |For the preserved net, ungroup prefix string is used only during name conflict.                                                                                                   |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing post-genopt PAS flow...
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 1 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|1] ...
new_area=797050  new_slack=-211.20  new_is_better=0
new_area=797050  new_slack=-276.60  new_is_better=0
new_area=23911500  new_slack=-857.70  new_is_better=1
new_area=39055450  new_slack=-800.50  new_is_better=1
new_area=797050  new_slack=874.00  new_is_better=0
new_area=797050  new_slack=1.90  new_is_better=0
new_area=251867800  new_slack=-3748.40  new_is_better=0
new_area=24708550  new_slack=-769.30  new_is_better=0
new_area=828932000  new_slack=-856.30  new_is_better=0
new_area=797050  new_slack=874.00  new_is_better=0
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                                                                     Message Text                                                                                      |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info    |    2 |A datapath component has been ungrouped.                                                                                                                                               |
| GLO-51 |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                         |
|        |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. |
|        |        |      | You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                   |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                                 |
|        |        |      |The requested number of cpus are not available on machine.                                                                                                                             |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'mainclk' target slack: -4071 ps
Target path end-point (Pin: DP/R_B_reg[15]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   105        100.0
Excluded from State Retention     105        100.0
    - Will not convert            105        100.0
      - Preserved                   0          0.0
      - Power intent excluded     105        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 12, CPU_Time 5.0
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) | 100.0(100.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) | 100.0(100.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       709      1804       431
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       961      1969       473
##>G:Misc                              12
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       12
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mcd_OPSIZE16' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 167: write_hdl > output/$output_design_name.syn_generic.v
Warning : Detected one or more Complex boolean function primitives. [VRO-22]
        : Detected complex boolean function primitives.
        : Complex boolean function primitive is one whose representation requires multiple boolean verilog primitives.This increases number of gate instances in written out verilog netlist. If this netlist is used further, it can potentially impact QOR.
@file(genus.tcl) 168: lappend out_file_list output/$output_design_name.syn_generic.v
@file(genus.tcl) 175: syn_map
## library domain: _default_ typical gate delay: 104.3 ps std_slew: 4.4 ps std_load: 4.1 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'mcd_OPSIZE16' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) | 100.0(100.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) | 100.0(100.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 1 cpu machine.
 
Global mapping target info
==========================
Cost Group 'mainclk' target slack: -4071 ps
Target path end-point (Pin: DP/R_B_reg[15]/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1267      -94 
            Worst cost_group: mainclk, WNS: -94.3
            Path: DP/R_B_reg[15]/CK --> DP/DIV1_DP_R_B_reg[0]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       mainclk             -4071      -94     +79%      990 

 
Global incremental target info
==============================
Cost Group 'mainclk' target slack:   -74 ps
Target path end-point (Pin: DP/DIV1_DP_R_B_reg[15]/D (SDFFR_X1/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                    Message Text                                                                                     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info    |   10 |Resetting power analysis results.                                                                                                                                                    |
|          |        |      |All computed switching activities are removed.                                                                                                                                       |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                         |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                               |
|          |        |      |The requested number of cpus are not available on machine.                                                                                                                           |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                                                   |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                                             |
| VRO-22   |Warning |  412 |Detected one or more Complex boolean function primitives.                                                                                                                            |
|          |        |      |Complex boolean function primitive is one whose representation requires multiple boolean verilog primitives.This increases number of gate instances in written out verilog netlist.  |
|          |        |      | If this netlist is used further, it can potentially impact QOR.                                                                                                                     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1246      -78 
            Worst cost_group: mainclk, WNS: -78.1
            Path: DP/R_B_reg[15]/CK --> DP/DIV1_DP_R_B_reg[0]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       mainclk               -74      -78      +0%      990 

 
Scan synthesis status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 scan_map                   1246      -78 
            Worst cost_group: mainclk, WNS: -78.1
            Path: DP/R_B_reg[15]/CK --> DP/DIV1_DP_R_B_reg[0]/D

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   105        100.0
Excluded from State Retention     105        100.0
    - Will not convert            105        100.0
      - Preserved                   0          0.0
      - Power intent excluded     105        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 18, CPU_Time 8.999998000000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) |  35.7( 40.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:38) |  00:00:08(00:00:18) |  64.3( 60.0) |   15:30:54 (Jul10) |  457.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Multiple LEC pin constraints added to the dofile. [CFM-209]
        : Multiple LEC pin constraints are added for the golden design in LEC script 'fv/mcd_OPSIZE16/rtl_to_fv_map.do'.
        : The constraints needed to disable test mode are not trivial. It is possible that some valid functional modes will be excluded from the formal verification process. Review the constraints to ensure they are all expected and appropriate.
Warning : Multiple LEC pin constraints added to the dofile. [CFM-209]
        : Multiple LEC pin constraints are added for the revised design in LEC script 'fv/mcd_OPSIZE16/rtl_to_fv_map.do'.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/mcd_OPSIZE16/fv_map.fv.json' for netlist 'fv/mcd_OPSIZE16/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/mcd_OPSIZE16/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) |  33.3( 38.7) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:38) |  00:00:08(00:00:18) |  60.0( 58.1) |   15:30:54 (Jul10) |  457.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:01(00:00:01) |   6.7(  3.2) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) |  33.3( 38.7) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:38) |  00:00:08(00:00:18) |  60.0( 58.1) |   15:30:54 (Jul10) |  457.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:01(00:00:01) |   6.7(  3.2) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:mcd_OPSIZE16 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) |  33.3( 38.7) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:38) |  00:00:08(00:00:18) |  60.0( 58.1) |   15:30:54 (Jul10) |  457.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:01(00:00:01) |   6.7(  3.2) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1272      -97     -4679         0       18
            Worst cost_group: mainclk, WNS: -97.6
            Path: DP/R_B_reg[15]/CK --> DP/R_B_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1272      -97     -4679         0       18
            Worst cost_group: mainclk, WNS: -97.6
            Path: DP/R_B_reg[15]/CK --> DP/R_B_reg[0]/D
 incr_delay                 1290      -17      -668         0       10
            Worst cost_group: mainclk, WNS: -17.6
            Path: DP/R_A_reg[15]/CK --> DP/R_B_reg[0]/D
 incr_delay                 1290      -15      -583         0       10
            Worst cost_group: mainclk, WNS: -15.7
            Path: DP/R_A_reg[15]/CK --> DP/R_B_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        49  (        3 /        3 )  0.09
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        62  (        8 /       12 )  0.08
   plc_laf_lo_st        45  (        0 /        0 )  0.00
       plc_lo_st        45  (        0 /        0 )  0.00
        mb_split        45  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   1290      -15      -583         0       10
            Worst cost_group: mainclk, WNS: -15.7
            Path: DP/R_A_reg[15]/CK --> DP/R_B_reg[0]/D
 incr_tns                   1289       -1       -22         0       10
            Worst cost_group: mainclk, WNS: -1.6
            Path: DP/R_A_reg[15]/CK --> DP/R_B_reg[0]/D
 incr_tns                   1289       -1       -22         0       10
            Worst cost_group: mainclk, WNS: -1.6
            Path: DP/R_A_reg[15]/CK --> DP/R_B_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        85  (        1 /        1 )  0.19
   plc_laf_lo_st        84  (        0 /        0 )  0.00
       plc_lo_st        84  (        0 /        0 )  0.00
            fopt        84  (        0 /        0 )  0.01
       crit_dnsz        11  (        5 /        5 )  0.01
             dup        79  (        1 /        1 )  0.00
        setup_dn        78  (        0 /        0 )  0.00
        mb_split        78  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) |  33.3( 37.5) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:38) |  00:00:08(00:00:18) |  60.0( 56.2) |   15:30:54 (Jul10) |  457.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:01(00:00:01) |   6.7(  3.1) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:40) |  00:00:00(00:00:01) |   0.0(  3.1) |   15:30:56 (Jul10) |  457.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:24 (Jul10) |  431.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:05(00:00:12) |  33.3( 37.5) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:36 (Jul10) |  473.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:38) |  00:00:08(00:00:18) |  60.0( 56.2) |   15:30:54 (Jul10) |  457.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:01(00:00:01) |   6.7(  3.1) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:55 (Jul10) |  457.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:40) |  00:00:00(00:00:01) |   0.0(  3.1) |   15:30:56 (Jul10) |  457.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:30:56 (Jul10) |  457.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       961      1969       473
##>M:Pre Cleanup                        0         -         -       961      1969       473
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       669      1272       457
##>M:Const Prop                         0       -97      4679       669      1272       457
##>M:Cleanup                            1        -1        22       685      1289       457
##>M:MBCI                               0         -         -       685      1289       457
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              18
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       20
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mcd_OPSIZE16'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 176: write_hdl > output/$output_design_name.syn_map.v
@file(genus.tcl) 177: lappend out_file_list output/$output_design_name.syn_map.v
@file(genus.tcl) 184: connect_scan_chains -chains tst_scan_chain [current_design]
  Starting DFT Scan Configuration for module 'mcd_OPSIZE16' in 'normal' mode, with physical flow OFF 
  Configuring 1 chains for 105 scan f/f 
  Configured 1 chains for Domain: 'domain_1', edge: 'rising'
  	 tst_scan_chain (TST_SCAN_IN -> TST_SCAN_OUT) has 105 registers; Domain:domain_1, edge: rising
  Processing 1 scan chains in 'muxed_scan' style.
  Default shift enable signal is 'test_sh_en': 'port:mcd_OPSIZE16/TST_SH_EN' active high.
Mapping DFT logic introduced by scan chain connection...

Mapping DFT logic done.
@file(genus.tcl) 186: report dft_chains
Reporting 1 scan chain (muxed_scan)
 
Chain 1: tst_scan_chain 
  scan_in:      TST_SCAN_IN 
  scan_out:     TST_SCAN_OUT   
  shift_enable: TST_SH_EN (active high) 
  clock_domain: domain_1 (edge: rise)
  length: 105
    bit 1 	CTRL/state_reg[0]  <CLK (rise)>  
    bit 2 	CTRL/state_reg[1]  <CLK (rise)>  
    bit 3 	DP/DIV1_CTRL_state_reg[0]  <CLK (rise)>  
    bit 4 	DP/DIV1_CTRL_state_reg[1]  <CLK (rise)>  
    bit 5 	DP/DIV1_DP_R_A_reg[0]  <CLK (rise)>  
    bit 6 	DP/DIV1_DP_R_A_reg[1]  <CLK (rise)>  
    bit 7 	DP/DIV1_DP_R_A_reg[2]  <CLK (rise)>  
    bit 8 	DP/DIV1_DP_R_A_reg[3]  <CLK (rise)>  
    bit 9 	DP/DIV1_DP_R_A_reg[4]  <CLK (rise)>  
    bit 10 	DP/DIV1_DP_R_A_reg[5]  <CLK (rise)>  
    bit 11 	DP/DIV1_DP_R_A_reg[6]  <CLK (rise)>  
    bit 12 	DP/DIV1_DP_R_A_reg[7]  <CLK (rise)>  
    bit 13 	DP/DIV1_DP_R_A_reg[8]  <CLK (rise)>  
    bit 14 	DP/DIV1_DP_R_A_reg[9]  <CLK (rise)>  
    bit 15 	DP/DIV1_DP_R_A_reg[10]  <CLK (rise)>  
    bit 16 	DP/DIV1_DP_R_A_reg[11]  <CLK (rise)>  
    bit 17 	DP/DIV1_DP_R_A_reg[12]  <CLK (rise)>  
    bit 18 	DP/DIV1_DP_R_A_reg[13]  <CLK (rise)>  
    bit 19 	DP/DIV1_DP_R_A_reg[14]  <CLK (rise)>  
    bit 20 	DP/DIV1_DP_R_A_reg[15]  <CLK (rise)>  
    bit 21 	DP/DIV1_DP_R_A_reg[16]  <CLK (rise)>  
    bit 22 	DP/DIV1_DP_R_A_reg[17]  <CLK (rise)>  
    bit 23 	DP/DIV1_DP_R_A_reg[18]  <CLK (rise)>  
    bit 24 	DP/DIV1_DP_R_A_reg[19]  <CLK (rise)>  
    bit 25 	DP/DIV1_DP_R_A_reg[20]  <CLK (rise)>  
    bit 26 	DP/DIV1_DP_R_A_reg[21]  <CLK (rise)>  
    bit 27 	DP/DIV1_DP_R_A_reg[22]  <CLK (rise)>  
    bit 28 	DP/DIV1_DP_R_A_reg[23]  <CLK (rise)>  
    bit 29 	DP/DIV1_DP_R_A_reg[24]  <CLK (rise)>  
    bit 30 	DP/DIV1_DP_R_A_reg[25]  <CLK (rise)>  
    bit 31 	DP/DIV1_DP_R_A_reg[26]  <CLK (rise)>  
    bit 32 	DP/DIV1_DP_R_A_reg[27]  <CLK (rise)>  
    bit 33 	DP/DIV1_DP_R_A_reg[28]  <CLK (rise)>  
    bit 34 	DP/DIV1_DP_R_A_reg[29]  <CLK (rise)>  
    bit 35 	DP/DIV1_DP_R_A_reg[30]  <CLK (rise)>  
    bit 36 	DP/DIV1_DP_R_A_reg[31]  <CLK (rise)>  
    bit 37 	DP/DIV1_DP_R_B_reg[0]  <CLK (rise)>  
    bit 38 	DP/DIV1_DP_R_B_reg[1]  <CLK (rise)>  
    bit 39 	DP/DIV1_DP_R_B_reg[2]  <CLK (rise)>  
    bit 40 	DP/DIV1_DP_R_B_reg[3]  <CLK (rise)>  
    bit 41 	DP/DIV1_DP_R_B_reg[4]  <CLK (rise)>  
    bit 42 	DP/DIV1_DP_R_B_reg[5]  <CLK (rise)>  
    bit 43 	DP/DIV1_DP_R_B_reg[6]  <CLK (rise)>  
    bit 44 	DP/DIV1_DP_R_B_reg[7]  <CLK (rise)>  
    bit 45 	DP/DIV1_DP_R_B_reg[8]  <CLK (rise)>  
    bit 46 	DP/DIV1_DP_R_B_reg[9]  <CLK (rise)>  
    bit 47 	DP/DIV1_DP_R_B_reg[10]  <CLK (rise)>  
    bit 48 	DP/DIV1_DP_R_B_reg[11]  <CLK (rise)>  
    bit 49 	DP/DIV1_DP_R_B_reg[12]  <CLK (rise)>  
    bit 50 	DP/DIV1_DP_R_B_reg[13]  <CLK (rise)>  
    bit 51 	DP/DIV1_DP_R_B_reg[14]  <CLK (rise)>  
    bit 52 	DP/DIV1_DP_R_B_reg[15]  <CLK (rise)>  
    bit 53 	DP/DIV1_DP_R_cnt_reg[0]  <CLK (rise)>  
    bit 54 	DP/DIV1_DP_R_cnt_reg[1]  <CLK (rise)>  
    bit 55 	DP/DIV1_DP_R_cnt_reg[2]  <CLK (rise)>  
    bit 56 	DP/DIV1_DP_R_cnt_reg[3]  <CLK (rise)>  
    bit 57 	DP/DIV1_DP_R_cnt_reg[4]  <CLK (rise)>  
    bit 58 	DP/R_A_reg[0]  <CLK (rise)>  
    bit 59 	DP/R_A_reg[1]  <CLK (rise)>  
    bit 60 	DP/R_A_reg[2]  <CLK (rise)>  
    bit 61 	DP/R_A_reg[3]  <CLK (rise)>  
    bit 62 	DP/R_A_reg[4]  <CLK (rise)>  
    bit 63 	DP/R_A_reg[5]  <CLK (rise)>  
    bit 64 	DP/R_A_reg[6]  <CLK (rise)>  
    bit 65 	DP/R_A_reg[7]  <CLK (rise)>  
    bit 66 	DP/R_A_reg[8]  <CLK (rise)>  
    bit 67 	DP/R_A_reg[9]  <CLK (rise)>  
    bit 68 	DP/R_A_reg[10]  <CLK (rise)>  
    bit 69 	DP/R_A_reg[11]  <CLK (rise)>  
    bit 70 	DP/R_A_reg[12]  <CLK (rise)>  
    bit 71 	DP/R_A_reg[13]  <CLK (rise)>  
    bit 72 	DP/R_A_reg[14]  <CLK (rise)>  
    bit 73 	DP/R_A_reg[15]  <CLK (rise)>  
    bit 74 	DP/R_B_reg[0]  <CLK (rise)>  
    bit 75 	DP/R_B_reg[1]  <CLK (rise)>  
    bit 76 	DP/R_B_reg[2]  <CLK (rise)>  
    bit 77 	DP/R_B_reg[3]  <CLK (rise)>  
    bit 78 	DP/R_B_reg[4]  <CLK (rise)>  
    bit 79 	DP/R_B_reg[5]  <CLK (rise)>  
    bit 80 	DP/R_B_reg[6]  <CLK (rise)>  
    bit 81 	DP/R_B_reg[7]  <CLK (rise)>  
    bit 82 	DP/R_B_reg[8]  <CLK (rise)>  
    bit 83 	DP/R_B_reg[9]  <CLK (rise)>  
    bit 84 	DP/R_B_reg[10]  <CLK (rise)>  
    bit 85 	DP/R_B_reg[11]  <CLK (rise)>  
    bit 86 	DP/R_B_reg[12]  <CLK (rise)>  
    bit 87 	DP/R_B_reg[13]  <CLK (rise)>  
    bit 88 	DP/R_B_reg[14]  <CLK (rise)>  
    bit 89 	DP/R_B_reg[15]  <CLK (rise)>  
    bit 90 	DP/R_res_reg[0]  <CLK (rise)>  
    bit 91 	DP/R_res_reg[1]  <CLK (rise)>  
    bit 92 	DP/R_res_reg[2]  <CLK (rise)>  
    bit 93 	DP/R_res_reg[3]  <CLK (rise)>  
    bit 94 	DP/R_res_reg[4]  <CLK (rise)>  
    bit 95 	DP/R_res_reg[5]  <CLK (rise)>  
    bit 96 	DP/R_res_reg[6]  <CLK (rise)>  
    bit 97 	DP/R_res_reg[7]  <CLK (rise)>  
    bit 98 	DP/R_res_reg[8]  <CLK (rise)>  
    bit 99 	DP/R_res_reg[9]  <CLK (rise)>  
    bit 100 	DP/R_res_reg[10]  <CLK (rise)>  
    bit 101 	DP/R_res_reg[11]  <CLK (rise)>  
    bit 102 	DP/R_res_reg[12]  <CLK (rise)>  
    bit 103 	DP/R_res_reg[13]  <CLK (rise)>  
    bit 104 	DP/R_res_reg[14]  <CLK (rise)>  
    bit 105 	DP/R_res_reg[15]  <CLK (rise)>  
------------------------

@file(genus.tcl) 187: write_hdl > output/$output_design_name.dft.v
@file(genus.tcl) 188: lappend out_file_list output/$output_design_name.dft.v
@file(genus.tcl) 194: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mcd_OPSIZE16' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  1289       -1       -22         0       10
            Worst cost_group: mainclk, WNS: -1.6
            Path: DP/R_A_reg[15]/CK --> DP/R_B_reg[0]/D
-------------------------------------------------------------------------------
 const_prop                 1289       -1       -22         0       10
            Worst cost_group: mainclk, WNS: -1.6
            Path: DP/R_A_reg[15]/CK --> DP/R_B_reg[0]/D
-------------------------------------------------------------------------------
 hi_fo_buf                  1289       -1       -22         0       10
            Worst cost_group: mainclk, WNS: -1.6
            Path: DP/R_A_reg[15]/CK --> DP/R_B_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1289       -1       -22         0       10
            Worst cost_group: mainclk, WNS: -1.6
            Path: DP/R_A_reg[15]/CK --> DP/R_B_reg[0]/D
 incr_delay                 1283        0         0         0       10

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        44  (        3 /        3 )  0.17
       crit_upsz        41  (        0 /        0 )  0.09
       crit_slew        41  (        0 /        0 )  0.06
        setup_dn        41  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        41  (        0 /        0 )  0.00
    plc_st_fence        41  (        0 /        0 )  0.00
        plc_star        41  (        0 /        0 )  0.00
      plc_laf_st        41  (        0 /        0 )  0.00
 plc_laf_st_fence        41  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        41  (        0 /        0 )  0.00
       plc_lo_st        41  (        0 /        0 )  0.00
            fopt        41  (        0 /        0 )  0.00
       crit_swap        41  (        0 /        0 )  0.01
       mux2_swap        41  (        0 /        0 )  0.00
       crit_dnsz         3  (        1 /        1 )  0.01
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1283        0         0         0       10

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap               1286        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
      drc_buf_sp         2  (        0 /        1 )  0.00
        drc_bufs         2  (        1 /        1 )  0.02
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1286        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1286        0         0         0        0
 undup                      1284        0         0         0        0
 rem_buf                    1271        0         0         0        0
 rem_inv                    1227        0         0         0        0
 merge_bi                   1227        0         0         0        0
 io_phase                   1225        0         0         0        0
 gate_comp                  1225        0         0         0        0
 glob_area                  1221        0         0         0        0
 area_down                  1217        0         0         0        0
 rem_buf                    1217        0         0         0        0
 rem_inv                    1216        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.01
         rem_buf        15  (       13 /       13 )  0.05
         rem_inv        75  (       73 /       74 )  0.33
        merge_bi         6  (        1 /        4 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         2  (        2 /        2 )  0.01
       gate_comp         5  (        1 /        1 )  0.07
       gcomp_mog         2  (        0 /        0 )  0.03
       glob_area        18  (        6 /       18 )  0.02
       area_down         8  (        2 /        2 )  0.06
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         2  (        1 /        1 )  0.01
         rem_inv         2  (        1 /        1 )  0.01
        merge_bi         5  (        0 /        5 )  0.04
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1216        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1216        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1216        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1216        0         0         0        0
 undup                      1215        0         0         0        0
 merge_bi                   1215        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.01
         rem_buf         1  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         6  (        1 /        6 )  0.04
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         4  (        0 /        0 )  0.07
       gcomp_mog         2  (        0 /        0 )  0.03
       glob_area        15  (        0 /       15 )  0.01
       area_down         7  (        0 /        0 )  0.05
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1215        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1215        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                                                    Message Text                                                                                      |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                                                                                                         |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                                                                                                                |
| CFM-209 |Warning |    2 |Multiple LEC pin constraints added to the dofile.                                                                                                                                     |
|         |        |      |The constraints needed to disable test mode are not trivial. It is possible that some valid functional modes will be excluded from the formal verification process. Review the        |
|         |        |      | constraints to ensure they are all expected and appropriate.                                                                                                                         |
| DFT-100 |Info    |    4 |Added DFT object.                                                                                                                                                                     |
| GLO-51  |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                        |
|         |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to        |
|         |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                          |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                                                                                                                     |
|         |        |      |All computed switching activities are removed.                                                                                                                                        |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                                                                                                         |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                                                                                                             |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mcd_OPSIZE16'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 195: write_hdl > output/$output_design_name.syn_opt.v
@file(genus.tcl) 196: lappend out_file_list output/$output_design_name.syn_opt.v
@file(genus.tcl) 203: report_timing > output/$output_design_name.timing_report.txt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'mcd_OPSIZE16'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 204: lappend out_file_list output/$output_design_name.timing_report.txt
@file(genus.tcl) 205: check_timing_intent > output/$output_design_name.timing_intent.txt
@file(genus.tcl) 206: lappend out_file_list output/$output_design_name.timing_intent.txt
@file(genus.tcl) 208: report_area > output/$output_design_name.area.txt
@file(genus.tcl) 209: lappend out_file_list output/$output_design_name.area.txt
@file(genus.tcl) 212: read_saif ../simul.rtl/$output_design_name.saif
Info    : Joules engine is used. [RPT-16]
        : Joules parser is being used for the command read_saif.
Info   : STIM-0001 [StimInfo] read_stimulus effective options 
       : -file : ../simul.rtl/mcd_OPSIZE16.saif
       : -format : saif
Info   : STIM-0001 Design top is mcd_OPSIZE16
Info   : STIM-0014 [StimInfo] Auto determined DUT instance /DUT for design root
       : /designs/mcd_OPSIZE16.
Info   : STIM-0001 Started reading input stimulus file
       : ../simul.rtl/mcd_OPSIZE16.saif
Info   : STIM-0001 Found top instance /DUT
Info   : STIM-0001 [StimInfo] Read Stimulus Progress Report :   0%   1%   2%   3%   4% 100%
Info   : STIM-0007 [StimInfo] Stored stimulus information '/stim#1' in SDB.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.01240 on undriven hierarchical pin ready.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.01215 on undriven hierarchical pin ready.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.98760 on undriven hierarchical pin sel_R_res.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.01215 on undriven hierarchical pin sel_R_res.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.00000 on undriven hierarchical pin div1_abort.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.00000 on undriven hierarchical pin div1_abort.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting probability 0.98760 on undriven hierarchical pin sel_R_A.
Warning : The asserted TCF on an undriven hierarchical pin will not be used for TCF propagation. [TUI-94]
        : Asserting toggle rate 0.01215 on undriven hierarchical pin sel_R_A.
--------------------------- Annotation Report ---------------------------
Object Type         Asserted  UnAsserted  Unconnected  Total  Asserted% 
                                           + Constant                   
-------------------------------------------------------------------------
Primary Ports                                                           
  Inputs                  36           2            1     39     94.73% 
  Outputs                 17           1            0     18     94.44% 
  I/O                      0           0            0      0        N/A 
Sequential Outputs                                                      
  Memory                   0           0            0      0        N/A 
  Flop                     1         209            0    210      0.47% 
  Latch                    0           0            0      0        N/A 
  Arch ICGC                0           0            0      0        N/A 
  Inferred ICGC            0           0            0      0        N/A 
  Total ICGC               0           0            0      0        N/A 
Drivers                                                                 
  Driver nets            106         619            2    727     14.62% 
  RTL Driver nets         70         152            1    223     31.53% 
DFT                                                                     
  Input Ports              0           0            0      0        N/A 
  Flop Outputs             0           0            0      0        N/A 
  Memory Outputs           0           0            0      0        N/A 
-------------------------------------------------------------------------
Info   : STIM-0013 [StimInfo] Completed successfully.
       : Info=6, Warn=0, Error=0, Fatal=0
Info: Removing all stims from SDB
@file(genus.tcl) 213: report_power > output/$output_design_name.pwr.txt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : mcd
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : lp_asserted
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Info   : PWRA-0002 Started 'average' power computation from attr values.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=16, Warn=0, Error=0, Fatal=0
Output file: output/mcd_OPSIZE16.pwr.txt
@file(genus.tcl) 214: lappend out_file_list output/$output_design_name.pwr.txt
@file(genus.tcl) 216: write_sdf > output/$output_design_name.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(genus.tcl) 217: lappend out_file_list output/$output_design_name.sdf
@file(genus.tcl) 224: write_design -innovus -base_name output/synth/${output_design_name} [current_design]
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'mcd_OPSIZE16' to output/synth/mcd_OPSIZE16...
%# Begin write_design (07/10 15:31:00, mem=716.54M)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      write_design
No loop breaker instances found (cdn_loop_breaker).
File output/synth/mcd_OPSIZE16.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file output/synth/mcd_OPSIZE16.default_emulate_constraint_mode.sdc has been written
Info: file output/synth/mcd_OPSIZE16.default_emulate_constraint_mode.sdc has been written
** To load the database source output/synth/mcd_OPSIZE16.invs_setup.tcl in an Innovus session.
** To load the database source output/synth/mcd_OPSIZE16.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mcd_OPSIZE16' (command execution time mm:ss cpu = 00:00, real = 00:02).
.
%# End write_design (07/10 15:31:02, total cpu=09:00:00, real=09:00:02, peak res=474.30M, current mem=712.54M)
@file(genus.tcl) 234: puts "
===================
=== SCRIPT DONE ===
===================
"

===================
=== SCRIPT DONE ===
===================

@file(genus.tcl) 240: puts "--- Generated files: "
--- Generated files: 
@file(genus.tcl) 241: foreach item ${out_file_list} {
    puts "    - ${item}"
}
    - output/mcd_OPSIZE16.elab.v
    - output/mcd_OPSIZE16.syn_generic.v
    - output/mcd_OPSIZE16.syn_map.v
    - output/mcd_OPSIZE16.dft.v
    - output/mcd_OPSIZE16.syn_opt.v
    - output/mcd_OPSIZE16.timing_report.txt
    - output/mcd_OPSIZE16.timing_intent.txt
    - output/mcd_OPSIZE16.area.txt
    - output/mcd_OPSIZE16.pwr.txt
    - output/mcd_OPSIZE16.sdf
@file(genus.tcl) 244: puts "--- Innovus and Genus scripts written into 'synth/output/synth' folder"
--- Innovus and Genus scripts written into 'synth/output/synth' folder
#@ End verbose source home/david.trevisan/04_mcd/scripts/genus.tcl
