heartbeat:
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: nbuf1a_0_0_382_pmu0
    row: 64
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: nbuf1a_0_0_382_pmu0
    row: 64
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf2u_0_0_173_pmu0
    row: 7
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf2u_0_0_173_pmu0
    row: 7
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf1u_0_0_174_pmu0
    row: 7
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf1u_0_0_174_pmu0
    row: 7
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lambda_layer__indexselect_index_tensor_PMU
    row: 7
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 328
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lambda_layer__indexselect_index_tensor_PMU
    row: 7
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 328
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lambda_layer__indexselect_Table_PMU_0
    row: 7
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 328
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lambda_layer__indexselect_Table_PMU_0
    row: 7
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 328
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_176_head1_neck0_data_pmu0
    row: 7
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_176_head1_neck0_data_pmu0
    row: 7
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_0_0_178_head1_neck0_data_pmu0
    row: 10
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_178_head1_neck0_data_pmu0
    row: 10
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: sbuf2u_0_0_289_head1_neck0_data_pmu0
    row: 31
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: sbuf2u_0_0_289_head1_neck0_data_pmu0
    row: 31
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r0_r1_pmu0
    row: 79
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r0_r1_pmu0
    row: 79
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r0_r1_pmu0
    row: 79
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r2_r3_pmu1
    row: 79
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r2_r3_pmu1
    row: 79
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r2_r3_pmu1
    row: 79
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r4_r5_pmu2
    row: 11
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r4_r5_pmu2
    row: 11
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r4_r5_pmu2
    row: 11
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r6_r7_pmu3
    row: 11
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r6_r7_pmu3
    row: 11
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r6_r7_pmu3
    row: 11
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r8_r9_pmu4
    row: 66
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r8_r9_pmu4
    row: 66
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r8_r9_pmu4
    row: 66
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r10_r11_pmu5
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r10_r11_pmu5
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r10_r11_pmu5
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r12_r13_pmu6
    row: 31
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r12_r13_pmu6
    row: 31
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r12_r13_pmu6
    row: 31
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r14_r15_pmu7
    row: 29
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r14_r15_pmu7
    row: 29
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r14_r15_pmu7
    row: 29
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r16_r17_pmu8
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r16_r17_pmu8
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r16_r17_pmu8
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r18_r19_pmu9
    row: 20
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r18_r19_pmu9
    row: 20
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r18_r19_pmu9
    row: 20
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r20_r21_pmu10
    row: 29
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r20_r21_pmu10
    row: 29
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_290_head1_neck0_data_r20_r21_pmu10
    row: 29
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_291_gemm_0_0_0_PMU
    row: 80
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 26
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_291_gemm_0_0_0_PMU
    row: 80
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 26
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_292_gemm_0_0_0_PMU
    row: 79
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 27
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_292_gemm_0_0_0_PMU
    row: 79
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 27
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_293_gemm_0_0_0_PMU
    row: 78
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 28
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_293_gemm_0_0_0_PMU
    row: 78
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 28
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_294_gemm_0_0_0_PMU
    row: 79
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 29
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_294_gemm_0_0_0_PMU
    row: 79
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 29
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_295_gemm_0_0_0_PMU
    row: 10
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 30
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: biggemm_0_0_295_gemm_0_0_0_PMU
    row: 10
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 30
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_296_gemm_0_0_0_PMU
    row: 9
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 31
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_296_gemm_0_0_0_PMU
    row: 9
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 31
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_297_gemm_0_0_0_PMU
    row: 10
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 32
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_297_gemm_0_0_0_PMU
    row: 10
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 32
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_298_gemm_0_0_0_PMU
    row: 11
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 33
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_298_gemm_0_0_0_PMU
    row: 11
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 33
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_299_gemm_0_0_0_PMU
    row: 64
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 34
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: biggemm_0_0_299_gemm_0_0_0_PMU
    row: 64
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 34
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_300_gemm_0_0_0_PMU
    row: 66
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 35
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_300_gemm_0_0_0_PMU
    row: 66
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 35
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_301_gemm_0_0_0_PMU
    row: 65
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 36
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_301_gemm_0_0_0_PMU
    row: 65
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 36
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_302_gemm_0_0_0_PMU
    row: 65
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 37
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: biggemm_0_0_302_gemm_0_0_0_PMU
    row: 65
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 37
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: biggemm_0_0_303_gemm_0_0_0_PMU
    row: 30
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 38
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: biggemm_0_0_303_gemm_0_0_0_PMU
    row: 30
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 38
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_304_gemm_0_0_0_PMU
    row: 29
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 39
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_304_gemm_0_0_0_PMU
    row: 29
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 39
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_305_gemm_0_0_0_PMU
    row: 31
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 40
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_305_gemm_0_0_0_PMU
    row: 31
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 40
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_306_gemm_0_0_0_PMU
    row: 30
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 41
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: biggemm_0_0_306_gemm_0_0_0_PMU
    row: 30
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 41
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_307_gemm_0_0_0_PMU
    row: 19
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 42
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: biggemm_0_0_307_gemm_0_0_0_PMU
    row: 19
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 42
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_308_gemm_0_0_0_PMU
    row: 20
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 43
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_308_gemm_0_0_0_PMU
    row: 20
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 43
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_309_gemm_0_0_0_PMU
    row: 19
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 44
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_309_gemm_0_0_0_PMU
    row: 19
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 44
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_310_gemm_0_0_0_PMU
    row: 18
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 45
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_310_gemm_0_0_0_PMU
    row: 18
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 45
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_311_gemm_0_0_0_PMU
    row: 28
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 46
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_311_gemm_0_0_0_PMU
    row: 28
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 46
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_312_gemm_0_0_0_PMU
    row: 29
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 47
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_312_gemm_0_0_0_PMU
    row: 29
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 47
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w0_pmu0
    row: 15
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w0_pmu0
    row: 15
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w1_pmu1
    row: 13
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w1_pmu1
    row: 13
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w2_pmu2
    row: 14
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w2_pmu2
    row: 14
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w3_pmu3
    row: 14
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w3_pmu3
    row: 14
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w4_pmu4
    row: 14
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w4_pmu4
    row: 14
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w5_pmu5
    row: 15
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_data_w5_pmu5
    row: 15
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu0
    row: 79
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu0
    row: 79
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu1
    row: 10
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu1
    row: 10
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu2
    row: 65
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu2
    row: 65
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu3
    row: 30
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu3
    row: 30
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu4
    row: 19
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu4
    row: 19
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu5
    row: 28
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_write_fronting_pmu5
    row: 28
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_rob_pmu
    row: 14
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_315_head1_neck0_rob_pmu
    row: 14
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: bias_transpose_add_0_0_316_bias_add_pmu
    row: 8
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 558
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: bias_transpose_add_0_0_316_bias_add_pmu
    row: 8
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 558
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: streaming_transpose_0_0_317_transpose_pmu
    row: 8
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 558
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: streaming_transpose_0_0_317_transpose_pmu
    row: 8
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 558
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_0_0_182_head1_neck0_data_pmu0
    row: 18
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_182_head1_neck0_data_pmu0
    row: 18
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_0_0_PMU
    row: 67
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_0_0_PMU
    row: 67
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_1_0_PMU
    row: 67
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_1_0_PMU
    row: 67
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_2_0_PMU
    row: 67
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_2_0_PMU
    row: 67
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_3_0_PMU
    row: 67
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_3_0_PMU
    row: 67
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_4_0_PMU
    row: 68
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_4_0_PMU
    row: 68
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_5_0_PMU
    row: 68
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_5_0_PMU
    row: 68
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_6_0_PMU
    row: 68
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_6_0_PMU
    row: 68
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_7_0_PMU
    row: 68
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_7_0_PMU
    row: 68
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_8_0_PMU
    row: 69
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_8_0_PMU
    row: 69
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_9_0_PMU
    row: 69
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_9_0_PMU
    row: 69
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_10_0_PMU
    row: 69
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_10_0_PMU
    row: 69
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_11_0_PMU
    row: 69
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_11_0_PMU
    row: 69
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_12_0_PMU
    row: 70
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_12_0_PMU
    row: 70
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_13_0_PMU
    row: 70
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_13_0_PMU
    row: 70
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_14_0_PMU
    row: 70
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_14_0_PMU
    row: 70
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_15_0_PMU
    row: 70
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_15_0_PMU
    row: 70
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_16_0_PMU
    row: 71
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_16_0_PMU
    row: 71
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_17_0_PMU
    row: 71
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_17_0_PMU
    row: 71
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_18_0_PMU
    row: 71
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_18_0_PMU
    row: 71
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_19_0_PMU
    row: 71
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_19_0_PMU
    row: 71
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_20_0_PMU
    row: 72
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_20_0_PMU
    row: 72
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_21_0_PMU
    row: 72
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_21_0_PMU
    row: 72
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_22_0_PMU
    row: 72
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_22_0_PMU
    row: 72
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_23_0_PMU
    row: 72
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_23_0_PMU
    row: 72
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_24_0_PMU
    row: 73
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_24_0_PMU
    row: 73
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_25_0_PMU
    row: 73
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_25_0_PMU
    row: 73
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_26_0_PMU
    row: 73
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_26_0_PMU
    row: 73
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_27_0_PMU
    row: 73
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_27_0_PMU
    row: 73
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_28_0_PMU
    row: 74
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_28_0_PMU
    row: 74
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_29_0_PMU
    row: 74
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_29_0_PMU
    row: 74
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_30_0_PMU
    row: 74
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_30_0_PMU
    row: 74
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_31_0_PMU
    row: 74
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_31_0_PMU
    row: 74
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_0_0_PMU
    row: 83
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_0_0_PMU
    row: 83
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_1_0_PMU
    row: 83
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_1_0_PMU
    row: 83
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_2_0_PMU
    row: 83
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_2_0_PMU
    row: 83
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_3_0_PMU
    row: 83
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_3_0_PMU
    row: 83
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_4_0_PMU
    row: 84
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_4_0_PMU
    row: 84
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_5_0_PMU
    row: 84
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_5_0_PMU
    row: 84
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_6_0_PMU
    row: 84
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_6_0_PMU
    row: 84
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_7_0_PMU
    row: 84
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_7_0_PMU
    row: 84
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_8_0_PMU
    row: 85
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_8_0_PMU
    row: 85
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_9_0_PMU
    row: 85
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_9_0_PMU
    row: 85
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_10_0_PMU
    row: 85
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_10_0_PMU
    row: 85
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_11_0_PMU
    row: 85
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_11_0_PMU
    row: 85
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_12_0_PMU
    row: 86
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_12_0_PMU
    row: 86
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_13_0_PMU
    row: 86
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_13_0_PMU
    row: 86
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_14_0_PMU
    row: 86
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_14_0_PMU
    row: 86
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_15_0_PMU
    row: 86
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_15_0_PMU
    row: 86
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_16_0_PMU
    row: 87
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_16_0_PMU
    row: 87
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_17_0_PMU
    row: 87
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_17_0_PMU
    row: 87
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_18_0_PMU
    row: 87
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_18_0_PMU
    row: 87
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_19_0_PMU
    row: 87
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_19_0_PMU
    row: 87
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_20_0_PMU
    row: 88
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_20_0_PMU
    row: 88
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_21_0_PMU
    row: 88
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_21_0_PMU
    row: 88
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_22_0_PMU
    row: 88
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_22_0_PMU
    row: 88
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_23_0_PMU
    row: 88
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_23_0_PMU
    row: 88
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_24_0_PMU
    row: 89
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_24_0_PMU
    row: 89
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_25_0_PMU
    row: 89
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_25_0_PMU
    row: 89
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_26_0_PMU
    row: 89
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_26_0_PMU
    row: 89
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_27_0_PMU
    row: 89
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_27_0_PMU
    row: 89
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_28_0_PMU
    row: 90
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_28_0_PMU
    row: 90
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_29_0_PMU
    row: 90
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_29_0_PMU
    row: 90
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_30_0_PMU
    row: 90
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_30_0_PMU
    row: 90
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_31_0_PMU
    row: 90
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_31_0_PMU
    row: 90
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_0_0_PMU
    row: 20
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_0_0_PMU
    row: 20
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_1_0_PMU
    row: 20
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_1_0_PMU
    row: 20
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_2_0_PMU
    row: 20
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_2_0_PMU
    row: 20
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_3_0_PMU
    row: 20
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_3_0_PMU
    row: 20
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_4_0_PMU
    row: 21
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_4_0_PMU
    row: 21
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_5_0_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_5_0_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_6_0_PMU
    row: 21
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_6_0_PMU
    row: 21
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_7_0_PMU
    row: 21
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_7_0_PMU
    row: 21
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_8_0_PMU
    row: 22
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_8_0_PMU
    row: 22
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_9_0_PMU
    row: 22
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_9_0_PMU
    row: 22
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_10_0_PMU
    row: 22
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_10_0_PMU
    row: 22
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_11_0_PMU
    row: 22
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_11_0_PMU
    row: 22
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_12_0_PMU
    row: 23
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_12_0_PMU
    row: 23
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_13_0_PMU
    row: 23
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_13_0_PMU
    row: 23
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_14_0_PMU
    row: 23
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_14_0_PMU
    row: 23
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_15_0_PMU
    row: 23
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_15_0_PMU
    row: 23
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_16_0_PMU
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_16_0_PMU
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_17_0_PMU
    row: 24
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_17_0_PMU
    row: 24
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_18_0_PMU
    row: 24
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_18_0_PMU
    row: 24
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_19_0_PMU
    row: 24
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_19_0_PMU
    row: 24
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_20_0_PMU
    row: 25
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_20_0_PMU
    row: 25
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_21_0_PMU
    row: 25
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_21_0_PMU
    row: 25
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_22_0_PMU
    row: 25
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_22_0_PMU
    row: 25
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_23_0_PMU
    row: 25
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_23_0_PMU
    row: 25
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_24_0_PMU
    row: 26
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_24_0_PMU
    row: 26
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_25_0_PMU
    row: 26
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_25_0_PMU
    row: 26
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_26_0_PMU
    row: 26
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_26_0_PMU
    row: 26
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_27_0_PMU
    row: 26
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_27_0_PMU
    row: 26
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_28_0_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_28_0_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_29_0_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_29_0_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_30_0_PMU
    row: 27
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_30_0_PMU
    row: 27
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_31_0_PMU
    row: 27
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_31_0_PMU
    row: 27
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_0_0_PMU
    row: 75
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_0_0_PMU
    row: 75
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_1_0_PMU
    row: 75
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_1_0_PMU
    row: 75
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_2_0_PMU
    row: 75
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_2_0_PMU
    row: 75
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_3_0_PMU
    row: 75
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_3_0_PMU
    row: 75
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_4_0_PMU
    row: 76
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_4_0_PMU
    row: 76
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_5_0_PMU
    row: 76
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_5_0_PMU
    row: 76
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_6_0_PMU
    row: 76
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_6_0_PMU
    row: 76
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_7_0_PMU
    row: 76
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_7_0_PMU
    row: 76
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_8_0_PMU
    row: 77
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_8_0_PMU
    row: 77
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_9_0_PMU
    row: 77
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_9_0_PMU
    row: 77
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_10_0_PMU
    row: 77
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_10_0_PMU
    row: 77
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_11_0_PMU
    row: 77
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_11_0_PMU
    row: 77
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_12_0_PMU
    row: 78
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_12_0_PMU
    row: 78
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_13_0_PMU
    row: 78
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_13_0_PMU
    row: 78
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_14_0_PMU
    row: 78
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_14_0_PMU
    row: 78
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_15_0_PMU
    row: 78
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_15_0_PMU
    row: 78
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_16_0_PMU
    row: 79
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_16_0_PMU
    row: 79
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_17_0_PMU
    row: 79
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_17_0_PMU
    row: 79
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_18_0_PMU
    row: 79
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_18_0_PMU
    row: 79
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_19_0_PMU
    row: 79
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_19_0_PMU
    row: 79
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_20_0_PMU
    row: 80
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_20_0_PMU
    row: 80
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_21_0_PMU
    row: 80
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_21_0_PMU
    row: 80
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_22_0_PMU
    row: 80
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_22_0_PMU
    row: 80
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_23_0_PMU
    row: 80
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_23_0_PMU
    row: 80
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_24_0_PMU
    row: 81
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_24_0_PMU
    row: 81
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_25_0_PMU
    row: 81
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_25_0_PMU
    row: 81
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_26_0_PMU
    row: 81
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_26_0_PMU
    row: 81
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_27_0_PMU
    row: 81
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_27_0_PMU
    row: 81
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_28_0_PMU
    row: 82
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_28_0_PMU
    row: 82
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_29_0_PMU
    row: 82
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_29_0_PMU
    row: 82
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_30_0_PMU
    row: 82
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_30_0_PMU
    row: 82
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_4_0_0_PMU
    row: 74
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_4_0_0_PMU
    row: 74
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w0_pmu0
    row: 70
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w0_pmu0
    row: 70
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w1_pmu1
    row: 86
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w1_pmu1
    row: 86
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w2_pmu2
    row: 24
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w2_pmu2
    row: 24
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w3_pmu3
    row: 78
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w3_pmu3
    row: 78
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w4_pmu4
    row: 68
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_data_w4_pmu4
    row: 68
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_rob_pmu
    row: 69
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_381_head1_neck0_rob_pmu
    row: 69
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: bias_add_0_0_378.wbufpmu0
    row: 18
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: bias_add_0_0_378.wbufpmu0
    row: 18
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 50
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_186_head1_neck0_data_pmu0
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_186_head1_neck0_data_pmu0
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_0_0_416_head0_head1_neck0_data_pmu0
    row: 18
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_0_0_416_head0_head1_neck0_data_pmu0
    row: 18
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: gbuf2a_0_0_416_head0_head1_neck0_data_pmu0
    row: 18
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_0_0_398.buffer_head1_neck0_data_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 52
    stage_latency: 8176
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_0_0_398.buffer_head1_neck0_data_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 52
    stage_latency: 8176
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf2u_0_0_191_pmu0
    row: 8
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf2u_0_0_191_pmu0
    row: 8
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_0_0_194_head1_neck0_data_pmu0
    row: 9
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_194_head1_neck0_data_pmu0
    row: 9
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_196_head1_neck0_data_pmu0
    row: 9
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_196_head1_neck0_data_pmu0
    row: 9
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_417_head0_head1_neck0_data_pmu0
    row: 10
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 55
    stage_latency: 8225
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_417_head0_head1_neck0_data_pmu0
    row: 10
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 55
    stage_latency: 8225
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_417_head0_head1_neck0_data_pmu0
    row: 10
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 55
    stage_latency: 8225
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: output_buf_0_0_408_pmu
    row: 24
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: output_buf_0_0_408_pmu
    row: 24
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf2a_0_0_385_pmu0
    row: 18
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf2a_0_0_385_pmu0
    row: 18
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: nbuf2a_0_0_386_pmu0
    row: 9
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: nbuf2a_0_0_386_pmu0
    row: 9
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf2a_0_0_387_pmu0
    row: 8
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf2a_0_0_387_pmu0
    row: 8
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_180_head1_neck0_data_pmu0
    row: 31
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_180_head1_neck0_data_pmu0
    row: 31
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head0_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head0_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head0_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head1_neck0_hydra0_pmu
    row: 72
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head1_neck0_hydra0_pmu
    row: 72
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head1_neck0_hydra1_pmu
    row: 85
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head1_neck0_hydra1_pmu
    row: 85
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head1_neck0_hydra2_pmu
    row: 28
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head1_neck0_hydra2_pmu
    row: 28
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head1_neck0_hydra3_pmu
    row: 77
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_0_0_415_head1_neck0_hydra3_pmu
    row: 77
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: lbuf1a_0_0_383_head1_neck0_data_pmu0
    row: 71
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: lbuf1a_0_0_383_head1_neck0_data_pmu0
    row: 71
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_2
    row: 75
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_2
    row: 75
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_5
    row: 7
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_5
    row: 7
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf2u_1_0_213_pmu0
    row: 30
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf2u_1_0_213_pmu0
    row: 30
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf2u_1_0_216_pmu0
    row: 29
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf2u_1_0_216_pmu0
    row: 29
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__criterion__mseloss_bwd_expandlist_gbuffer_head1_neck0_data_pmu0
    row: 31
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__criterion__mseloss_bwd_expandlist_gbuffer_head1_neck0_data_pmu0
    row: 31
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf2u_1_0_219_pmu0
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf2u_1_0_219_pmu0
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_221_head1_neck0_data_pmu0
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_221_head1_neck0_data_pmu0
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_224_head1_neck0_data_pmu0
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_224_head1_neck0_data_pmu0
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_225_head1_neck0_data_pmu0
    row: 30
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_225_head1_neck0_data_pmu0
    row: 30
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_228_head1_neck0_data_pmu0
    row: 87
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_228_head1_neck0_data_pmu0
    row: 87
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_233_head1_neck0_data_pmu0
    row: 30
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_233_head1_neck0_data_pmu0
    row: 30
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_236_head1_neck0_data_pmu0
    row: 28
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_236_head1_neck0_data_pmu0
    row: 28
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_238_head1_neck0_data_pmu0
    row: 25
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_238_head1_neck0_data_pmu0
    row: 25
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_data_pmu0
    row: 17
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_data_pmu0
    row: 17
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_data_pmu1
    row: 17
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_data_pmu1
    row: 17
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_data_pmu2
    row: 17
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_data_pmu2
    row: 17
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_data_pmu3
    row: 18
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_data_pmu3
    row: 18
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_rob_pmu
    row: 17
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_388_head1_neck0_rob_pmu
    row: 17
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PMU
    row: 20
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PMU
    row: 20
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PMU
    row: 21
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PMU
    row: 21
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_2_0_PMU
    row: 22
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_2_0_PMU
    row: 22
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_3_0_PMU
    row: 23
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_3_0_PMU
    row: 23
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_4_0_PMU
    row: 24
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_4_0_PMU
    row: 24
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_5_0_PMU
    row: 25
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_5_0_PMU
    row: 25
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_6_0_PMU
    row: 26
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_6_0_PMU
    row: 26
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_7_0_PMU
    row: 27
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_7_0_PMU
    row: 27
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 64
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf2u_1_0_241_pmu0
    row: 9
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf2u_1_0_241_pmu0
    row: 9
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: nbuf1u_1_0_242_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: nbuf1u_1_0_242_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lambda_layer__indexselect_recompute__index_tensor_PMU
    row: 9
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 67
    stage_latency: 328
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lambda_layer__indexselect_recompute__index_tensor_PMU
    row: 9
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 67
    stage_latency: 328
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lambda_layer__indexselect_recompute__Table_PMU_0
    row: 9
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 67
    stage_latency: 328
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lambda_layer__indexselect_recompute__Table_PMU_0
    row: 9
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 67
    stage_latency: 328
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_244_head1_neck0_data_pmu0
    row: 9
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_244_head1_neck0_data_pmu0
    row: 9
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_246_head1_neck0_data_pmu0
    row: 24
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_246_head1_neck0_data_pmu0
    row: 24
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_248_head1_neck0_data_pmu0
    row: 15
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_248_head1_neck0_data_pmu0
    row: 15
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_1_0_418_head0_head1_neck0_data_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_1_0_418_head0_head1_neck0_data_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_1_0_418_head0_head1_neck0_data_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: streaming_transpose_1_0_354_transpose_pmu
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 70
    stage_latency: 512
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: streaming_transpose_1_0_354_transpose_pmu
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 70
    stage_latency: 512
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: sbuf2u_1_0_358_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: sbuf2u_1_0_358_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_359_head1_neck0_data_r0_r1_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_359_head1_neck0_data_r0_r1_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_359_head1_neck0_data_r0_r1_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_359_head1_neck0_data_r2_r3_pmu1
    row: 25
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_359_head1_neck0_data_r2_r3_pmu1
    row: 25
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_359_head1_neck0_data_r2_r3_pmu1
    row: 25
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_1_0_360_gemm_0_0_0_PMU
    row: 25
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 81
    stage_latency: 4140
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: biggemm_1_0_360_gemm_0_0_0_PMU
    row: 25
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 81
    stage_latency: 4140
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_1_0_361_gemm_0_0_0_PMU
    row: 26
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 82
    stage_latency: 4140
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_1_0_361_gemm_0_0_0_PMU
    row: 26
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 82
    stage_latency: 4140
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_1_0_362_gemm_0_0_0_PMU
    row: 24
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 83
    stage_latency: 4140
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_1_0_362_gemm_0_0_0_PMU
    row: 24
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 83
    stage_latency: 4140
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_1_0_363_gemm_0_0_0_PMU
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 84
    stage_latency: 4140
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_1_0_363_gemm_0_0_0_PMU
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 84
    stage_latency: 4140
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_365_head1_neck0_data_pmu0
    row: 21
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_365_head1_neck0_data_pmu0
    row: 21
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_365_head1_neck0_data_pmu1
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_365_head1_neck0_data_pmu1
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_1_0_365_head1_neck0_write_fronting_pmu0
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_1_0_365_head1_neck0_write_fronting_pmu0
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_1_0_365_head1_neck0_rob_pmu
    row: 21
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_1_0_365_head1_neck0_rob_pmu
    row: 21
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_392_head1_neck0_data_pmu0
    row: 22
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_392_head1_neck0_data_pmu0
    row: 22
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_255_head0_head1_neck0_data_pmu0
    row: 76
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2u_1_0_255_head0_head1_neck0_data_pmu0
    row: 76
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2u_1_0_255_head0_head1_neck0_data_pmu0
    row: 76
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PMU
    row: 70
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PMU
    row: 70
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_0_PMU
    row: 70
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_0_PMU
    row: 70
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_0_nbuffer_pmu0
    row: 70
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_0_nbuffer_pmu0
    row: 70
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_0_nbuffer_pmu0
    row: 70
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_1_0_0_PMU
    row: 71
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_1_0_0_PMU
    row: 71
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_1_PMU
    row: 71
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_1_PMU
    row: 71
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_1_nbuffer_pmu0
    row: 71
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_1_nbuffer_pmu0
    row: 71
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_1_nbuffer_pmu0
    row: 71
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_2_0_0_PMU
    row: 72
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_2_0_0_PMU
    row: 72
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_2_PMU
    row: 72
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_2_PMU
    row: 72
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_2_nbuffer_pmu0
    row: 72
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_2_nbuffer_pmu0
    row: 72
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_2_nbuffer_pmu0
    row: 72
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_3_0_0_PMU
    row: 73
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_3_0_0_PMU
    row: 73
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_3_PMU
    row: 73
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_3_PMU
    row: 73
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_3_nbuffer_pmu0
    row: 73
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_3_nbuffer_pmu0
    row: 73
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_3_nbuffer_pmu0
    row: 73
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_4_0_0_PMU
    row: 74
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_4_0_0_PMU
    row: 74
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_4_PMU
    row: 74
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_4_PMU
    row: 74
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_4_nbuffer_pmu0
    row: 74
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_4_nbuffer_pmu0
    row: 74
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_4_nbuffer_pmu0
    row: 74
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_5_0_0_PMU
    row: 75
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_5_0_0_PMU
    row: 75
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_5_PMU
    row: 75
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_5_PMU
    row: 75
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_5_nbuffer_pmu0
    row: 75
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_5_nbuffer_pmu0
    row: 75
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_5_nbuffer_pmu0
    row: 75
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_6_0_0_PMU
    row: 76
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_6_0_0_PMU
    row: 76
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_6_PMU
    row: 76
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_6_PMU
    row: 76
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_6_nbuffer_pmu0
    row: 76
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_6_nbuffer_pmu0
    row: 76
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_6_nbuffer_pmu0
    row: 76
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_7_0_0_PMU
    row: 77
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_7_0_0_PMU
    row: 77
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_7_PMU
    row: 77
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_7_PMU
    row: 77
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_7_nbuffer_pmu0
    row: 77
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_7_nbuffer_pmu0
    row: 77
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_7_nbuffer_pmu0
    row: 77
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_8_0_0_PMU
    row: 78
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_8_0_0_PMU
    row: 78
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_8_PMU
    row: 78
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_8_PMU
    row: 78
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_8_nbuffer_pmu0
    row: 78
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_8_nbuffer_pmu0
    row: 78
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_8_nbuffer_pmu0
    row: 78
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_9_0_0_PMU
    row: 79
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_9_0_0_PMU
    row: 79
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_9_PMU
    row: 79
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_9_PMU
    row: 79
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_9_nbuffer_pmu0
    row: 79
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_9_nbuffer_pmu0
    row: 79
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_9_nbuffer_pmu0
    row: 79
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_10_0_0_PMU
    row: 80
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_10_0_0_PMU
    row: 80
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_10_PMU
    row: 80
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_10_PMU
    row: 80
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_10_nbuffer_pmu0
    row: 80
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_10_nbuffer_pmu0
    row: 80
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_10_nbuffer_pmu0
    row: 80
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_11_0_0_PMU
    row: 81
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_11_0_0_PMU
    row: 81
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_11_PMU
    row: 81
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_11_PMU
    row: 81
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_11_nbuffer_pmu0
    row: 81
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_11_nbuffer_pmu0
    row: 81
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_11_nbuffer_pmu0
    row: 81
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_12_0_0_PMU
    row: 82
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_12_0_0_PMU
    row: 82
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_12_PMU
    row: 82
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_12_PMU
    row: 82
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_12_nbuffer_pmu0
    row: 82
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_12_nbuffer_pmu0
    row: 82
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_12_nbuffer_pmu0
    row: 82
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_13_0_0_PMU
    row: 83
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_13_0_0_PMU
    row: 83
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_13_PMU
    row: 83
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_13_PMU
    row: 83
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_13_nbuffer_pmu0
    row: 83
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_13_nbuffer_pmu0
    row: 83
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_13_nbuffer_pmu0
    row: 83
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_14_0_0_PMU
    row: 84
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_14_0_0_PMU
    row: 84
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_14_PMU
    row: 84
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_14_PMU
    row: 84
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_14_nbuffer_pmu0
    row: 84
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_14_nbuffer_pmu0
    row: 84
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_14_nbuffer_pmu0
    row: 84
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_15_0_0_PMU
    row: 85
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_15_0_0_PMU
    row: 85
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_15_PMU
    row: 85
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_fcmu_15_PMU
    row: 85
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_15_nbuffer_pmu0
    row: 85
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_15_nbuffer_pmu0
    row: 85
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_grad_accum_partition_15_nbuffer_pmu0
    row: 85
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_AccumFCMU_PMU
    row: 76
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_AccumFCMU_PMU
    row: 76
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradAccum_nbuffer_pmu0
    row: 72
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradAccum_nbuffer_pmu0
    row: 72
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradAccum_nbuffer_pmu0
    row: 72
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 65
    stage_latency: 3928
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_accum.tbuf_D_0_0_0
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_accum.tbuf_D_0_0_0
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_accum_1.tbuf_D_0_0_0
    row: 23
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_accum_1.tbuf_D_0_0_0
    row: 23
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: sbuf1a_1_0_394_head1_neck0_data_pmu0
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: sbuf1a_1_0_394_head1_neck0_data_pmu0
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_355_head1_neck0_data_pmu0
    row: 24
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_355_head1_neck0_data_pmu0
    row: 24
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_254_head1_neck0_reformat_pmu0
    row: 87
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_254_head1_neck0_reformat_pmu0
    row: 87
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_254_head1_neck0_data_pmu0
    row: 87
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_254_head1_neck0_data_pmu0
    row: 87
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_254_head1_neck0_hydra0_pmu
    row: 76
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_254_head1_neck0_hydra0_pmu
    row: 76
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_254_head1_neck0_hydra1_pmu
    row: 84
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_254_head1_neck0_hydra1_pmu
    row: 84
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_1_0_131_head1_neck0_data_pmu0
    row: 23
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_131_head1_neck0_data_pmu0
    row: 23
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: lbuf1a_1_0_391_head1_neck0_data_pmu0
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: lbuf1a_1_0_391_head1_neck0_data_pmu0
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: lbuf1a_1_0_393_head0_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: lbuf1a_1_0_393_head0_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: lbuf1a_1_0_393_head0_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_12
    row: 22
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_12
    row: 22
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_10
    row: 72
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_10
    row: 72
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_13
    row: 87
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_13
    row: 87
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_14_ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_tensor
    row: 23
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_14_ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_tensor
    row: 23
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_dw0
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_dw0
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 1
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 1
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 1
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 1
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_dw0
    row: 1
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__conv1d__conv2d_Conv2d_bwd_opt_OptimizerSGD_dw0
    row: 1
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 2
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 2
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 2
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 2
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 2
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 2
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 1
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 1
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 1
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 1
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 1
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 1
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 1
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 2
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 2
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 2
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 2
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 2
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu21_PMU
    row: 2
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu21_PMU
    row: 2
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu21_PMU
    row: 2
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu21_PMU
    row: 2
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw1
    row: 2
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw1
    row: 2
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 3
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 3
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 3
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 3
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 3
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu22_PMU
    row: 3
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu22_PMU
    row: 3
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu22_PMU
    row: 3
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu22_PMU
    row: 3
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw2
    row: 3
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw2
    row: 3
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 4
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 4
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 4
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 4
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 4
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu23_PMU
    row: 4
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu23_PMU
    row: 4
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu23_PMU
    row: 4
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu23_PMU
    row: 4
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw3
    row: 4
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw3
    row: 4
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_0
    row: 23
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_0
    row: 23
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_7
    row: 7
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_7
    row: 7
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_6
    row: 5
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_6
    row: 5
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_1
    row: 23
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_1
    row: 23
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_5
    row: 23
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_5
    row: 23
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_8
    row: 7
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_8
    row: 7
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_2
    row: 14
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_2
    row: 14
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_0_ptconvlstm__conv_layer__bias_2_0_146
    row: 8
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_0_ptconvlstm__conv_layer__bias_2_0_146
    row: 8
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_6_ptconvlstm__conv_layer__bias__sgd0__momentum_2_0_147
    row: 6
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_6_ptconvlstm__conv_layer__bias__sgd0__momentum_2_0_147
    row: 6
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_1_ptconvlstm__conv_layer__weight_2_0_152
    row: 6
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_1_ptconvlstm__conv_layer__weight_2_0_152
    row: 6
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_5_ptconvlstm__dense_layer__bias_2_0_158
    row: 7
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_5_ptconvlstm__dense_layer__bias_2_0_158
    row: 7
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_2_ptconvlstm__dense_layer__weight_2_0_164
    row: 6
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_2_ptconvlstm__dense_layer__weight_2_0_164
    row: 6
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1