{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522781948418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522781948428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  3 15:59:08 2018 " "Processing started: Tue Apr  3 15:59:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522781948428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522781948428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registrador -c Registrador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registrador -c Registrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522781948428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522781948885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522781948885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zbuffer-Behavior " "Found design unit 1: zbuffer-Behavior" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/zbuffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522781957353 ""} { "Info" "ISGN_ENTITY_NAME" "1 zbuffer " "Found entity 1: zbuffer" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/zbuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522781957353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522781957353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3_to_8-rtl " "Found design unit 1: dec3_to_8-rtl" {  } { { "dec3_to_8.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/dec3_to_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522781957354 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3_to_8 " "Found entity 1: dec3_to_8" {  } { { "dec3_to_8.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/dec3_to_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522781957354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522781957354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_bank.vhd 2 1 " "Using design file register_bank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-structural " "Found design unit 1: register_bank-structural" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522781957416 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522781957416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522781957416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_bank " "Elaborating entity \"register_bank\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522781957417 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out register_bank.vhd(8) " "VHDL Signal Declaration warning at register_bank.vhd(8): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522781957418 "|register_bank"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522781957829 "|register_bank|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522781957829 "|register_bank|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522781957829 "|register_bank|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522781957829 "|register_bank|data_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522781957829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522781957993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522781957993 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rd\[0\] " "No output dependent on input pin \"reg_rd\[0\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|reg_rd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rd\[1\] " "No output dependent on input pin \"reg_rd\[1\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|reg_rd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rd\[2\] " "No output dependent on input pin \"reg_rd\[2\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|reg_rd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_wr\[0\] " "No output dependent on input pin \"reg_wr\[0\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|reg_wr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_wr\[1\] " "No output dependent on input pin \"reg_wr\[1\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|reg_wr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_wr\[2\] " "No output dependent on input pin \"reg_wr\[2\]\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|reg_wr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "we " "No output dependent on input pin \"we\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|we"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "register_bank.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab06/Registrador/register_bank.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522781958063 "|register_bank|clear"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522781958063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522781958064 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522781958064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522781958064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1145 " "Peak virtual memory: 1145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522781958096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  3 15:59:18 2018 " "Processing ended: Tue Apr  3 15:59:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522781958096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522781958096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522781958096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522781958096 ""}
