vendor_name = ModelSim
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/Timer_FSM.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/Timer_FSM.vwf
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/db/TimerDemo.cbx.xml
design_name = hard_block
design_name = TimerDemo
instance = comp, \LEDR[0]~output\, LEDR[0]~output, TimerDemo, 1
instance = comp, \SW[6]~input\, SW[6]~input, TimerDemo, 1
instance = comp, \SW[5]~input\, SW[5]~input, TimerDemo, 1
instance = comp, \SW[4]~input\, SW[4]~input, TimerDemo, 1
instance = comp, \SW[3]~input\, SW[3]~input, TimerDemo, 1
instance = comp, \SW[2]~input\, SW[2]~input, TimerDemo, 1
instance = comp, \SW[1]~input\, SW[1]~input, TimerDemo, 1
instance = comp, \SW[0]~input\, SW[0]~input, TimerDemo, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, TimerDemo, 1
