{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533577642478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533577642478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 06 20:47:22 2018 " "Processing started: Mon Aug 06 20:47:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533577642478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533577642478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Security_System -c Security_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off Security_System -c Security_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533577642478 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533577642770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "security_top.v 1 1 " "Found 1 design units, including 1 entities, in source file security_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Security_Top " "Found entity 1: Security_Top" {  } { { "Security_Top.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_Divider " "Found entity 1: CLK_Divider" {  } { { "CLK_Divider.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CLK_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Controller " "Found entity 1: Sensor_Controller" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file digit_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digit_Converter " "Found entity 1: Digit_Converter" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm_Controller " "Found entity 1: Alarm_Controller" {  } { { "Alarm_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Alarm_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_automata.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_automata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Automata " "Found entity 1: I2C_Automata" {  } { { "I2C_Automata.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2C_Automata.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sound_Generator " "Found entity 1: Sound_Generator" {  } { { "Sound_Generator.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sound_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecconfigurator.v 1 1 " "Found 1 design units, including 1 entities, in source file codecconfigurator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodecConfigurator " "Found entity 1: CodecConfigurator" {  } { { "CodecConfigurator.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CodecConfigurator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642823 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2CMaster.v(47) " "Verilog HDL information at I2CMaster.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "I2CMaster.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CMaster.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1533577642825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CMaster " "Found entity 1: I2CMaster" {  } { { "I2CMaster.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CMaster.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2ctxlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file i2ctxlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CTxLogic " "Found entity 1: I2CTxLogic" {  } { { "I2CTxLogic.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CTxLogic.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Audio_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577642829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577642829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Security_Top " "Elaborating entity \"Security_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533577642860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_Divider CLK_Divider:DUT1 " "Elaborating entity \"CLK_Divider\" for hierarchy \"CLK_Divider:DUT1\"" {  } { { "Security_Top.v" "DUT1" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577642862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CLK_Divider.v(20) " "Verilog HDL assignment warning at CLK_Divider.v(20): truncated value with size 32 to match size of target (12)" {  } { { "CLK_Divider.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CLK_Divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533577642863 "|Security_Top|CLK_Divider:DUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_Controller Sensor_Controller:DUT2 " "Elaborating entity \"Sensor_Controller\" for hierarchy \"Sensor_Controller:DUT2\"" {  } { { "Security_Top.v" "DUT2" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577642864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Sensor_Controller.v(27) " "Verilog HDL assignment warning at Sensor_Controller.v(27): truncated value with size 32 to match size of target (20)" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533577642864 "|Security_Top|Sensor_Controller:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Sensor_Controller.v(31) " "Verilog HDL assignment warning at Sensor_Controller.v(31): truncated value with size 32 to match size of target (8)" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533577642864 "|Security_Top|Sensor_Controller:DUT2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digit_Converter Digit_Converter:DUT3 " "Elaborating entity \"Digit_Converter\" for hierarchy \"Digit_Converter:DUT3\"" {  } { { "Security_Top.v" "DUT3" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577642865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digit_Converter.v(6) " "Verilog HDL assignment warning at Digit_Converter.v(6): truncated value with size 32 to match size of target (4)" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533577642866 "|Security_Top|Digit_Converter:DUT3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digit_Converter.v(7) " "Verilog HDL assignment warning at Digit_Converter.v(7): truncated value with size 32 to match size of target (4)" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533577642866 "|Security_Top|Digit_Converter:DUT3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Digit_Converter:DUT3\|BCD:DUT1 " "Elaborating entity \"BCD\" for hierarchy \"Digit_Converter:DUT3\|BCD:DUT1\"" {  } { { "Digit_Converter.v" "DUT1" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577642867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodecConfigurator CodecConfigurator:DUT5 " "Elaborating entity \"CodecConfigurator\" for hierarchy \"CodecConfigurator:DUT5\"" {  } { { "Security_Top.v" "DUT5" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577642869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CMaster CodecConfigurator:DUT5\|I2CMaster:i2cm1 " "Elaborating entity \"I2CMaster\" for hierarchy \"CodecConfigurator:DUT5\|I2CMaster:i2cm1\"" {  } { { "CodecConfigurator.v" "i2cm1" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CodecConfigurator.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577642871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CTxLogic CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic " "Elaborating entity \"I2CTxLogic\" for hierarchy \"CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\"" {  } { { "I2CMaster.v" "txLogic" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CMaster.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577642873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 I2CTxLogic.v(89) " "Verilog HDL assignment warning at I2CTxLogic.v(89): truncated value with size 8 to match size of target (1)" {  } { { "I2CTxLogic.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CTxLogic.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533577642875 "|Security_Top|CodecConfigurator:DUT5|I2CMaster:i2cm1|I2CTxLogic:txLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Generator Sound_Generator:DUT6 " "Elaborating entity \"Sound_Generator\" for hierarchy \"Sound_Generator:DUT6\"" {  } { { "Security_Top.v" "DUT6" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577642878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sound_Generator.v(15) " "Verilog HDL assignment warning at Sound_Generator.v(15): truncated value with size 32 to match size of target (12)" {  } { { "Sound_Generator.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sound_Generator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533577642879 "|Security_Top|Sound_Generator:DUT6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Sound_Generator.v(17) " "Verilog HDL assignment warning at Sound_Generator.v(17): truncated value with size 32 to match size of target (1)" {  } { { "Sound_Generator.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sound_Generator.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533577642879 "|Security_Top|Sound_Generator:DUT6"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digit_Converter:DUT3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digit_Converter:DUT3\|Mod0\"" {  } { { "Digit_Converter.v" "Mod0" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533577643061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digit_Converter:DUT3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digit_Converter:DUT3\|Div0\"" {  } { { "Digit_Converter.v" "Div0" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533577643061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sensor_Controller:DUT2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sensor_Controller:DUT2\|Div0\"" {  } { { "Sensor_Controller.v" "Div0" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533577643061 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1533577643061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digit_Converter:DUT3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Digit_Converter:DUT3\|lpm_divide:Mod0\"" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533577643089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digit_Converter:DUT3\|lpm_divide:Mod0 " "Instantiated megafunction \"Digit_Converter:DUT3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643089 ""}  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533577643089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digit_Converter:DUT3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Digit_Converter:DUT3\|lpm_divide:Div0\"" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533577643252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digit_Converter:DUT3\|lpm_divide:Div0 " "Instantiated megafunction \"Digit_Converter:DUT3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643252 ""}  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533577643252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sensor_Controller:DUT2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Sensor_Controller:DUT2\|lpm_divide:Div0\"" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533577643349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sensor_Controller:DUT2\|lpm_divide:Div0 " "Instantiated megafunction \"Sensor_Controller:DUT2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533577643349 ""}  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533577643349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533577643426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533577643426 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1533577643649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/output_files/Security_System.map.smsg " "Generated suppressed messages file D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/output_files/Security_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533577644153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1533577644244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533577644244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "706 " "Implemented 706 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1533577644297 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1533577644297 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1533577644297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "682 " "Implemented 682 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1533577644297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1533577644297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533577644313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 06 20:47:24 2018 " "Processing ended: Mon Aug 06 20:47:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533577644313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533577644313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533577644313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533577644313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533577645341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533577645341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 06 20:47:25 2018 " "Processing started: Mon Aug 06 20:47:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533577645341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1533577645341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Security_System -c Security_System " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Security_System -c Security_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1533577645341 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1533577645425 ""}
{ "Info" "0" "" "Project  = Security_System" {  } {  } 0 0 "Project  = Security_System" 0 0 "Fitter" 0 0 1533577645426 ""}
{ "Info" "0" "" "Revision = Security_System" {  } {  } 0 0 "Revision = Security_System" 0 0 "Fitter" 0 0 1533577645426 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1533577645496 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Security_System EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Security_System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1533577645502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533577645523 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533577645523 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1533577645576 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1533577645582 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1533577645834 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1533577645834 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1533577645834 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1533577645834 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533577645836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1532 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533577645836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533577645836 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1533577645836 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Security_System.sdc " "Synopsys Design Constraints File file not found: 'Security_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1533577645993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1533577645994 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1533577645998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Security_Top.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 1 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533577646026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_Divider:DUT1\|T_CLK  " "Automatically promoted node CLK_Divider:DUT1\|T_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensor_Controller:DUT2\|Distance\[7\] " "Destination node Sensor_Controller:DUT2\|Distance\[7\]" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 10 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sensor_Controller:DUT2|Distance[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensor_Controller:DUT2\|Distance\[6\] " "Destination node Sensor_Controller:DUT2\|Distance\[6\]" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 10 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sensor_Controller:DUT2|Distance[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensor_Controller:DUT2\|Distance\[5\] " "Destination node Sensor_Controller:DUT2\|Distance\[5\]" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 10 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sensor_Controller:DUT2|Distance[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensor_Controller:DUT2\|Distance\[4\] " "Destination node Sensor_Controller:DUT2\|Distance\[4\]" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 10 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sensor_Controller:DUT2|Distance[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensor_Controller:DUT2\|Distance\[3\] " "Destination node Sensor_Controller:DUT2\|Distance\[3\]" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 10 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sensor_Controller:DUT2|Distance[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sensor_Controller:DUT2\|Distance\[2\] " "Destination node Sensor_Controller:DUT2\|Distance\[2\]" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 10 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sensor_Controller:DUT2|Distance[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_Divider:DUT1\|T_CLK~0 " "Destination node CLK_Divider:DUT1\|T_CLK~0" {  } { { "CLK_Divider.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CLK_Divider.v" 3 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Divider:DUT1|T_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CodecConfigurator:DUT5\|comb~0 " "Destination node CodecConfigurator:DUT5\|comb~0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1418 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646026 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1533577646026 ""}  } { { "CLK_Divider.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CLK_Divider.v" 3 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Divider:DUT1|T_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533577646026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready  " "Automatically promoted node CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533577646027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CodecConfigurator:DUT5\|i2cClockDisable " "Destination node CodecConfigurator:DUT5\|i2cClockDisable" {  } { { "CodecConfigurator.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CodecConfigurator.v" 34 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|i2cClockDisable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready~0 " "Destination node CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready~0" {  } { { "I2CMaster.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CMaster.v" 31 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|I2CMaster:i2cm1|ready~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1426 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646027 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1533577646027 ""}  } { { "I2CMaster.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CMaster.v" 31 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|I2CMaster:i2cm1|ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533577646027 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CodecConfigurator:DUT5\|comb  " "Automatically promoted node CodecConfigurator:DUT5\|comb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533577646027 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533577646027 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready  " "Automatically promoted node CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533577646027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready~1 " "Destination node CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready~1" {  } { { "I2CTxLogic.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CTxLogic.v" 33 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|I2CMaster:i2cm1|I2CTxLogic:txLogic|ready~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1419 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready~2 " "Destination node CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready~2" {  } { { "I2CTxLogic.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CTxLogic.v" 33 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|I2CMaster:i2cm1|I2CTxLogic:txLogic|ready~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1420 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready~3 " "Destination node CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready~3" {  } { { "I2CTxLogic.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CTxLogic.v" 33 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|I2CMaster:i2cm1|I2CTxLogic:txLogic|ready~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1421 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646027 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready~4 " "Destination node CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready~4" {  } { { "I2CTxLogic.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CTxLogic.v" 33 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|I2CMaster:i2cm1|I2CTxLogic:txLogic|ready~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 1422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533577646027 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1533577646027 ""}  } { { "I2CTxLogic.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/I2CTxLogic.v" 33 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CodecConfigurator:DUT5|I2CMaster:i2cm1|I2CTxLogic:txLogic|ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533577646027 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1533577646102 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533577646102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533577646103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533577646103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533577646104 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1533577646104 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1533577646104 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1533577646105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1533577646121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1533577646122 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1533577646122 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533577646135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1533577646906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533577647252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1533577647260 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1533577648458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533577648459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1533577648540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1533577649329 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1533577649329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533577649839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1533577649841 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1533577649841 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1533577649852 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533577649854 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_Data 0 " "Pin \"I2C_Data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_Clock 0 " "Pin \"I2C_Clock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XCLK 0 " "Pin \"XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCLK 0 " "Pin \"BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACLRCK 0 " "Pin \"DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Trigger_Sig 0 " "Pin \"Trigger_Sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[0\] 0 " "Pin \"Distance\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[1\] 0 " "Pin \"Distance\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[2\] 0 " "Pin \"Distance\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[3\] 0 " "Pin \"Distance\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[4\] 0 " "Pin \"Distance\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[5\] 0 " "Pin \"Distance\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[6\] 0 " "Pin \"Distance\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[7\] 0 " "Pin \"Distance\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[8\] 0 " "Pin \"Distance\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[9\] 0 " "Pin \"Distance\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[10\] 0 " "Pin \"Distance\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[11\] 0 " "Pin \"Distance\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[12\] 0 " "Pin \"Distance\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Distance\[13\] 0 " "Pin \"Distance\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sound_Data 0 " "Pin \"Sound_Data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1533577649869 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1533577649869 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533577650021 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533577650046 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533577650203 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533577650363 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1533577650415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/output_files/Security_System.fit.smsg " "Generated suppressed messages file D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/output_files/Security_System.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1533577650493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533577650677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 06 20:47:30 2018 " "Processing ended: Mon Aug 06 20:47:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533577650677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533577650677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533577650677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1533577650677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1533577651485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533577651485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 06 20:47:31 2018 " "Processing started: Mon Aug 06 20:47:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533577651485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1533577651485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Security_System -c Security_System " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Security_System -c Security_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1533577651485 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1533577652140 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1533577652166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533577652470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 06 20:47:32 2018 " "Processing ended: Mon Aug 06 20:47:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533577652470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533577652470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533577652470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1533577652470 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1533577653051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1533577653401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 06 20:47:33 2018 " "Processing started: Mon Aug 06 20:47:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533577653401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533577653401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Security_System -c Security_System " "Command: quartus_sta Security_System -c Security_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533577653401 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1533577653491 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533577653576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1533577653609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1533577653609 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Security_System.sdc " "Synopsys Design Constraints File file not found: 'Security_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1533577653693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1533577653694 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653696 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_Divider:DUT1\|T_CLK CLK_Divider:DUT1\|T_CLK " "create_clock -period 1.000 -name CLK_Divider:DUT1\|T_CLK CLK_Divider:DUT1\|T_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653696 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready " "create_clock -period 1.000 -name CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653696 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready " "create_clock -period 1.000 -name CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653696 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653696 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1533577653701 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1533577653709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1533577653715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -60.777 " "Worst-case setup slack is -60.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -60.777      -565.194 CLK_Divider:DUT1\|T_CLK  " "  -60.777      -565.194 CLK_Divider:DUT1\|T_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225       -18.983 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready  " "   -2.225       -18.983 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852       -36.299 CLK  " "   -1.852       -36.299 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.992        -4.065 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready  " "   -0.992        -4.065 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533577653716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.013 " "Worst-case hold slack is -6.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.013       -11.574 CLK_Divider:DUT1\|T_CLK  " "   -6.013       -11.574 CLK_Divider:DUT1\|T_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.191        -3.191 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready  " "   -3.191        -3.191 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.691        -2.691 CLK  " "   -2.691        -2.691 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready  " "    0.445         0.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533577653719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533577653721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533577653722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -32.181 CLK  " "   -1.631       -32.181 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -46.436 CLK_Divider:DUT1\|T_CLK  " "   -0.611       -46.436 CLK_Divider:DUT1\|T_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -18.330 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready  " "   -0.611       -18.330 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -6.110 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready  " "   -0.611        -6.110 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533577653724 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1533577653857 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1533577653858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1533577653878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.778 " "Worst-case setup slack is -21.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.778      -191.236 CLK_Divider:DUT1\|T_CLK  " "  -21.778      -191.236 CLK_Divider:DUT1\|T_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782        -1.302 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready  " "   -0.782        -1.302 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148        -1.799 CLK  " "   -0.148        -1.799 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120         0.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready  " "    0.120         0.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533577653881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.897 " "Worst-case hold slack is -2.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897        -4.589 CLK_Divider:DUT1\|T_CLK  " "   -2.897        -4.589 CLK_Divider:DUT1\|T_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.843        -1.843 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready  " "   -1.843        -1.843 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721        -1.721 CLK  " "   -1.721        -1.721 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready  " "    0.215         0.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533577653885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533577653888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533577653891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 CLK  " "   -1.380       -26.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -38.000 CLK_Divider:DUT1\|T_CLK  " "   -0.500       -38.000 CLK_Divider:DUT1\|T_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -15.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready  " "   -0.500       -15.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready  " "   -0.500        -5.000 CodecConfigurator:DUT5\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533577653895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533577653895 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1533577654054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1533577654077 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1533577654077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533577654134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 06 20:47:34 2018 " "Processing ended: Mon Aug 06 20:47:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533577654134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533577654134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533577654134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533577654134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533577655023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533577655024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 06 20:47:34 2018 " "Processing started: Mon Aug 06 20:47:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533577655024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533577655024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Security_System -c Security_System " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Security_System -c Security_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533577655024 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Security_System.vo\", \"Security_System_fast.vo Security_System_v.sdo Security_System_v_fast.sdo D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/simulation/modelsim/ simulation " "Generated files \"Security_System.vo\", \"Security_System_fast.vo\", \"Security_System_v.sdo\" and \"Security_System_v_fast.sdo\" in directory \"D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1533577655530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533577655561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 06 20:47:35 2018 " "Processing ended: Mon Aug 06 20:47:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533577655561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533577655561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533577655561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533577655561 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533577656156 ""}
