task_name: "32bit_alu_verilog_generation"
task_type: "text2text"
eval_harness:
  template:
    input: "Generate a 32-bit ALU in Verilog that supports addition, subtraction, AND, and OR operations. The ALU should take two 32-bit inputs and a 2-bit control signal to select the operation."
    output: "module ALU_32bit (\n    input [31:0] A,\n    input [31:0] B,\n    input [1:0] control,\n    output reg [31:0] result\n);\n\n    always @(*) begin\n        case (control)\n            2'b00: result = A + B; // Addition\n            2'b01: result = A - B; // Subtraction\n            2'b10: result = A & B; // AND\n            2'b11: result = A | B; // OR\n            default: result = 32'b0;\n        endcase\n    end\n\nendmodule"
  dataset:
    format: json
    path: "./alu_dataset.json"  # Path to your dataset file
  metrics:
    - exact_match
