// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calc_stft (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        frames_address0,
        frames_ce0,
        frames_q0,
        frames_address1,
        frames_ce1,
        frames_we1,
        frames_d1,
        spectrogram_0_address1,
        spectrogram_0_ce1,
        spectrogram_0_we1,
        spectrogram_0_d1,
        spectrogram_1_address1,
        spectrogram_1_ce1,
        spectrogram_1_we1,
        spectrogram_1_d1,
        spectrogram_2_address1,
        spectrogram_2_ce1,
        spectrogram_2_we1,
        spectrogram_2_d1,
        spectrogram_3_address1,
        spectrogram_3_ce1,
        spectrogram_3_we1,
        spectrogram_3_d1,
        cosines_0_address0,
        cosines_0_ce0,
        cosines_0_q0,
        cosines_1_address0,
        cosines_1_ce0,
        cosines_1_q0,
        cosines_2_address0,
        cosines_2_ce0,
        cosines_2_q0,
        cosines_3_address0,
        cosines_3_ce0,
        cosines_3_q0,
        cosines_4_address0,
        cosines_4_ce0,
        cosines_4_q0,
        cosines_5_address0,
        cosines_5_ce0,
        cosines_5_q0,
        cosines_6_address0,
        cosines_6_ce0,
        cosines_6_q0,
        cosines_7_address0,
        cosines_7_ce0,
        cosines_7_q0,
        cosines_8_address0,
        cosines_8_ce0,
        cosines_8_q0,
        cosines_9_address0,
        cosines_9_ce0,
        cosines_9_q0,
        cosines_10_address0,
        cosines_10_ce0,
        cosines_10_q0,
        cosines_11_address0,
        cosines_11_ce0,
        cosines_11_q0,
        cosines_12_address0,
        cosines_12_ce0,
        cosines_12_q0,
        cosines_13_address0,
        cosines_13_ce0,
        cosines_13_q0,
        cosines_14_address0,
        cosines_14_ce0,
        cosines_14_q0,
        cosines_15_address0,
        cosines_15_ce0,
        cosines_15_q0,
        cosines_16_address0,
        cosines_16_ce0,
        cosines_16_q0,
        cosines_17_address0,
        cosines_17_ce0,
        cosines_17_q0,
        cosines_18_address0,
        cosines_18_ce0,
        cosines_18_q0,
        cosines_19_address0,
        cosines_19_ce0,
        cosines_19_q0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_pp0_stage0 = 11'd2;
parameter    ap_ST_fsm_state20 = 11'd4;
parameter    ap_ST_fsm_state21 = 11'd8;
parameter    ap_ST_fsm_pp1_stage0 = 11'd16;
parameter    ap_ST_fsm_state24 = 11'd32;
parameter    ap_ST_fsm_state25 = 11'd64;
parameter    ap_ST_fsm_state26 = 11'd128;
parameter    ap_ST_fsm_state27 = 11'd256;
parameter    ap_ST_fsm_pp3_stage0 = 11'd512;
parameter    ap_ST_fsm_state40 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] frames_address0;
output   frames_ce0;
input  [31:0] frames_q0;
output  [13:0] frames_address1;
output   frames_ce1;
output   frames_we1;
output  [31:0] frames_d1;
output  [11:0] spectrogram_0_address1;
output   spectrogram_0_ce1;
output   spectrogram_0_we1;
output  [31:0] spectrogram_0_d1;
output  [11:0] spectrogram_1_address1;
output   spectrogram_1_ce1;
output   spectrogram_1_we1;
output  [31:0] spectrogram_1_d1;
output  [11:0] spectrogram_2_address1;
output   spectrogram_2_ce1;
output   spectrogram_2_we1;
output  [31:0] spectrogram_2_d1;
output  [11:0] spectrogram_3_address1;
output   spectrogram_3_ce1;
output   spectrogram_3_we1;
output  [31:0] spectrogram_3_d1;
output  [5:0] cosines_0_address0;
output   cosines_0_ce0;
input  [31:0] cosines_0_q0;
output  [5:0] cosines_1_address0;
output   cosines_1_ce0;
input  [31:0] cosines_1_q0;
output  [5:0] cosines_2_address0;
output   cosines_2_ce0;
input  [31:0] cosines_2_q0;
output  [5:0] cosines_3_address0;
output   cosines_3_ce0;
input  [31:0] cosines_3_q0;
output  [5:0] cosines_4_address0;
output   cosines_4_ce0;
input  [31:0] cosines_4_q0;
output  [5:0] cosines_5_address0;
output   cosines_5_ce0;
input  [31:0] cosines_5_q0;
output  [5:0] cosines_6_address0;
output   cosines_6_ce0;
input  [31:0] cosines_6_q0;
output  [5:0] cosines_7_address0;
output   cosines_7_ce0;
input  [31:0] cosines_7_q0;
output  [5:0] cosines_8_address0;
output   cosines_8_ce0;
input  [31:0] cosines_8_q0;
output  [5:0] cosines_9_address0;
output   cosines_9_ce0;
input  [31:0] cosines_9_q0;
output  [5:0] cosines_10_address0;
output   cosines_10_ce0;
input  [31:0] cosines_10_q0;
output  [5:0] cosines_11_address0;
output   cosines_11_ce0;
input  [31:0] cosines_11_q0;
output  [5:0] cosines_12_address0;
output   cosines_12_ce0;
input  [31:0] cosines_12_q0;
output  [5:0] cosines_13_address0;
output   cosines_13_ce0;
input  [31:0] cosines_13_q0;
output  [5:0] cosines_14_address0;
output   cosines_14_ce0;
input  [31:0] cosines_14_q0;
output  [5:0] cosines_15_address0;
output   cosines_15_ce0;
input  [31:0] cosines_15_q0;
output  [5:0] cosines_16_address0;
output   cosines_16_ce0;
input  [31:0] cosines_16_q0;
output  [5:0] cosines_17_address0;
output   cosines_17_ce0;
input  [31:0] cosines_17_q0;
output  [5:0] cosines_18_address0;
output   cosines_18_ce0;
input  [31:0] cosines_18_q0;
output  [5:0] cosines_19_address0;
output   cosines_19_ce0;
input  [31:0] cosines_19_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] frames_address0;
reg frames_ce0;
reg frames_ce1;
reg frames_we1;
reg spectrogram_0_ce1;
reg spectrogram_0_we1;
reg spectrogram_1_ce1;
reg spectrogram_1_we1;
reg spectrogram_2_ce1;
reg spectrogram_2_we1;
reg spectrogram_3_ce1;
reg spectrogram_3_we1;
reg cosines_0_ce0;
reg cosines_1_ce0;
reg cosines_2_ce0;
reg cosines_3_ce0;
reg cosines_4_ce0;
reg cosines_5_ce0;
reg cosines_6_ce0;
reg cosines_7_ce0;
reg cosines_8_ce0;
reg cosines_9_ce0;
reg cosines_10_ce0;
reg cosines_11_ce0;
reg cosines_12_ce0;
reg cosines_13_ce0;
reg cosines_14_ce0;
reg cosines_15_ce0;
reg cosines_16_ce0;
reg cosines_17_ce0;
reg cosines_18_ce0;
reg cosines_19_ce0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [13:0] indvar_flatten_reg_874;
reg   [5:0] i_0_reg_885;
reg   [8:0] j_0_reg_896;
reg   [8:0] j2_0_reg_918;
reg   [8:0] j4_0_reg_940;
wire   [31:0] grp_fu_975_p2;
reg   [31:0] reg_983;
reg    ap_enable_reg_pp0_iter16;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln56_reg_1419;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter15_reg;
wire    ap_block_state28_pp3_stage0_iter0;
wire    ap_block_state29_pp3_stage0_iter1;
wire    ap_block_state30_pp3_stage0_iter2;
wire    ap_block_state31_pp3_stage0_iter3;
wire    ap_block_state32_pp3_stage0_iter4;
wire    ap_block_state33_pp3_stage0_iter5;
wire    ap_block_state34_pp3_stage0_iter6;
wire    ap_block_state35_pp3_stage0_iter7;
wire    ap_block_state36_pp3_stage0_iter8;
wire    ap_block_state37_pp3_stage0_iter9;
wire    ap_block_state38_pp3_stage0_iter10;
wire    ap_block_state39_pp3_stage0_iter11;
wire    ap_block_pp3_stage0_11001;
reg    ap_enable_reg_pp3_iter5;
wire   [0:0] icmp_ln56_fu_989_p2;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter3_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter4_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter5_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter6_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter7_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter8_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter9_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter10_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter11_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter12_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter13_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter14_reg;
reg   [0:0] icmp_ln56_reg_1419_pp0_iter16_reg;
wire   [13:0] add_ln56_fu_995_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [8:0] select_ln63_fu_1013_p3;
reg   [8:0] select_ln63_reg_1428;
reg   [8:0] select_ln63_reg_1428_pp0_iter1_reg;
reg   [8:0] select_ln63_reg_1428_pp0_iter2_reg;
reg   [8:0] select_ln63_reg_1428_pp0_iter3_reg;
reg   [8:0] select_ln63_reg_1428_pp0_iter4_reg;
reg   [8:0] select_ln63_reg_1428_pp0_iter5_reg;
reg   [8:0] select_ln63_reg_1428_pp0_iter6_reg;
reg   [8:0] select_ln63_reg_1428_pp0_iter7_reg;
reg   [8:0] select_ln63_reg_1428_pp0_iter8_reg;
reg   [8:0] select_ln63_reg_1428_pp0_iter9_reg;
wire   [5:0] select_ln63_1_fu_1021_p3;
reg   [5:0] select_ln63_1_reg_1435;
reg   [5:0] select_ln63_1_reg_1435_pp0_iter1_reg;
reg   [5:0] select_ln63_1_reg_1435_pp0_iter2_reg;
reg   [5:0] select_ln63_1_reg_1435_pp0_iter3_reg;
reg   [5:0] select_ln63_1_reg_1435_pp0_iter4_reg;
reg   [5:0] select_ln63_1_reg_1435_pp0_iter5_reg;
reg   [5:0] select_ln63_1_reg_1435_pp0_iter6_reg;
reg   [5:0] select_ln63_1_reg_1435_pp0_iter7_reg;
reg   [5:0] select_ln63_1_reg_1435_pp0_iter8_reg;
reg   [5:0] select_ln63_1_reg_1435_pp0_iter9_reg;
wire   [8:0] j_fu_1035_p2;
reg   [13:0] frames_addr_reg_1447;
reg   [13:0] frames_addr_reg_1447_pp0_iter11_reg;
reg   [13:0] frames_addr_reg_1447_pp0_iter12_reg;
reg   [13:0] frames_addr_reg_1447_pp0_iter13_reg;
reg   [13:0] frames_addr_reg_1447_pp0_iter14_reg;
reg   [13:0] frames_addr_reg_1447_pp0_iter15_reg;
reg   [13:0] frames_addr_reg_1447_pp0_iter16_reg;
reg   [5:0] tmp_140_reg_1453;
reg   [31:0] frames_load_reg_1558;
reg    ap_enable_reg_pp0_iter12;
wire   [31:0] tmp_317_fu_1126_p22;
reg   [31:0] tmp_317_reg_1563;
wire   [0:0] icmp_ln69_fu_1172_p2;
wire    ap_CS_fsm_state21;
wire   [5:0] i_48_fu_1178_p2;
reg   [5:0] i_48_reg_1572;
wire   [12:0] zext_ln77_3_fu_1208_p1;
reg   [12:0] zext_ln77_3_reg_1577;
wire   [14:0] add_ln77_fu_1216_p2;
reg   [14:0] add_ln77_reg_1582;
wire   [12:0] add_ln99_fu_1222_p2;
reg   [12:0] add_ln99_reg_1587;
wire   [0:0] icmp_ln74_fu_1228_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state22_pp1_stage0_iter0;
wire    ap_block_state23_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [8:0] j_20_fu_1234_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [1:0] trunc_ln77_fu_1254_p1;
reg   [1:0] trunc_ln77_reg_1606;
reg   [6:0] frames_temp_0_addr_reg_1610;
reg   [6:0] frames_temp_1_addr_reg_1615;
reg   [6:0] frames_temp_2_addr_reg_1620;
reg   [6:0] frames_temp_3_addr_reg_1625;
wire   [9:0] j_21_fu_1312_p2;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln82_fu_1280_p2;
wire   [0:0] icmp_ln96_fu_1318_p2;
wire    ap_CS_fsm_pp3_stage0;
wire   [8:0] j_22_fu_1324_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [1:0] trunc_ln99_fu_1330_p1;
reg   [1:0] trunc_ln99_reg_1650;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter1_reg;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter2_reg;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter3_reg;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter4_reg;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter5_reg;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter6_reg;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter7_reg;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter8_reg;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter9_reg;
reg   [1:0] trunc_ln99_reg_1650_pp3_iter10_reg;
wire   [6:0] lshr_ln5_fu_1334_p4;
reg   [6:0] lshr_ln5_reg_1655;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter1_reg;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter2_reg;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter3_reg;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter4_reg;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter5_reg;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter6_reg;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter7_reg;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter8_reg;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter9_reg;
reg   [6:0] lshr_ln5_reg_1655_pp3_iter10_reg;
wire   [31:0] tmp_318_fu_1359_p6;
reg   [31:0] tmp_318_reg_1700;
wire   [31:0] tmp_319_fu_1373_p6;
reg   [31:0] tmp_319_reg_1706;
wire   [31:0] grp_fu_979_p2;
reg   [31:0] tmp_312_reg_1712;
wire   [31:0] grp_fu_971_p2;
reg   [31:0] tmp_313_reg_1717;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter17;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state22;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state27;
wire    grp_kfft_fu_951_ap_ready;
wire    grp_kfft_fu_951_ap_done;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state28;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter7;
reg    ap_enable_reg_pp3_iter8;
reg    ap_enable_reg_pp3_iter9;
reg    ap_enable_reg_pp3_iter10;
reg    ap_enable_reg_pp3_iter11;
reg    fft_input_i_0_ce0;
wire   [31:0] fft_input_i_0_q0;
reg   [6:0] fft_input_i_0_address1;
reg    fft_input_i_0_ce1;
reg    fft_input_i_0_we1;
reg   [31:0] fft_input_i_0_d1;
reg    fft_input_i_1_ce0;
wire   [31:0] fft_input_i_1_q0;
reg   [6:0] fft_input_i_1_address1;
reg    fft_input_i_1_ce1;
reg    fft_input_i_1_we1;
reg   [31:0] fft_input_i_1_d1;
wire   [31:0] fft_input_i_1_q1;
reg    fft_input_i_2_ce0;
wire   [31:0] fft_input_i_2_q0;
reg   [6:0] fft_input_i_2_address1;
reg    fft_input_i_2_ce1;
reg    fft_input_i_2_we1;
reg   [31:0] fft_input_i_2_d1;
reg    fft_input_i_3_ce0;
wire   [31:0] fft_input_i_3_q0;
reg   [6:0] fft_input_i_3_address1;
reg    fft_input_i_3_ce1;
reg    fft_input_i_3_we1;
reg   [31:0] fft_input_i_3_d1;
reg   [6:0] fft_frame_r_temp_0_address0;
reg    fft_frame_r_temp_0_ce0;
wire   [31:0] fft_frame_r_temp_0_q0;
reg    fft_frame_r_temp_0_ce1;
reg    fft_frame_r_temp_0_we1;
reg   [6:0] fft_frame_r_temp_1_address0;
reg    fft_frame_r_temp_1_ce0;
wire   [31:0] fft_frame_r_temp_1_q0;
reg    fft_frame_r_temp_1_ce1;
reg    fft_frame_r_temp_1_we1;
reg   [6:0] fft_frame_r_temp_2_address0;
reg    fft_frame_r_temp_2_ce0;
wire   [31:0] fft_frame_r_temp_2_q0;
reg    fft_frame_r_temp_2_ce1;
reg    fft_frame_r_temp_2_we1;
reg   [6:0] fft_frame_r_temp_3_address0;
reg    fft_frame_r_temp_3_ce0;
wire   [31:0] fft_frame_r_temp_3_q0;
reg    fft_frame_r_temp_3_ce1;
reg    fft_frame_r_temp_3_we1;
reg   [6:0] fft_frame_i_temp_0_address0;
reg    fft_frame_i_temp_0_ce0;
wire   [31:0] fft_frame_i_temp_0_q0;
reg    fft_frame_i_temp_0_ce1;
reg    fft_frame_i_temp_0_we1;
reg   [6:0] fft_frame_i_temp_1_address0;
reg    fft_frame_i_temp_1_ce0;
wire   [31:0] fft_frame_i_temp_1_q0;
reg    fft_frame_i_temp_1_ce1;
reg    fft_frame_i_temp_1_we1;
reg   [6:0] fft_frame_i_temp_2_address0;
reg    fft_frame_i_temp_2_ce0;
wire   [31:0] fft_frame_i_temp_2_q0;
reg    fft_frame_i_temp_2_ce1;
reg    fft_frame_i_temp_2_we1;
reg   [6:0] fft_frame_i_temp_3_address0;
reg    fft_frame_i_temp_3_ce0;
wire   [31:0] fft_frame_i_temp_3_q0;
reg    fft_frame_i_temp_3_ce1;
reg    fft_frame_i_temp_3_we1;
reg    frames_temp_0_ce0;
wire   [31:0] frames_temp_0_q0;
reg   [6:0] frames_temp_0_address1;
reg    frames_temp_0_ce1;
reg    frames_temp_0_we1;
reg   [31:0] frames_temp_0_d1;
reg    frames_temp_1_ce0;
wire   [31:0] frames_temp_1_q0;
reg   [6:0] frames_temp_1_address1;
reg    frames_temp_1_ce1;
reg    frames_temp_1_we1;
reg   [31:0] frames_temp_1_d1;
wire   [31:0] frames_temp_1_q1;
reg    frames_temp_2_ce0;
wire   [31:0] frames_temp_2_q0;
reg   [6:0] frames_temp_2_address1;
reg    frames_temp_2_ce1;
reg    frames_temp_2_we1;
reg   [31:0] frames_temp_2_d1;
reg    frames_temp_3_ce0;
wire   [31:0] frames_temp_3_q0;
reg   [6:0] frames_temp_3_address1;
reg    frames_temp_3_ce1;
reg    frames_temp_3_we1;
reg   [31:0] frames_temp_3_d1;
wire    grp_kfft_fu_951_ap_start;
wire    grp_kfft_fu_951_ap_idle;
wire   [6:0] grp_kfft_fu_951_pr_0_address0;
wire    grp_kfft_fu_951_pr_0_ce0;
wire   [6:0] grp_kfft_fu_951_pr_0_address1;
wire    grp_kfft_fu_951_pr_0_ce1;
wire    grp_kfft_fu_951_pr_0_we1;
wire   [31:0] grp_kfft_fu_951_pr_0_d1;
wire   [6:0] grp_kfft_fu_951_pr_1_address0;
wire    grp_kfft_fu_951_pr_1_ce0;
wire   [6:0] grp_kfft_fu_951_pr_1_address1;
wire    grp_kfft_fu_951_pr_1_ce1;
wire    grp_kfft_fu_951_pr_1_we1;
wire   [31:0] grp_kfft_fu_951_pr_1_d1;
wire   [6:0] grp_kfft_fu_951_pr_2_address0;
wire    grp_kfft_fu_951_pr_2_ce0;
wire   [6:0] grp_kfft_fu_951_pr_2_address1;
wire    grp_kfft_fu_951_pr_2_ce1;
wire    grp_kfft_fu_951_pr_2_we1;
wire   [31:0] grp_kfft_fu_951_pr_2_d1;
wire   [6:0] grp_kfft_fu_951_pr_3_address0;
wire    grp_kfft_fu_951_pr_3_ce0;
wire   [6:0] grp_kfft_fu_951_pr_3_address1;
wire    grp_kfft_fu_951_pr_3_ce1;
wire    grp_kfft_fu_951_pr_3_we1;
wire   [31:0] grp_kfft_fu_951_pr_3_d1;
wire   [6:0] grp_kfft_fu_951_pi_0_address0;
wire    grp_kfft_fu_951_pi_0_ce0;
wire   [6:0] grp_kfft_fu_951_pi_0_address1;
wire    grp_kfft_fu_951_pi_0_ce1;
wire    grp_kfft_fu_951_pi_0_we1;
wire   [31:0] grp_kfft_fu_951_pi_0_d1;
wire   [6:0] grp_kfft_fu_951_pi_1_address0;
wire    grp_kfft_fu_951_pi_1_ce0;
wire   [6:0] grp_kfft_fu_951_pi_1_address1;
wire    grp_kfft_fu_951_pi_1_ce1;
wire    grp_kfft_fu_951_pi_1_we1;
wire   [31:0] grp_kfft_fu_951_pi_1_d1;
wire   [6:0] grp_kfft_fu_951_pi_2_address0;
wire    grp_kfft_fu_951_pi_2_ce0;
wire   [6:0] grp_kfft_fu_951_pi_2_address1;
wire    grp_kfft_fu_951_pi_2_ce1;
wire    grp_kfft_fu_951_pi_2_we1;
wire   [31:0] grp_kfft_fu_951_pi_2_d1;
wire   [6:0] grp_kfft_fu_951_pi_3_address0;
wire    grp_kfft_fu_951_pi_3_ce0;
wire   [6:0] grp_kfft_fu_951_pi_3_address1;
wire    grp_kfft_fu_951_pi_3_ce1;
wire    grp_kfft_fu_951_pi_3_we1;
wire   [31:0] grp_kfft_fu_951_pi_3_d1;
wire   [6:0] grp_kfft_fu_951_fr_0_address0;
wire    grp_kfft_fu_951_fr_0_ce0;
wire   [6:0] grp_kfft_fu_951_fr_0_address1;
wire    grp_kfft_fu_951_fr_0_ce1;
wire    grp_kfft_fu_951_fr_0_we1;
wire   [31:0] grp_kfft_fu_951_fr_0_d1;
wire   [6:0] grp_kfft_fu_951_fr_1_address0;
wire    grp_kfft_fu_951_fr_1_ce0;
wire   [6:0] grp_kfft_fu_951_fr_1_address1;
wire    grp_kfft_fu_951_fr_1_ce1;
wire    grp_kfft_fu_951_fr_1_we1;
wire   [31:0] grp_kfft_fu_951_fr_1_d1;
wire   [6:0] grp_kfft_fu_951_fr_2_address0;
wire    grp_kfft_fu_951_fr_2_ce0;
wire   [6:0] grp_kfft_fu_951_fr_2_address1;
wire    grp_kfft_fu_951_fr_2_ce1;
wire    grp_kfft_fu_951_fr_2_we1;
wire   [31:0] grp_kfft_fu_951_fr_2_d1;
wire   [6:0] grp_kfft_fu_951_fr_3_address0;
wire    grp_kfft_fu_951_fr_3_ce0;
wire   [6:0] grp_kfft_fu_951_fr_3_address1;
wire    grp_kfft_fu_951_fr_3_ce1;
wire    grp_kfft_fu_951_fr_3_we1;
wire   [31:0] grp_kfft_fu_951_fr_3_d1;
wire   [6:0] grp_kfft_fu_951_fi_0_address0;
wire    grp_kfft_fu_951_fi_0_ce0;
wire   [6:0] grp_kfft_fu_951_fi_0_address1;
wire    grp_kfft_fu_951_fi_0_ce1;
wire    grp_kfft_fu_951_fi_0_we1;
wire   [31:0] grp_kfft_fu_951_fi_0_d1;
wire   [6:0] grp_kfft_fu_951_fi_1_address0;
wire    grp_kfft_fu_951_fi_1_ce0;
wire   [6:0] grp_kfft_fu_951_fi_1_address1;
wire    grp_kfft_fu_951_fi_1_ce1;
wire    grp_kfft_fu_951_fi_1_we1;
wire   [31:0] grp_kfft_fu_951_fi_1_d1;
wire   [6:0] grp_kfft_fu_951_fi_2_address0;
wire    grp_kfft_fu_951_fi_2_ce0;
wire   [6:0] grp_kfft_fu_951_fi_2_address1;
wire    grp_kfft_fu_951_fi_2_ce1;
wire    grp_kfft_fu_951_fi_2_we1;
wire   [31:0] grp_kfft_fu_951_fi_2_d1;
wire   [6:0] grp_kfft_fu_951_fi_3_address0;
wire    grp_kfft_fu_951_fi_3_ce0;
wire   [6:0] grp_kfft_fu_951_fi_3_address1;
wire    grp_kfft_fu_951_fi_3_ce1;
wire    grp_kfft_fu_951_fi_3_we1;
wire   [31:0] grp_kfft_fu_951_fi_3_d1;
reg   [5:0] ap_phi_mux_i_0_phi_fu_889_p4;
wire    ap_block_pp0_stage0;
reg   [5:0] i1_0_reg_907;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state20;
reg   [9:0] j3_0_reg_929;
wire    ap_CS_fsm_state24;
reg    grp_kfft_fu_951_ap_start_reg;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln63_5_fu_1078_p1;
wire   [63:0] zext_ln63_2_fu_1098_p1;
wire   [63:0] zext_ln77_6_fu_1249_p1;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln77_2_fu_1268_p1;
wire   [63:0] zext_ln85_fu_1300_p1;
wire   [63:0] zext_ln99_1_fu_1344_p1;
wire    ap_block_pp3_stage0;
wire   [63:0] zext_ln99_3_fu_1395_p1;
wire   [63:0] zext_ln99_4_fu_1405_p1;
wire   [1:0] trunc_ln85_fu_1286_p1;
reg   [31:0] grp_fu_975_p0;
reg   [31:0] grp_fu_975_p1;
wire   [0:0] icmp_ln59_fu_1007_p2;
wire   [5:0] i_fu_1001_p2;
wire   [5:0] grp_fu_1029_p1;
wire   [13:0] tmp_119_fu_1041_p3;
wire   [11:0] tmp_123_fu_1052_p3;
wire   [14:0] zext_ln63_1_fu_1059_p1;
wire   [14:0] zext_ln63_fu_1048_p1;
wire   [14:0] add_ln63_fu_1063_p2;
wire   [14:0] zext_ln63_4_fu_1069_p1;
wire   [14:0] add_ln63_1_fu_1072_p2;
wire   [19:0] mul_ln63_fu_1412_p2;
wire  signed [8:0] sext_ln63_fu_1095_p1;
wire   [8:0] grp_fu_1029_p2;
wire   [15:0] tmp_317_fu_1126_p21;
wire   [13:0] tmp_124_fu_1188_p3;
wire   [11:0] tmp_125_fu_1200_p3;
wire   [14:0] zext_ln77_4_fu_1212_p1;
wire   [14:0] zext_ln77_1_fu_1196_p1;
wire   [12:0] zext_ln77_fu_1184_p1;
wire   [14:0] zext_ln77_5_fu_1240_p1;
wire   [14:0] add_ln77_1_fu_1244_p2;
wire   [6:0] lshr_ln_fu_1258_p4;
wire   [7:0] lshr_ln4_fu_1290_p4;
wire   [15:0] zext_ln99_fu_1356_p1;
wire   [12:0] zext_ln99_2_fu_1387_p1;
wire   [12:0] add_ln99_1_fu_1390_p2;
wire   [12:0] add_ln99_2_fu_1400_p2;
wire   [8:0] mul_ln63_fu_1412_p0;
wire   [10:0] mul_ln63_fu_1412_p1;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [19:0] mul_ln63_fu_1412_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
#0 grp_kfft_fu_951_ap_start_reg = 1'b0;
end

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_input_i_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_951_pi_0_address0),
    .ce0(fft_input_i_0_ce0),
    .q0(fft_input_i_0_q0),
    .address1(fft_input_i_0_address1),
    .ce1(fft_input_i_0_ce1),
    .we1(fft_input_i_0_we1),
    .d1(fft_input_i_0_d1)
);

calc_stft_fft_inphbi #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_input_i_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_951_pi_1_address0),
    .ce0(fft_input_i_1_ce0),
    .q0(fft_input_i_1_q0),
    .address1(fft_input_i_1_address1),
    .ce1(fft_input_i_1_ce1),
    .we1(fft_input_i_1_we1),
    .d1(fft_input_i_1_d1),
    .q1(fft_input_i_1_q1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_input_i_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_951_pi_2_address0),
    .ce0(fft_input_i_2_ce0),
    .q0(fft_input_i_2_q0),
    .address1(fft_input_i_2_address1),
    .ce1(fft_input_i_2_ce1),
    .we1(fft_input_i_2_we1),
    .d1(fft_input_i_2_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_input_i_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_951_pi_3_address0),
    .ce0(fft_input_i_3_ce0),
    .q0(fft_input_i_3_q0),
    .address1(fft_input_i_3_address1),
    .ce1(fft_input_i_3_ce1),
    .we1(fft_input_i_3_we1),
    .d1(fft_input_i_3_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_frame_r_temp_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_r_temp_0_address0),
    .ce0(fft_frame_r_temp_0_ce0),
    .q0(fft_frame_r_temp_0_q0),
    .address1(grp_kfft_fu_951_fr_0_address1),
    .ce1(fft_frame_r_temp_0_ce1),
    .we1(fft_frame_r_temp_0_we1),
    .d1(grp_kfft_fu_951_fr_0_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_frame_r_temp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_r_temp_1_address0),
    .ce0(fft_frame_r_temp_1_ce0),
    .q0(fft_frame_r_temp_1_q0),
    .address1(grp_kfft_fu_951_fr_1_address1),
    .ce1(fft_frame_r_temp_1_ce1),
    .we1(fft_frame_r_temp_1_we1),
    .d1(grp_kfft_fu_951_fr_1_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_frame_r_temp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_r_temp_2_address0),
    .ce0(fft_frame_r_temp_2_ce0),
    .q0(fft_frame_r_temp_2_q0),
    .address1(grp_kfft_fu_951_fr_2_address1),
    .ce1(fft_frame_r_temp_2_ce1),
    .we1(fft_frame_r_temp_2_we1),
    .d1(grp_kfft_fu_951_fr_2_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_frame_r_temp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_r_temp_3_address0),
    .ce0(fft_frame_r_temp_3_ce0),
    .q0(fft_frame_r_temp_3_q0),
    .address1(grp_kfft_fu_951_fr_3_address1),
    .ce1(fft_frame_r_temp_3_ce1),
    .we1(fft_frame_r_temp_3_we1),
    .d1(grp_kfft_fu_951_fr_3_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_frame_i_temp_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_i_temp_0_address0),
    .ce0(fft_frame_i_temp_0_ce0),
    .q0(fft_frame_i_temp_0_q0),
    .address1(grp_kfft_fu_951_fi_0_address1),
    .ce1(fft_frame_i_temp_0_ce1),
    .we1(fft_frame_i_temp_0_we1),
    .d1(grp_kfft_fu_951_fi_0_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_frame_i_temp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_i_temp_1_address0),
    .ce0(fft_frame_i_temp_1_ce0),
    .q0(fft_frame_i_temp_1_q0),
    .address1(grp_kfft_fu_951_fi_1_address1),
    .ce1(fft_frame_i_temp_1_ce1),
    .we1(fft_frame_i_temp_1_we1),
    .d1(grp_kfft_fu_951_fi_1_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_frame_i_temp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_i_temp_2_address0),
    .ce0(fft_frame_i_temp_2_ce0),
    .q0(fft_frame_i_temp_2_q0),
    .address1(grp_kfft_fu_951_fi_2_address1),
    .ce1(fft_frame_i_temp_2_ce1),
    .we1(fft_frame_i_temp_2_we1),
    .d1(grp_kfft_fu_951_fi_2_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
fft_frame_i_temp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fft_frame_i_temp_3_address0),
    .ce0(fft_frame_i_temp_3_ce0),
    .q0(fft_frame_i_temp_3_q0),
    .address1(grp_kfft_fu_951_fi_3_address1),
    .ce1(fft_frame_i_temp_3_ce1),
    .we1(fft_frame_i_temp_3_we1),
    .d1(grp_kfft_fu_951_fi_3_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
frames_temp_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_951_pr_0_address0),
    .ce0(frames_temp_0_ce0),
    .q0(frames_temp_0_q0),
    .address1(frames_temp_0_address1),
    .ce1(frames_temp_0_ce1),
    .we1(frames_temp_0_we1),
    .d1(frames_temp_0_d1)
);

calc_stft_fft_inphbi #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
frames_temp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_951_pr_1_address0),
    .ce0(frames_temp_1_ce0),
    .q0(frames_temp_1_q0),
    .address1(frames_temp_1_address1),
    .ce1(frames_temp_1_ce1),
    .we1(frames_temp_1_we1),
    .d1(frames_temp_1_d1),
    .q1(frames_temp_1_q1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
frames_temp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_951_pr_2_address0),
    .ce0(frames_temp_2_ce0),
    .q0(frames_temp_2_q0),
    .address1(frames_temp_2_address1),
    .ce1(frames_temp_2_ce1),
    .we1(frames_temp_2_we1),
    .d1(frames_temp_2_d1)
);

calc_stft_fft_inpg8j #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
frames_temp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_kfft_fu_951_pr_3_address0),
    .ce0(frames_temp_3_ce0),
    .q0(frames_temp_3_q0),
    .address1(frames_temp_3_address1),
    .ce1(frames_temp_3_ce1),
    .we1(frames_temp_3_we1),
    .d1(frames_temp_3_d1)
);

kfft grp_kfft_fu_951(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kfft_fu_951_ap_start),
    .ap_done(grp_kfft_fu_951_ap_done),
    .ap_idle(grp_kfft_fu_951_ap_idle),
    .ap_ready(grp_kfft_fu_951_ap_ready),
    .pr_0_address0(grp_kfft_fu_951_pr_0_address0),
    .pr_0_ce0(grp_kfft_fu_951_pr_0_ce0),
    .pr_0_q0(frames_temp_0_q0),
    .pr_0_address1(grp_kfft_fu_951_pr_0_address1),
    .pr_0_ce1(grp_kfft_fu_951_pr_0_ce1),
    .pr_0_we1(grp_kfft_fu_951_pr_0_we1),
    .pr_0_d1(grp_kfft_fu_951_pr_0_d1),
    .pr_1_address0(grp_kfft_fu_951_pr_1_address0),
    .pr_1_ce0(grp_kfft_fu_951_pr_1_ce0),
    .pr_1_q0(frames_temp_1_q0),
    .pr_1_address1(grp_kfft_fu_951_pr_1_address1),
    .pr_1_ce1(grp_kfft_fu_951_pr_1_ce1),
    .pr_1_we1(grp_kfft_fu_951_pr_1_we1),
    .pr_1_d1(grp_kfft_fu_951_pr_1_d1),
    .pr_1_q1(frames_temp_1_q1),
    .pr_2_address0(grp_kfft_fu_951_pr_2_address0),
    .pr_2_ce0(grp_kfft_fu_951_pr_2_ce0),
    .pr_2_q0(frames_temp_2_q0),
    .pr_2_address1(grp_kfft_fu_951_pr_2_address1),
    .pr_2_ce1(grp_kfft_fu_951_pr_2_ce1),
    .pr_2_we1(grp_kfft_fu_951_pr_2_we1),
    .pr_2_d1(grp_kfft_fu_951_pr_2_d1),
    .pr_3_address0(grp_kfft_fu_951_pr_3_address0),
    .pr_3_ce0(grp_kfft_fu_951_pr_3_ce0),
    .pr_3_q0(frames_temp_3_q0),
    .pr_3_address1(grp_kfft_fu_951_pr_3_address1),
    .pr_3_ce1(grp_kfft_fu_951_pr_3_ce1),
    .pr_3_we1(grp_kfft_fu_951_pr_3_we1),
    .pr_3_d1(grp_kfft_fu_951_pr_3_d1),
    .pi_0_address0(grp_kfft_fu_951_pi_0_address0),
    .pi_0_ce0(grp_kfft_fu_951_pi_0_ce0),
    .pi_0_q0(fft_input_i_0_q0),
    .pi_0_address1(grp_kfft_fu_951_pi_0_address1),
    .pi_0_ce1(grp_kfft_fu_951_pi_0_ce1),
    .pi_0_we1(grp_kfft_fu_951_pi_0_we1),
    .pi_0_d1(grp_kfft_fu_951_pi_0_d1),
    .pi_1_address0(grp_kfft_fu_951_pi_1_address0),
    .pi_1_ce0(grp_kfft_fu_951_pi_1_ce0),
    .pi_1_q0(fft_input_i_1_q0),
    .pi_1_address1(grp_kfft_fu_951_pi_1_address1),
    .pi_1_ce1(grp_kfft_fu_951_pi_1_ce1),
    .pi_1_we1(grp_kfft_fu_951_pi_1_we1),
    .pi_1_d1(grp_kfft_fu_951_pi_1_d1),
    .pi_1_q1(fft_input_i_1_q1),
    .pi_2_address0(grp_kfft_fu_951_pi_2_address0),
    .pi_2_ce0(grp_kfft_fu_951_pi_2_ce0),
    .pi_2_q0(fft_input_i_2_q0),
    .pi_2_address1(grp_kfft_fu_951_pi_2_address1),
    .pi_2_ce1(grp_kfft_fu_951_pi_2_ce1),
    .pi_2_we1(grp_kfft_fu_951_pi_2_we1),
    .pi_2_d1(grp_kfft_fu_951_pi_2_d1),
    .pi_3_address0(grp_kfft_fu_951_pi_3_address0),
    .pi_3_ce0(grp_kfft_fu_951_pi_3_ce0),
    .pi_3_q0(fft_input_i_3_q0),
    .pi_3_address1(grp_kfft_fu_951_pi_3_address1),
    .pi_3_ce1(grp_kfft_fu_951_pi_3_ce1),
    .pi_3_we1(grp_kfft_fu_951_pi_3_we1),
    .pi_3_d1(grp_kfft_fu_951_pi_3_d1),
    .fr_0_address0(grp_kfft_fu_951_fr_0_address0),
    .fr_0_ce0(grp_kfft_fu_951_fr_0_ce0),
    .fr_0_q0(fft_frame_r_temp_0_q0),
    .fr_0_address1(grp_kfft_fu_951_fr_0_address1),
    .fr_0_ce1(grp_kfft_fu_951_fr_0_ce1),
    .fr_0_we1(grp_kfft_fu_951_fr_0_we1),
    .fr_0_d1(grp_kfft_fu_951_fr_0_d1),
    .fr_1_address0(grp_kfft_fu_951_fr_1_address0),
    .fr_1_ce0(grp_kfft_fu_951_fr_1_ce0),
    .fr_1_q0(fft_frame_r_temp_1_q0),
    .fr_1_address1(grp_kfft_fu_951_fr_1_address1),
    .fr_1_ce1(grp_kfft_fu_951_fr_1_ce1),
    .fr_1_we1(grp_kfft_fu_951_fr_1_we1),
    .fr_1_d1(grp_kfft_fu_951_fr_1_d1),
    .fr_2_address0(grp_kfft_fu_951_fr_2_address0),
    .fr_2_ce0(grp_kfft_fu_951_fr_2_ce0),
    .fr_2_q0(fft_frame_r_temp_2_q0),
    .fr_2_address1(grp_kfft_fu_951_fr_2_address1),
    .fr_2_ce1(grp_kfft_fu_951_fr_2_ce1),
    .fr_2_we1(grp_kfft_fu_951_fr_2_we1),
    .fr_2_d1(grp_kfft_fu_951_fr_2_d1),
    .fr_3_address0(grp_kfft_fu_951_fr_3_address0),
    .fr_3_ce0(grp_kfft_fu_951_fr_3_ce0),
    .fr_3_q0(fft_frame_r_temp_3_q0),
    .fr_3_address1(grp_kfft_fu_951_fr_3_address1),
    .fr_3_ce1(grp_kfft_fu_951_fr_3_ce1),
    .fr_3_we1(grp_kfft_fu_951_fr_3_we1),
    .fr_3_d1(grp_kfft_fu_951_fr_3_d1),
    .fi_0_address0(grp_kfft_fu_951_fi_0_address0),
    .fi_0_ce0(grp_kfft_fu_951_fi_0_ce0),
    .fi_0_q0(fft_frame_i_temp_0_q0),
    .fi_0_address1(grp_kfft_fu_951_fi_0_address1),
    .fi_0_ce1(grp_kfft_fu_951_fi_0_ce1),
    .fi_0_we1(grp_kfft_fu_951_fi_0_we1),
    .fi_0_d1(grp_kfft_fu_951_fi_0_d1),
    .fi_1_address0(grp_kfft_fu_951_fi_1_address0),
    .fi_1_ce0(grp_kfft_fu_951_fi_1_ce0),
    .fi_1_q0(fft_frame_i_temp_1_q0),
    .fi_1_address1(grp_kfft_fu_951_fi_1_address1),
    .fi_1_ce1(grp_kfft_fu_951_fi_1_ce1),
    .fi_1_we1(grp_kfft_fu_951_fi_1_we1),
    .fi_1_d1(grp_kfft_fu_951_fi_1_d1),
    .fi_2_address0(grp_kfft_fu_951_fi_2_address0),
    .fi_2_ce0(grp_kfft_fu_951_fi_2_ce0),
    .fi_2_q0(fft_frame_i_temp_2_q0),
    .fi_2_address1(grp_kfft_fu_951_fi_2_address1),
    .fi_2_ce1(grp_kfft_fu_951_fi_2_ce1),
    .fi_2_we1(grp_kfft_fu_951_fi_2_we1),
    .fi_2_d1(grp_kfft_fu_951_fi_2_d1),
    .fi_3_address0(grp_kfft_fu_951_fi_3_address0),
    .fi_3_ce0(grp_kfft_fu_951_fi_3_ce0),
    .fi_3_q0(fft_frame_i_temp_3_q0),
    .fi_3_address1(grp_kfft_fu_951_fi_3_address1),
    .fi_3_ce1(grp_kfft_fu_951_fi_3_ce1),
    .fi_3_we1(grp_kfft_fu_951_fi_3_we1),
    .fi_3_d1(grp_kfft_fu_951_fi_3_d1)
);

kws_fadd_32ns_32nwdI #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kws_fadd_32ns_32nwdI_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_983),
    .din1(tmp_312_reg_1712),
    .ce(1'b1),
    .dout(grp_fu_971_p2)
);

kws_fmul_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kws_fmul_32ns_32neOg_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_975_p0),
    .din1(grp_fu_975_p1),
    .ce(1'b1),
    .dout(grp_fu_975_p2)
);

kws_fmul_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
kws_fmul_32ns_32neOg_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_319_reg_1706),
    .din1(tmp_319_reg_1706),
    .ce(1'b1),
    .dout(grp_fu_979_p2)
);

kws_urem_9ns_6ns_xdS #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
kws_urem_9ns_6ns_xdS_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln63_fu_1013_p3),
    .din1(grp_fu_1029_p1),
    .ce(1'b1),
    .dout(grp_fu_1029_p2)
);

kws_mux_2016_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
kws_mux_2016_32_1_1_U45(
    .din0(cosines_0_q0),
    .din1(cosines_1_q0),
    .din2(cosines_2_q0),
    .din3(cosines_3_q0),
    .din4(cosines_4_q0),
    .din5(cosines_5_q0),
    .din6(cosines_6_q0),
    .din7(cosines_7_q0),
    .din8(cosines_8_q0),
    .din9(cosines_9_q0),
    .din10(cosines_10_q0),
    .din11(cosines_11_q0),
    .din12(cosines_12_q0),
    .din13(cosines_13_q0),
    .din14(cosines_14_q0),
    .din15(cosines_15_q0),
    .din16(cosines_16_q0),
    .din17(cosines_17_q0),
    .din18(cosines_18_q0),
    .din19(cosines_19_q0),
    .din20(tmp_317_fu_1126_p21),
    .dout(tmp_317_fu_1126_p22)
);

kws_mux_416_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
kws_mux_416_32_1_1_U46(
    .din0(fft_frame_r_temp_0_q0),
    .din1(fft_frame_r_temp_1_q0),
    .din2(fft_frame_r_temp_2_q0),
    .din3(fft_frame_r_temp_3_q0),
    .din4(zext_ln99_fu_1356_p1),
    .dout(tmp_318_fu_1359_p6)
);

kws_mux_416_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
kws_mux_416_32_1_1_U47(
    .din0(fft_frame_i_temp_0_q0),
    .din1(fft_frame_i_temp_1_q0),
    .din2(fft_frame_i_temp_2_q0),
    .din3(fft_frame_i_temp_3_q0),
    .din4(zext_ln99_fu_1356_p1),
    .dout(tmp_319_fu_1373_p6)
);

kws_mul_mul_9ns_1yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
kws_mul_mul_9ns_1yd2_U48(
    .din0(mul_ln63_fu_1412_p0),
    .din1(mul_ln63_fu_1412_p1),
    .dout(mul_ln63_fu_1412_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter17 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state22) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln69_fu_1172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state22))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state22);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln69_fu_1172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state28) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((grp_kfft_fu_951_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state28)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state28);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end else if (((grp_kfft_fu_951_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
            ap_enable_reg_pp3_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kfft_fu_951_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_kfft_fu_951_ap_start_reg <= 1'b1;
        end else if ((grp_kfft_fu_951_ap_ready == 1'b1)) begin
            grp_kfft_fu_951_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i1_0_reg_907 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        i1_0_reg_907 <= i_48_reg_1572;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_reg_1419 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_885 <= select_ln63_1_reg_1435;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_885 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_989_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_874 <= add_ln56_fu_995_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_874 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln74_fu_1228_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j2_0_reg_918 <= j_20_fu_1234_p2;
    end else if (((icmp_ln69_fu_1172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        j2_0_reg_918 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        j3_0_reg_929 <= 10'd320;
    end else if (((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        j3_0_reg_929 <= j_21_fu_1312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln96_fu_1318_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        j4_0_reg_940 <= j_22_fu_1324_p2;
    end else if (((grp_kfft_fu_951_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        j4_0_reg_940 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_989_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_0_reg_896 <= j_fu_1035_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_0_reg_896 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln69_fu_1172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        add_ln77_reg_1582[14 : 6] <= add_ln77_fu_1216_p2[14 : 6];
        add_ln99_reg_1587 <= add_ln99_fu_1222_p2;
        zext_ln77_3_reg_1577[11 : 6] <= zext_ln77_3_fu_1208_p1[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_reg_1419_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        frames_addr_reg_1447 <= zext_ln63_5_fu_1078_p1;
        tmp_140_reg_1453 <= {{mul_ln63_fu_1412_p2[19:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        frames_addr_reg_1447_pp0_iter11_reg <= frames_addr_reg_1447;
        frames_addr_reg_1447_pp0_iter12_reg <= frames_addr_reg_1447_pp0_iter11_reg;
        frames_addr_reg_1447_pp0_iter13_reg <= frames_addr_reg_1447_pp0_iter12_reg;
        frames_addr_reg_1447_pp0_iter14_reg <= frames_addr_reg_1447_pp0_iter13_reg;
        frames_addr_reg_1447_pp0_iter15_reg <= frames_addr_reg_1447_pp0_iter14_reg;
        frames_addr_reg_1447_pp0_iter16_reg <= frames_addr_reg_1447_pp0_iter15_reg;
        icmp_ln56_reg_1419_pp0_iter10_reg <= icmp_ln56_reg_1419_pp0_iter9_reg;
        icmp_ln56_reg_1419_pp0_iter11_reg <= icmp_ln56_reg_1419_pp0_iter10_reg;
        icmp_ln56_reg_1419_pp0_iter12_reg <= icmp_ln56_reg_1419_pp0_iter11_reg;
        icmp_ln56_reg_1419_pp0_iter13_reg <= icmp_ln56_reg_1419_pp0_iter12_reg;
        icmp_ln56_reg_1419_pp0_iter14_reg <= icmp_ln56_reg_1419_pp0_iter13_reg;
        icmp_ln56_reg_1419_pp0_iter15_reg <= icmp_ln56_reg_1419_pp0_iter14_reg;
        icmp_ln56_reg_1419_pp0_iter16_reg <= icmp_ln56_reg_1419_pp0_iter15_reg;
        icmp_ln56_reg_1419_pp0_iter2_reg <= icmp_ln56_reg_1419_pp0_iter1_reg;
        icmp_ln56_reg_1419_pp0_iter3_reg <= icmp_ln56_reg_1419_pp0_iter2_reg;
        icmp_ln56_reg_1419_pp0_iter4_reg <= icmp_ln56_reg_1419_pp0_iter3_reg;
        icmp_ln56_reg_1419_pp0_iter5_reg <= icmp_ln56_reg_1419_pp0_iter4_reg;
        icmp_ln56_reg_1419_pp0_iter6_reg <= icmp_ln56_reg_1419_pp0_iter5_reg;
        icmp_ln56_reg_1419_pp0_iter7_reg <= icmp_ln56_reg_1419_pp0_iter6_reg;
        icmp_ln56_reg_1419_pp0_iter8_reg <= icmp_ln56_reg_1419_pp0_iter7_reg;
        icmp_ln56_reg_1419_pp0_iter9_reg <= icmp_ln56_reg_1419_pp0_iter8_reg;
        select_ln63_1_reg_1435_pp0_iter2_reg <= select_ln63_1_reg_1435_pp0_iter1_reg;
        select_ln63_1_reg_1435_pp0_iter3_reg <= select_ln63_1_reg_1435_pp0_iter2_reg;
        select_ln63_1_reg_1435_pp0_iter4_reg <= select_ln63_1_reg_1435_pp0_iter3_reg;
        select_ln63_1_reg_1435_pp0_iter5_reg <= select_ln63_1_reg_1435_pp0_iter4_reg;
        select_ln63_1_reg_1435_pp0_iter6_reg <= select_ln63_1_reg_1435_pp0_iter5_reg;
        select_ln63_1_reg_1435_pp0_iter7_reg <= select_ln63_1_reg_1435_pp0_iter6_reg;
        select_ln63_1_reg_1435_pp0_iter8_reg <= select_ln63_1_reg_1435_pp0_iter7_reg;
        select_ln63_1_reg_1435_pp0_iter9_reg <= select_ln63_1_reg_1435_pp0_iter8_reg;
        select_ln63_reg_1428_pp0_iter2_reg <= select_ln63_reg_1428_pp0_iter1_reg;
        select_ln63_reg_1428_pp0_iter3_reg <= select_ln63_reg_1428_pp0_iter2_reg;
        select_ln63_reg_1428_pp0_iter4_reg <= select_ln63_reg_1428_pp0_iter3_reg;
        select_ln63_reg_1428_pp0_iter5_reg <= select_ln63_reg_1428_pp0_iter4_reg;
        select_ln63_reg_1428_pp0_iter6_reg <= select_ln63_reg_1428_pp0_iter5_reg;
        select_ln63_reg_1428_pp0_iter7_reg <= select_ln63_reg_1428_pp0_iter6_reg;
        select_ln63_reg_1428_pp0_iter8_reg <= select_ln63_reg_1428_pp0_iter7_reg;
        select_ln63_reg_1428_pp0_iter9_reg <= select_ln63_reg_1428_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_reg_1419_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        frames_load_reg_1558 <= frames_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln74_fu_1228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_temp_0_addr_reg_1610 <= zext_ln77_2_fu_1268_p1;
        frames_temp_1_addr_reg_1615 <= zext_ln77_2_fu_1268_p1;
        frames_temp_2_addr_reg_1620 <= zext_ln77_2_fu_1268_p1;
        frames_temp_3_addr_reg_1625 <= zext_ln77_2_fu_1268_p1;
        trunc_ln77_reg_1606 <= trunc_ln77_fu_1254_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i_48_reg_1572 <= i_48_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln56_reg_1419 <= icmp_ln56_fu_989_p2;
        icmp_ln56_reg_1419_pp0_iter1_reg <= icmp_ln56_reg_1419;
        select_ln63_1_reg_1435_pp0_iter1_reg <= select_ln63_1_reg_1435;
        select_ln63_reg_1428_pp0_iter1_reg <= select_ln63_reg_1428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln96_fu_1318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        lshr_ln5_reg_1655 <= {{j4_0_reg_940[8:2]}};
        trunc_ln99_reg_1650 <= trunc_ln99_fu_1330_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        lshr_ln5_reg_1655_pp3_iter10_reg <= lshr_ln5_reg_1655_pp3_iter9_reg;
        lshr_ln5_reg_1655_pp3_iter2_reg <= lshr_ln5_reg_1655_pp3_iter1_reg;
        lshr_ln5_reg_1655_pp3_iter3_reg <= lshr_ln5_reg_1655_pp3_iter2_reg;
        lshr_ln5_reg_1655_pp3_iter4_reg <= lshr_ln5_reg_1655_pp3_iter3_reg;
        lshr_ln5_reg_1655_pp3_iter5_reg <= lshr_ln5_reg_1655_pp3_iter4_reg;
        lshr_ln5_reg_1655_pp3_iter6_reg <= lshr_ln5_reg_1655_pp3_iter5_reg;
        lshr_ln5_reg_1655_pp3_iter7_reg <= lshr_ln5_reg_1655_pp3_iter6_reg;
        lshr_ln5_reg_1655_pp3_iter8_reg <= lshr_ln5_reg_1655_pp3_iter7_reg;
        lshr_ln5_reg_1655_pp3_iter9_reg <= lshr_ln5_reg_1655_pp3_iter8_reg;
        tmp_312_reg_1712 <= grp_fu_979_p2;
        tmp_313_reg_1717 <= grp_fu_971_p2;
        trunc_ln99_reg_1650_pp3_iter10_reg <= trunc_ln99_reg_1650_pp3_iter9_reg;
        trunc_ln99_reg_1650_pp3_iter2_reg <= trunc_ln99_reg_1650_pp3_iter1_reg;
        trunc_ln99_reg_1650_pp3_iter3_reg <= trunc_ln99_reg_1650_pp3_iter2_reg;
        trunc_ln99_reg_1650_pp3_iter4_reg <= trunc_ln99_reg_1650_pp3_iter3_reg;
        trunc_ln99_reg_1650_pp3_iter5_reg <= trunc_ln99_reg_1650_pp3_iter4_reg;
        trunc_ln99_reg_1650_pp3_iter6_reg <= trunc_ln99_reg_1650_pp3_iter5_reg;
        trunc_ln99_reg_1650_pp3_iter7_reg <= trunc_ln99_reg_1650_pp3_iter6_reg;
        trunc_ln99_reg_1650_pp3_iter8_reg <= trunc_ln99_reg_1650_pp3_iter7_reg;
        trunc_ln99_reg_1650_pp3_iter9_reg <= trunc_ln99_reg_1650_pp3_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        lshr_ln5_reg_1655_pp3_iter1_reg <= lshr_ln5_reg_1655;
        tmp_318_reg_1700 <= tmp_318_fu_1359_p6;
        tmp_319_reg_1706 <= tmp_319_fu_1373_p6;
        trunc_ln99_reg_1650_pp3_iter1_reg <= trunc_ln99_reg_1650;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1)) | ((icmp_ln56_reg_1419_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1)))) begin
        reg_983 <= grp_fu_975_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_989_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln63_1_reg_1435 <= select_ln63_1_fu_1021_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_989_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln63_reg_1428 <= select_ln63_fu_1013_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_reg_1419_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_317_reg_1563 <= tmp_317_fu_1126_p22;
    end
end

always @ (*) begin
    if ((icmp_ln56_fu_989_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln74_fu_1228_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln96_fu_1318_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state28 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state28 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln69_fu_1172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter11 == 1'b0) & (ap_enable_reg_pp3_iter10 == 1'b0) & (ap_enable_reg_pp3_iter9 == 1'b0) & (ap_enable_reg_pp3_iter8 == 1'b0) & (ap_enable_reg_pp3_iter7 == 1'b0) & (ap_enable_reg_pp3_iter6 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln56_reg_1419 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_889_p4 = select_ln63_1_reg_1435;
    end else begin
        ap_phi_mux_i_0_phi_fu_889_p4 = i_0_reg_885;
    end
end

always @ (*) begin
    if (((icmp_ln69_fu_1172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_0_ce0 = 1'b1;
    end else begin
        cosines_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_10_ce0 = 1'b1;
    end else begin
        cosines_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_11_ce0 = 1'b1;
    end else begin
        cosines_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_12_ce0 = 1'b1;
    end else begin
        cosines_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_13_ce0 = 1'b1;
    end else begin
        cosines_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_14_ce0 = 1'b1;
    end else begin
        cosines_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_15_ce0 = 1'b1;
    end else begin
        cosines_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_16_ce0 = 1'b1;
    end else begin
        cosines_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_17_ce0 = 1'b1;
    end else begin
        cosines_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_18_ce0 = 1'b1;
    end else begin
        cosines_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_19_ce0 = 1'b1;
    end else begin
        cosines_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_1_ce0 = 1'b1;
    end else begin
        cosines_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_2_ce0 = 1'b1;
    end else begin
        cosines_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_3_ce0 = 1'b1;
    end else begin
        cosines_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_4_ce0 = 1'b1;
    end else begin
        cosines_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_5_ce0 = 1'b1;
    end else begin
        cosines_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_6_ce0 = 1'b1;
    end else begin
        cosines_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_7_ce0 = 1'b1;
    end else begin
        cosines_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_8_ce0 = 1'b1;
    end else begin
        cosines_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cosines_9_ce0 = 1'b1;
    end else begin
        cosines_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_i_temp_0_address0 = zext_ln99_1_fu_1344_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_0_address0 = grp_kfft_fu_951_fi_0_address0;
    end else begin
        fft_frame_i_temp_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_i_temp_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_0_ce0 = grp_kfft_fu_951_fi_0_ce0;
    end else begin
        fft_frame_i_temp_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_0_ce1 = grp_kfft_fu_951_fi_0_ce1;
    end else begin
        fft_frame_i_temp_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_0_we1 = grp_kfft_fu_951_fi_0_we1;
    end else begin
        fft_frame_i_temp_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_i_temp_1_address0 = zext_ln99_1_fu_1344_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_1_address0 = grp_kfft_fu_951_fi_1_address0;
    end else begin
        fft_frame_i_temp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_i_temp_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_1_ce0 = grp_kfft_fu_951_fi_1_ce0;
    end else begin
        fft_frame_i_temp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_1_ce1 = grp_kfft_fu_951_fi_1_ce1;
    end else begin
        fft_frame_i_temp_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_1_we1 = grp_kfft_fu_951_fi_1_we1;
    end else begin
        fft_frame_i_temp_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_i_temp_2_address0 = zext_ln99_1_fu_1344_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_2_address0 = grp_kfft_fu_951_fi_2_address0;
    end else begin
        fft_frame_i_temp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_i_temp_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_2_ce0 = grp_kfft_fu_951_fi_2_ce0;
    end else begin
        fft_frame_i_temp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_2_ce1 = grp_kfft_fu_951_fi_2_ce1;
    end else begin
        fft_frame_i_temp_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_2_we1 = grp_kfft_fu_951_fi_2_we1;
    end else begin
        fft_frame_i_temp_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_i_temp_3_address0 = zext_ln99_1_fu_1344_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_3_address0 = grp_kfft_fu_951_fi_3_address0;
    end else begin
        fft_frame_i_temp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_i_temp_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_3_ce0 = grp_kfft_fu_951_fi_3_ce0;
    end else begin
        fft_frame_i_temp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_3_ce1 = grp_kfft_fu_951_fi_3_ce1;
    end else begin
        fft_frame_i_temp_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_i_temp_3_we1 = grp_kfft_fu_951_fi_3_we1;
    end else begin
        fft_frame_i_temp_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_r_temp_0_address0 = zext_ln99_1_fu_1344_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_0_address0 = grp_kfft_fu_951_fr_0_address0;
    end else begin
        fft_frame_r_temp_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_r_temp_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_0_ce0 = grp_kfft_fu_951_fr_0_ce0;
    end else begin
        fft_frame_r_temp_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_0_ce1 = grp_kfft_fu_951_fr_0_ce1;
    end else begin
        fft_frame_r_temp_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_0_we1 = grp_kfft_fu_951_fr_0_we1;
    end else begin
        fft_frame_r_temp_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_r_temp_1_address0 = zext_ln99_1_fu_1344_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_1_address0 = grp_kfft_fu_951_fr_1_address0;
    end else begin
        fft_frame_r_temp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_r_temp_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_1_ce0 = grp_kfft_fu_951_fr_1_ce0;
    end else begin
        fft_frame_r_temp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_1_ce1 = grp_kfft_fu_951_fr_1_ce1;
    end else begin
        fft_frame_r_temp_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_1_we1 = grp_kfft_fu_951_fr_1_we1;
    end else begin
        fft_frame_r_temp_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_r_temp_2_address0 = zext_ln99_1_fu_1344_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_2_address0 = grp_kfft_fu_951_fr_2_address0;
    end else begin
        fft_frame_r_temp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_r_temp_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_2_ce0 = grp_kfft_fu_951_fr_2_ce0;
    end else begin
        fft_frame_r_temp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_2_ce1 = grp_kfft_fu_951_fr_2_ce1;
    end else begin
        fft_frame_r_temp_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_2_we1 = grp_kfft_fu_951_fr_2_we1;
    end else begin
        fft_frame_r_temp_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_r_temp_3_address0 = zext_ln99_1_fu_1344_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_3_address0 = grp_kfft_fu_951_fr_3_address0;
    end else begin
        fft_frame_r_temp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        fft_frame_r_temp_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_3_ce0 = grp_kfft_fu_951_fr_3_ce0;
    end else begin
        fft_frame_r_temp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_3_ce1 = grp_kfft_fu_951_fr_3_ce1;
    end else begin
        fft_frame_r_temp_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_frame_r_temp_3_we1 = grp_kfft_fu_951_fr_3_we1;
    end else begin
        fft_frame_r_temp_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        fft_input_i_0_address1 = zext_ln85_fu_1300_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fft_input_i_0_address1 = zext_ln77_2_fu_1268_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_0_address1 = grp_kfft_fu_951_pi_0_address1;
    end else begin
        fft_input_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_0_ce0 = grp_kfft_fu_951_pi_0_ce0;
    end else begin
        fft_input_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_0_ce1 = grp_kfft_fu_951_pi_0_ce1;
    end else begin
        fft_input_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_0_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_0_d1 = grp_kfft_fu_951_pi_0_d1;
    end else begin
        fft_input_i_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (trunc_ln85_fu_1286_p1 == 2'd0)) | ((trunc_ln77_fu_1254_p1 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln74_fu_1228_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_0_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_0_we1 = grp_kfft_fu_951_pi_0_we1;
    end else begin
        fft_input_i_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        fft_input_i_1_address1 = zext_ln85_fu_1300_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fft_input_i_1_address1 = zext_ln77_2_fu_1268_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_1_address1 = grp_kfft_fu_951_pi_1_address1;
    end else begin
        fft_input_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_1_ce0 = grp_kfft_fu_951_pi_1_ce0;
    end else begin
        fft_input_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_1_ce1 = grp_kfft_fu_951_pi_1_ce1;
    end else begin
        fft_input_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_1_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_1_d1 = grp_kfft_fu_951_pi_1_d1;
    end else begin
        fft_input_i_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (trunc_ln85_fu_1286_p1 == 2'd1)) | ((trunc_ln77_fu_1254_p1 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln74_fu_1228_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_1_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_1_we1 = grp_kfft_fu_951_pi_1_we1;
    end else begin
        fft_input_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        fft_input_i_2_address1 = zext_ln85_fu_1300_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fft_input_i_2_address1 = zext_ln77_2_fu_1268_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_2_address1 = grp_kfft_fu_951_pi_2_address1;
    end else begin
        fft_input_i_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_2_ce0 = grp_kfft_fu_951_pi_2_ce0;
    end else begin
        fft_input_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_2_ce1 = grp_kfft_fu_951_pi_2_ce1;
    end else begin
        fft_input_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_2_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_2_d1 = grp_kfft_fu_951_pi_2_d1;
    end else begin
        fft_input_i_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (trunc_ln85_fu_1286_p1 == 2'd2)) | ((trunc_ln77_fu_1254_p1 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln74_fu_1228_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_2_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_2_we1 = grp_kfft_fu_951_pi_2_we1;
    end else begin
        fft_input_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        fft_input_i_3_address1 = zext_ln85_fu_1300_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fft_input_i_3_address1 = zext_ln77_2_fu_1268_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_3_address1 = grp_kfft_fu_951_pi_3_address1;
    end else begin
        fft_input_i_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_3_ce0 = grp_kfft_fu_951_pi_3_ce0;
    end else begin
        fft_input_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_3_ce1 = grp_kfft_fu_951_pi_3_ce1;
    end else begin
        fft_input_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_3_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_3_d1 = grp_kfft_fu_951_pi_3_d1;
    end else begin
        fft_input_i_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (trunc_ln85_fu_1286_p1 == 2'd3)) | ((trunc_ln77_fu_1254_p1 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln74_fu_1228_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fft_input_i_3_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fft_input_i_3_we1 = grp_kfft_fu_951_pi_3_we1;
    end else begin
        fft_input_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_address0 = zext_ln77_6_fu_1249_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        frames_address0 = frames_addr_reg_1447;
    end else begin
        frames_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        frames_ce0 = 1'b1;
    end else begin
        frames_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        frames_ce1 = 1'b1;
    end else begin
        frames_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        frames_temp_0_address1 = zext_ln85_fu_1300_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_temp_0_address1 = frames_temp_0_addr_reg_1610;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_0_address1 = grp_kfft_fu_951_pr_0_address1;
    end else begin
        frames_temp_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_0_ce0 = grp_kfft_fu_951_pr_0_ce0;
    end else begin
        frames_temp_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        frames_temp_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_0_ce1 = grp_kfft_fu_951_pr_0_ce1;
    end else begin
        frames_temp_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        frames_temp_0_d1 = 32'd0;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_temp_0_d1 = frames_q0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_0_d1 = grp_kfft_fu_951_pr_0_d1;
    end else begin
        frames_temp_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (trunc_ln85_fu_1286_p1 == 2'd0)) | ((trunc_ln77_reg_1606 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        frames_temp_0_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_0_we1 = grp_kfft_fu_951_pr_0_we1;
    end else begin
        frames_temp_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        frames_temp_1_address1 = zext_ln85_fu_1300_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_temp_1_address1 = frames_temp_1_addr_reg_1615;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_1_address1 = grp_kfft_fu_951_pr_1_address1;
    end else begin
        frames_temp_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_1_ce0 = grp_kfft_fu_951_pr_1_ce0;
    end else begin
        frames_temp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        frames_temp_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_1_ce1 = grp_kfft_fu_951_pr_1_ce1;
    end else begin
        frames_temp_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        frames_temp_1_d1 = 32'd0;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_temp_1_d1 = frames_q0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_1_d1 = grp_kfft_fu_951_pr_1_d1;
    end else begin
        frames_temp_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (trunc_ln85_fu_1286_p1 == 2'd1)) | ((trunc_ln77_reg_1606 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        frames_temp_1_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_1_we1 = grp_kfft_fu_951_pr_1_we1;
    end else begin
        frames_temp_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        frames_temp_2_address1 = zext_ln85_fu_1300_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_temp_2_address1 = frames_temp_2_addr_reg_1620;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_2_address1 = grp_kfft_fu_951_pr_2_address1;
    end else begin
        frames_temp_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_2_ce0 = grp_kfft_fu_951_pr_2_ce0;
    end else begin
        frames_temp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        frames_temp_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_2_ce1 = grp_kfft_fu_951_pr_2_ce1;
    end else begin
        frames_temp_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        frames_temp_2_d1 = 32'd0;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_temp_2_d1 = frames_q0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_2_d1 = grp_kfft_fu_951_pr_2_d1;
    end else begin
        frames_temp_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (trunc_ln85_fu_1286_p1 == 2'd2)) | ((trunc_ln77_reg_1606 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        frames_temp_2_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_2_we1 = grp_kfft_fu_951_pr_2_we1;
    end else begin
        frames_temp_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        frames_temp_3_address1 = zext_ln85_fu_1300_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_temp_3_address1 = frames_temp_3_addr_reg_1625;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_3_address1 = grp_kfft_fu_951_pr_3_address1;
    end else begin
        frames_temp_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_3_ce0 = grp_kfft_fu_951_pr_3_ce0;
    end else begin
        frames_temp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        frames_temp_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_3_ce1 = grp_kfft_fu_951_pr_3_ce1;
    end else begin
        frames_temp_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        frames_temp_3_d1 = 32'd0;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        frames_temp_3_d1 = frames_q0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_3_d1 = grp_kfft_fu_951_pr_3_d1;
    end else begin
        frames_temp_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (trunc_ln85_fu_1286_p1 == 2'd3)) | ((trunc_ln77_reg_1606 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        frames_temp_3_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frames_temp_3_we1 = grp_kfft_fu_951_pr_3_we1;
    end else begin
        frames_temp_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln56_reg_1419_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        frames_we1 = 1'b1;
    end else begin
        frames_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        grp_fu_975_p0 = tmp_318_reg_1700;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        grp_fu_975_p0 = frames_load_reg_1558;
    end else begin
        grp_fu_975_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        grp_fu_975_p1 = tmp_318_reg_1700;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        grp_fu_975_p1 = tmp_317_reg_1563;
    end else begin
        grp_fu_975_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        spectrogram_0_ce1 = 1'b1;
    end else begin
        spectrogram_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln99_reg_1650_pp3_iter10_reg == 2'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        spectrogram_0_we1 = 1'b1;
    end else begin
        spectrogram_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        spectrogram_1_ce1 = 1'b1;
    end else begin
        spectrogram_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln99_reg_1650_pp3_iter10_reg == 2'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        spectrogram_1_we1 = 1'b1;
    end else begin
        spectrogram_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        spectrogram_2_ce1 = 1'b1;
    end else begin
        spectrogram_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln99_reg_1650_pp3_iter10_reg == 2'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        spectrogram_2_we1 = 1'b1;
    end else begin
        spectrogram_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        spectrogram_3_ce1 = 1'b1;
    end else begin
        spectrogram_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln99_reg_1650_pp3_iter10_reg == 2'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter11 == 1'b1))) begin
        spectrogram_3_we1 = 1'b1;
    end else begin
        spectrogram_3_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln56_fu_989_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln56_fu_989_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln69_fu_1172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln74_fu_1228_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln74_fu_1228_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln82_fu_1280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_kfft_fu_951_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln96_fu_1318_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter10 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter11 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter10 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter11 == 1'b1)) | ((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln96_fu_1318_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln56_fu_995_p2 = (indvar_flatten_reg_874 + 14'd1);

assign add_ln63_1_fu_1072_p2 = (add_ln63_fu_1063_p2 + zext_ln63_4_fu_1069_p1);

assign add_ln63_fu_1063_p2 = (zext_ln63_1_fu_1059_p1 + zext_ln63_fu_1048_p1);

assign add_ln77_1_fu_1244_p2 = (add_ln77_reg_1582 + zext_ln77_5_fu_1240_p1);

assign add_ln77_fu_1216_p2 = (zext_ln77_4_fu_1212_p1 + zext_ln77_1_fu_1196_p1);

assign add_ln99_1_fu_1390_p2 = (add_ln99_reg_1587 + zext_ln99_2_fu_1387_p1);

assign add_ln99_2_fu_1400_p2 = (zext_ln77_3_reg_1577 + zext_ln99_2_fu_1387_p1);

assign add_ln99_fu_1222_p2 = (zext_ln77_fu_1184_p1 + zext_ln77_3_fu_1208_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd10];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp3_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp3_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp3_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp3_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp3_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp3_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp3_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign cosines_0_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_10_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_11_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_12_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_13_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_14_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_15_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_16_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_17_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_18_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_19_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_1_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_2_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_3_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_4_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_5_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_6_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_7_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_8_address0 = zext_ln63_2_fu_1098_p1;

assign cosines_9_address0 = zext_ln63_2_fu_1098_p1;

assign frames_address1 = frames_addr_reg_1447_pp0_iter16_reg;

assign frames_d1 = reg_983;

assign grp_fu_1029_p1 = 9'd20;

assign grp_kfft_fu_951_ap_start = grp_kfft_fu_951_ap_start_reg;

assign i_48_fu_1178_p2 = (i1_0_reg_907 + 6'd1);

assign i_fu_1001_p2 = (ap_phi_mux_i_0_phi_fu_889_p4 + 6'd1);

assign icmp_ln56_fu_989_p2 = ((indvar_flatten_reg_874 == 14'd15680) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_1007_p2 = ((j_0_reg_896 == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_1172_p2 = ((i1_0_reg_907 == 6'd49) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_1228_p2 = ((j2_0_reg_918 == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_1280_p2 = ((j3_0_reg_929 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_1318_p2 = ((j4_0_reg_940 == 9'd257) ? 1'b1 : 1'b0);

assign j_20_fu_1234_p2 = (j2_0_reg_918 + 9'd1);

assign j_21_fu_1312_p2 = (j3_0_reg_929 + 10'd1);

assign j_22_fu_1324_p2 = (j4_0_reg_940 + 9'd1);

assign j_fu_1035_p2 = (select_ln63_fu_1013_p3 + 9'd1);

assign lshr_ln4_fu_1290_p4 = {{j3_0_reg_929[9:2]}};

assign lshr_ln5_fu_1334_p4 = {{j4_0_reg_940[8:2]}};

assign lshr_ln_fu_1258_p4 = {{j2_0_reg_918[8:2]}};

assign mul_ln63_fu_1412_p0 = mul_ln63_fu_1412_p00;

assign mul_ln63_fu_1412_p00 = select_ln63_reg_1428_pp0_iter9_reg;

assign mul_ln63_fu_1412_p1 = 20'd820;

assign select_ln63_1_fu_1021_p3 = ((icmp_ln59_fu_1007_p2[0:0] === 1'b1) ? i_fu_1001_p2 : ap_phi_mux_i_0_phi_fu_889_p4);

assign select_ln63_fu_1013_p3 = ((icmp_ln59_fu_1007_p2[0:0] === 1'b1) ? 9'd0 : j_0_reg_896);

assign sext_ln63_fu_1095_p1 = $signed(tmp_140_reg_1453);

assign spectrogram_0_address1 = zext_ln99_3_fu_1395_p1;

assign spectrogram_0_d1 = tmp_313_reg_1717;

assign spectrogram_1_address1 = zext_ln99_4_fu_1405_p1;

assign spectrogram_1_d1 = tmp_313_reg_1717;

assign spectrogram_2_address1 = zext_ln99_4_fu_1405_p1;

assign spectrogram_2_d1 = tmp_313_reg_1717;

assign spectrogram_3_address1 = zext_ln99_4_fu_1405_p1;

assign spectrogram_3_d1 = tmp_313_reg_1717;

assign tmp_119_fu_1041_p3 = {{select_ln63_1_reg_1435_pp0_iter9_reg}, {8'd0}};

assign tmp_123_fu_1052_p3 = {{select_ln63_1_reg_1435_pp0_iter9_reg}, {6'd0}};

assign tmp_124_fu_1188_p3 = {{i1_0_reg_907}, {8'd0}};

assign tmp_125_fu_1200_p3 = {{i1_0_reg_907}, {6'd0}};

assign tmp_317_fu_1126_p21 = grp_fu_1029_p2;

assign trunc_ln77_fu_1254_p1 = j2_0_reg_918[1:0];

assign trunc_ln85_fu_1286_p1 = j3_0_reg_929[1:0];

assign trunc_ln99_fu_1330_p1 = j4_0_reg_940[1:0];

assign zext_ln63_1_fu_1059_p1 = tmp_123_fu_1052_p3;

assign zext_ln63_2_fu_1098_p1 = $unsigned(sext_ln63_fu_1095_p1);

assign zext_ln63_4_fu_1069_p1 = select_ln63_reg_1428_pp0_iter9_reg;

assign zext_ln63_5_fu_1078_p1 = add_ln63_1_fu_1072_p2;

assign zext_ln63_fu_1048_p1 = tmp_119_fu_1041_p3;

assign zext_ln77_1_fu_1196_p1 = tmp_124_fu_1188_p3;

assign zext_ln77_2_fu_1268_p1 = lshr_ln_fu_1258_p4;

assign zext_ln77_3_fu_1208_p1 = tmp_125_fu_1200_p3;

assign zext_ln77_4_fu_1212_p1 = tmp_125_fu_1200_p3;

assign zext_ln77_5_fu_1240_p1 = j2_0_reg_918;

assign zext_ln77_6_fu_1249_p1 = add_ln77_1_fu_1244_p2;

assign zext_ln77_fu_1184_p1 = i1_0_reg_907;

assign zext_ln85_fu_1300_p1 = lshr_ln4_fu_1290_p4;

assign zext_ln99_1_fu_1344_p1 = lshr_ln5_fu_1334_p4;

assign zext_ln99_2_fu_1387_p1 = lshr_ln5_reg_1655_pp3_iter10_reg;

assign zext_ln99_3_fu_1395_p1 = add_ln99_1_fu_1390_p2;

assign zext_ln99_4_fu_1405_p1 = add_ln99_2_fu_1400_p2;

assign zext_ln99_fu_1356_p1 = trunc_ln99_reg_1650;

always @ (posedge ap_clk) begin
    zext_ln77_3_reg_1577[5:0] <= 6'b000000;
    zext_ln77_3_reg_1577[12] <= 1'b0;
    add_ln77_reg_1582[5:0] <= 6'b000000;
end

endmodule //calc_stft
