Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto f91518a883694b3ca40a427f79657e65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [G:/VivadoProjects/jingzhe/jingzhe.srcs/sources_1/new/main.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CounterModTen
Compiling module xil_defaultlib.screen
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_sim_behav
