
EncorderProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088f8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  08008ac8  08008ac8  00009ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bf8  08008bf8  0000a0c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008bf8  08008bf8  00009bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c00  08008c00  0000a0c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c00  08008c00  00009c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c04  08008c04  00009c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  08008c08  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002c04  200000c0  08008cc8  0000a0c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002cc4  08008cc8  0000acc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010818  00000000  00000000  0000a0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000278f  00000000  00000000  0001a908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  0001d098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c3a  00000000  00000000  0001e070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027f6e  00000000  00000000  0001ecaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015127  00000000  00000000  00046c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1d1a  00000000  00000000  0005bd3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014da59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000484c  00000000  00000000  0014da9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001522e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000c0 	.word	0x200000c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008ab0 	.word	0x08008ab0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000c4 	.word	0x200000c4
 800020c:	08008ab0 	.word	0x08008ab0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b988 	b.w	8000e24 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	468e      	mov	lr, r1
 8000b34:	4604      	mov	r4, r0
 8000b36:	4688      	mov	r8, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14a      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4617      	mov	r7, r2
 8000b40:	d962      	bls.n	8000c08 <__udivmoddi4+0xdc>
 8000b42:	fab2 f682 	clz	r6, r2
 8000b46:	b14e      	cbz	r6, 8000b5c <__udivmoddi4+0x30>
 8000b48:	f1c6 0320 	rsb	r3, r6, #32
 8000b4c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b50:	fa20 f303 	lsr.w	r3, r0, r3
 8000b54:	40b7      	lsls	r7, r6
 8000b56:	ea43 0808 	orr.w	r8, r3, r8
 8000b5a:	40b4      	lsls	r4, r6
 8000b5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b60:	fa1f fc87 	uxth.w	ip, r7
 8000b64:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b68:	0c23      	lsrs	r3, r4, #16
 8000b6a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b6e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b72:	fb01 f20c 	mul.w	r2, r1, ip
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x62>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b80:	f080 80ea 	bcs.w	8000d58 <__udivmoddi4+0x22c>
 8000b84:	429a      	cmp	r2, r3
 8000b86:	f240 80e7 	bls.w	8000d58 <__udivmoddi4+0x22c>
 8000b8a:	3902      	subs	r1, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	1a9a      	subs	r2, r3, r2
 8000b90:	b2a3      	uxth	r3, r4
 8000b92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b9e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba2:	459c      	cmp	ip, r3
 8000ba4:	d909      	bls.n	8000bba <__udivmoddi4+0x8e>
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bac:	f080 80d6 	bcs.w	8000d5c <__udivmoddi4+0x230>
 8000bb0:	459c      	cmp	ip, r3
 8000bb2:	f240 80d3 	bls.w	8000d5c <__udivmoddi4+0x230>
 8000bb6:	443b      	add	r3, r7
 8000bb8:	3802      	subs	r0, #2
 8000bba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bbe:	eba3 030c 	sub.w	r3, r3, ip
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	b11d      	cbz	r5, 8000bce <__udivmoddi4+0xa2>
 8000bc6:	40f3      	lsrs	r3, r6
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e9c5 3200 	strd	r3, r2, [r5]
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d905      	bls.n	8000be2 <__udivmoddi4+0xb6>
 8000bd6:	b10d      	cbz	r5, 8000bdc <__udivmoddi4+0xb0>
 8000bd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4608      	mov	r0, r1
 8000be0:	e7f5      	b.n	8000bce <__udivmoddi4+0xa2>
 8000be2:	fab3 f183 	clz	r1, r3
 8000be6:	2900      	cmp	r1, #0
 8000be8:	d146      	bne.n	8000c78 <__udivmoddi4+0x14c>
 8000bea:	4573      	cmp	r3, lr
 8000bec:	d302      	bcc.n	8000bf4 <__udivmoddi4+0xc8>
 8000bee:	4282      	cmp	r2, r0
 8000bf0:	f200 8105 	bhi.w	8000dfe <__udivmoddi4+0x2d2>
 8000bf4:	1a84      	subs	r4, r0, r2
 8000bf6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	4690      	mov	r8, r2
 8000bfe:	2d00      	cmp	r5, #0
 8000c00:	d0e5      	beq.n	8000bce <__udivmoddi4+0xa2>
 8000c02:	e9c5 4800 	strd	r4, r8, [r5]
 8000c06:	e7e2      	b.n	8000bce <__udivmoddi4+0xa2>
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f000 8090 	beq.w	8000d2e <__udivmoddi4+0x202>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	f040 80a4 	bne.w	8000d60 <__udivmoddi4+0x234>
 8000c18:	1a8a      	subs	r2, r1, r2
 8000c1a:	0c03      	lsrs	r3, r0, #16
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	b280      	uxth	r0, r0
 8000c22:	b2bc      	uxth	r4, r7
 8000c24:	2101      	movs	r1, #1
 8000c26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c32:	fb04 f20c 	mul.w	r2, r4, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d907      	bls.n	8000c4a <__udivmoddi4+0x11e>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c40:	d202      	bcs.n	8000c48 <__udivmoddi4+0x11c>
 8000c42:	429a      	cmp	r2, r3
 8000c44:	f200 80e0 	bhi.w	8000e08 <__udivmoddi4+0x2dc>
 8000c48:	46c4      	mov	ip, r8
 8000c4a:	1a9b      	subs	r3, r3, r2
 8000c4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c58:	fb02 f404 	mul.w	r4, r2, r4
 8000c5c:	429c      	cmp	r4, r3
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x144>
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x142>
 8000c68:	429c      	cmp	r4, r3
 8000c6a:	f200 80ca 	bhi.w	8000e02 <__udivmoddi4+0x2d6>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	1b1b      	subs	r3, r3, r4
 8000c72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c76:	e7a5      	b.n	8000bc4 <__udivmoddi4+0x98>
 8000c78:	f1c1 0620 	rsb	r6, r1, #32
 8000c7c:	408b      	lsls	r3, r1
 8000c7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c82:	431f      	orrs	r7, r3
 8000c84:	fa0e f401 	lsl.w	r4, lr, r1
 8000c88:	fa20 f306 	lsr.w	r3, r0, r6
 8000c8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c94:	4323      	orrs	r3, r4
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	fa1f fc87 	uxth.w	ip, r7
 8000c9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000ca2:	0c1c      	lsrs	r4, r3, #16
 8000ca4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ca8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x1a0>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cbe:	f080 809c 	bcs.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc2:	45a6      	cmp	lr, r4
 8000cc4:	f240 8099 	bls.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc8:	3802      	subs	r0, #2
 8000cca:	443c      	add	r4, r7
 8000ccc:	eba4 040e 	sub.w	r4, r4, lr
 8000cd0:	fa1f fe83 	uxth.w	lr, r3
 8000cd4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cdc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ce0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ce4:	45a4      	cmp	ip, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x1ce>
 8000ce8:	193c      	adds	r4, r7, r4
 8000cea:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cee:	f080 8082 	bcs.w	8000df6 <__udivmoddi4+0x2ca>
 8000cf2:	45a4      	cmp	ip, r4
 8000cf4:	d97f      	bls.n	8000df6 <__udivmoddi4+0x2ca>
 8000cf6:	3b02      	subs	r3, #2
 8000cf8:	443c      	add	r4, r7
 8000cfa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cfe:	eba4 040c 	sub.w	r4, r4, ip
 8000d02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d06:	4564      	cmp	r4, ip
 8000d08:	4673      	mov	r3, lr
 8000d0a:	46e1      	mov	r9, ip
 8000d0c:	d362      	bcc.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d0e:	d05f      	beq.n	8000dd0 <__udivmoddi4+0x2a4>
 8000d10:	b15d      	cbz	r5, 8000d2a <__udivmoddi4+0x1fe>
 8000d12:	ebb8 0203 	subs.w	r2, r8, r3
 8000d16:	eb64 0409 	sbc.w	r4, r4, r9
 8000d1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d22:	431e      	orrs	r6, r3
 8000d24:	40cc      	lsrs	r4, r1
 8000d26:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e74f      	b.n	8000bce <__udivmoddi4+0xa2>
 8000d2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d32:	0c01      	lsrs	r1, r0, #16
 8000d34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d38:	b280      	uxth	r0, r0
 8000d3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d3e:	463b      	mov	r3, r7
 8000d40:	4638      	mov	r0, r7
 8000d42:	463c      	mov	r4, r7
 8000d44:	46b8      	mov	r8, r7
 8000d46:	46be      	mov	lr, r7
 8000d48:	2620      	movs	r6, #32
 8000d4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d4e:	eba2 0208 	sub.w	r2, r2, r8
 8000d52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d56:	e766      	b.n	8000c26 <__udivmoddi4+0xfa>
 8000d58:	4601      	mov	r1, r0
 8000d5a:	e718      	b.n	8000b8e <__udivmoddi4+0x62>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	e72c      	b.n	8000bba <__udivmoddi4+0x8e>
 8000d60:	f1c6 0220 	rsb	r2, r6, #32
 8000d64:	fa2e f302 	lsr.w	r3, lr, r2
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b1      	lsls	r1, r6
 8000d6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d74:	430a      	orrs	r2, r1
 8000d76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d7a:	b2bc      	uxth	r4, r7
 8000d7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d80:	0c11      	lsrs	r1, r2, #16
 8000d82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d86:	fb08 f904 	mul.w	r9, r8, r4
 8000d8a:	40b0      	lsls	r0, r6
 8000d8c:	4589      	cmp	r9, r1
 8000d8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	d93e      	bls.n	8000e14 <__udivmoddi4+0x2e8>
 8000d96:	1879      	adds	r1, r7, r1
 8000d98:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d9c:	d201      	bcs.n	8000da2 <__udivmoddi4+0x276>
 8000d9e:	4589      	cmp	r9, r1
 8000da0:	d81f      	bhi.n	8000de2 <__udivmoddi4+0x2b6>
 8000da2:	eba1 0109 	sub.w	r1, r1, r9
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fb09 f804 	mul.w	r8, r9, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	b292      	uxth	r2, r2
 8000db4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000db8:	4542      	cmp	r2, r8
 8000dba:	d229      	bcs.n	8000e10 <__udivmoddi4+0x2e4>
 8000dbc:	18ba      	adds	r2, r7, r2
 8000dbe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dc2:	d2c4      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc4:	4542      	cmp	r2, r8
 8000dc6:	d2c2      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dcc:	443a      	add	r2, r7
 8000dce:	e7be      	b.n	8000d4e <__udivmoddi4+0x222>
 8000dd0:	45f0      	cmp	r8, lr
 8000dd2:	d29d      	bcs.n	8000d10 <__udivmoddi4+0x1e4>
 8000dd4:	ebbe 0302 	subs.w	r3, lr, r2
 8000dd8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ddc:	3801      	subs	r0, #1
 8000dde:	46e1      	mov	r9, ip
 8000de0:	e796      	b.n	8000d10 <__udivmoddi4+0x1e4>
 8000de2:	eba7 0909 	sub.w	r9, r7, r9
 8000de6:	4449      	add	r1, r9
 8000de8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df0:	fb09 f804 	mul.w	r8, r9, r4
 8000df4:	e7db      	b.n	8000dae <__udivmoddi4+0x282>
 8000df6:	4673      	mov	r3, lr
 8000df8:	e77f      	b.n	8000cfa <__udivmoddi4+0x1ce>
 8000dfa:	4650      	mov	r0, sl
 8000dfc:	e766      	b.n	8000ccc <__udivmoddi4+0x1a0>
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e6fd      	b.n	8000bfe <__udivmoddi4+0xd2>
 8000e02:	443b      	add	r3, r7
 8000e04:	3a02      	subs	r2, #2
 8000e06:	e733      	b.n	8000c70 <__udivmoddi4+0x144>
 8000e08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e0c:	443b      	add	r3, r7
 8000e0e:	e71c      	b.n	8000c4a <__udivmoddi4+0x11e>
 8000e10:	4649      	mov	r1, r9
 8000e12:	e79c      	b.n	8000d4e <__udivmoddi4+0x222>
 8000e14:	eba1 0109 	sub.w	r1, r1, r9
 8000e18:	46c4      	mov	ip, r8
 8000e1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1e:	fb09 f804 	mul.w	r8, r9, r4
 8000e22:	e7c4      	b.n	8000dae <__udivmoddi4+0x282>

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <Delay_us>:
 *
 */

#include "DFR_i2c.h"

void Delay_us(uint32_t delay) {
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	// Calculate the number of CPU cycles for the delay
	// change CLOCK preprocessor if the SCL is not compatible with the micro-controller
	uint32_t cycles = CLOCK* delay;
 8000e30:	4b0d      	ldr	r3, [pc, #52]	@ (8000e68 <Delay_us+0x40>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a0d      	ldr	r2, [pc, #52]	@ (8000e6c <Delay_us+0x44>)
 8000e36:	fba2 2303 	umull	r2, r3, r2, r3
 8000e3a:	0e1a      	lsrs	r2, r3, #24
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	fb02 f303 	mul.w	r3, r2, r3
 8000e42:	60fb      	str	r3, [r7, #12]

	for (volatile uint32_t i = 0; i < cycles; i++) {
 8000e44:	2300      	movs	r3, #0
 8000e46:	60bb      	str	r3, [r7, #8]
 8000e48:	e003      	b.n	8000e52 <Delay_us+0x2a>
		__asm__ __volatile__("nop");
 8000e4a:	bf00      	nop
	for (volatile uint32_t i = 0; i < cycles; i++) {
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	60bb      	str	r3, [r7, #8]
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	68fa      	ldr	r2, [r7, #12]
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d8f7      	bhi.n	8000e4a <Delay_us+0x22>
	}
}
 8000e5a:	bf00      	nop
 8000e5c:	bf00      	nop
 8000e5e:	3714      	adds	r7, #20
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	20000050 	.word	0x20000050
 8000e6c:	ee9bfab5 	.word	0xee9bfab5

08000e70 <dfr_i2c_start>:

void dfr_i2c_start(DFRobot_GP8XXX_IIC *gp8xxx) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]

	/* Generate I2C start condition */
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_SET);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6858      	ldr	r0, [r3, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	891b      	ldrh	r3, [r3, #8]
 8000e80:	2201      	movs	r2, #1
 8000e82:	4619      	mov	r1, r3
 8000e84:	f002 fd9a 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin, GPIO_PIN_SET);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	68d8      	ldr	r0, [r3, #12]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	8a1b      	ldrh	r3, [r3, #16]
 8000e90:	2201      	movs	r2, #1
 8000e92:	4619      	mov	r1, r3
 8000e94:	f002 fd92 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_BEFORE);
 8000e98:	2001      	movs	r0, #1
 8000e9a:	f7ff ffc5 	bl	8000e28 <Delay_us>
	HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin, GPIO_PIN_RESET);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	68d8      	ldr	r0, [r3, #12]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	8a1b      	ldrh	r3, [r3, #16]
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	f002 fd87 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_AFTER);
 8000eae:	2002      	movs	r0, #2
 8000eb0:	f7ff ffba 	bl	8000e28 <Delay_us>
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_RESET);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6858      	ldr	r0, [r3, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	891b      	ldrh	r3, [r3, #8]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	f002 fd7c 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_TOTAL);
 8000ec4:	2005      	movs	r0, #5
 8000ec6:	f7ff ffaf 	bl	8000e28 <Delay_us>

}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <dfr_i2c_stop>:

void dfr_i2c_stop(DFRobot_GP8XXX_IIC *gp8xxx) {
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b082      	sub	sp, #8
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]

	/* Generate I2C stop condition */
	HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin, GPIO_PIN_RESET);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	68d8      	ldr	r0, [r3, #12]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	8a1b      	ldrh	r3, [r3, #16]
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f002 fd69 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_BEFORE);
 8000eea:	2001      	movs	r0, #1
 8000eec:	f7ff ff9c 	bl	8000e28 <Delay_us>
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_SET);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6858      	ldr	r0, [r3, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	891b      	ldrh	r3, [r3, #8]
 8000ef8:	2201      	movs	r2, #1
 8000efa:	4619      	mov	r1, r3
 8000efc:	f002 fd5e 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_TOTAL);
 8000f00:	2005      	movs	r0, #5
 8000f02:	f7ff ff91 	bl	8000e28 <Delay_us>
	HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin, GPIO_PIN_SET);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	68d8      	ldr	r0, [r3, #12]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	8a1b      	ldrh	r3, [r3, #16]
 8000f0e:	2201      	movs	r2, #1
 8000f10:	4619      	mov	r1, r3
 8000f12:	f002 fd53 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_TOTAL);
 8000f16:	2005      	movs	r0, #5
 8000f18:	f7ff ff86 	bl	8000e28 <Delay_us>

}
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <dfr_i2c_write_1_bit>:

void dfr_i2c_write_1_bit(DFRobot_GP8XXX_IIC *gp8xxx,uint8_t bit) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	70fb      	strb	r3, [r7, #3]

	// Write 1 bit to the I2C bus
	HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin,
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	68d8      	ldr	r0, [r3, #12]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	8a19      	ldrh	r1, [r3, #16]
 8000f38:	78fb      	ldrb	r3, [r7, #3]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	bf14      	ite	ne
 8000f3e:	2301      	movne	r3, #1
 8000f40:	2300      	moveq	r3, #0
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	461a      	mov	r2, r3
 8000f46:	f002 fd39 	bl	80039bc <HAL_GPIO_WritePin>
			bit ? GPIO_PIN_SET : GPIO_PIN_RESET);
	Delay_us(I2C_CYCLE_BEFORE);
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	f7ff ff6c 	bl	8000e28 <Delay_us>
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_SET);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6858      	ldr	r0, [r3, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	891b      	ldrh	r3, [r3, #8]
 8000f58:	2201      	movs	r2, #1
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f002 fd2e 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_TOTAL);
 8000f60:	2005      	movs	r0, #5
 8000f62:	f7ff ff61 	bl	8000e28 <Delay_us>
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_RESET);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6858      	ldr	r0, [r3, #4]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	891b      	ldrh	r3, [r3, #8]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	4619      	mov	r1, r3
 8000f72:	f002 fd23 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_AFTER);
 8000f76:	2002      	movs	r0, #2
 8000f78:	f7ff ff56 	bl	8000e28 <Delay_us>

}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <dfr_i2c_write_byte>:

HAL_StatusTypeDef dfr_i2c_write_byte(DFRobot_GP8XXX_IIC *gp8xxx,uint8_t data) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	70fb      	strb	r3, [r7, #3]

	/* Write a byte to the I2C bus */
	for (int i = 0; i < 8; i++) {
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	e028      	b.n	8000fe8 <dfr_i2c_write_byte+0x64>
		HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin,
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	68d8      	ldr	r0, [r3, #12]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	8a19      	ldrh	r1, [r3, #16]
				(data & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f9e:	78fb      	ldrb	r3, [r7, #3]
 8000fa0:	09db      	lsrs	r3, r3, #7
 8000fa2:	b2db      	uxtb	r3, r3
		HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin,
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	f002 fd09 	bl	80039bc <HAL_GPIO_WritePin>
		Delay_us(I2C_CYCLE_BEFORE);
 8000faa:	2001      	movs	r0, #1
 8000fac:	f7ff ff3c 	bl	8000e28 <Delay_us>
		HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_SET);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6858      	ldr	r0, [r3, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	891b      	ldrh	r3, [r3, #8]
 8000fb8:	2201      	movs	r2, #1
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f002 fcfe 	bl	80039bc <HAL_GPIO_WritePin>
		Delay_us(I2C_CYCLE_TOTAL);
 8000fc0:	2005      	movs	r0, #5
 8000fc2:	f7ff ff31 	bl	8000e28 <Delay_us>
		HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_RESET);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6858      	ldr	r0, [r3, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	891b      	ldrh	r3, [r3, #8]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f002 fcf3 	bl	80039bc <HAL_GPIO_WritePin>
		Delay_us(I2C_CYCLE_AFTER);
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	f7ff ff26 	bl	8000e28 <Delay_us>
		data <<= 1;
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < 8; i++) {
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	2b07      	cmp	r3, #7
 8000fec:	ddd3      	ble.n	8000f96 <dfr_i2c_write_byte+0x12>
	}

	// Check for ACK from slave, expecting 0
	HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin, GPIO_PIN_SET);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	68d8      	ldr	r0, [r3, #12]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	8a1b      	ldrh	r3, [r3, #16]
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f002 fcdf 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_BEFORE);
 8000ffe:	2001      	movs	r0, #1
 8001000:	f7ff ff12 	bl	8000e28 <Delay_us>
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_SET);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6858      	ldr	r0, [r3, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	891b      	ldrh	r3, [r3, #8]
 800100c:	2201      	movs	r2, #1
 800100e:	4619      	mov	r1, r3
 8001010:	f002 fcd4 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_AFTER);
 8001014:	2002      	movs	r0, #2
 8001016:	f7ff ff07 	bl	8000e28 <Delay_us>

	uint16_t errorTime = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	817b      	strh	r3, [r7, #10]
	while (HAL_GPIO_ReadPin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin) != GPIO_PIN_RESET) {
 800101e:	e00d      	b.n	800103c <dfr_i2c_write_byte+0xb8>
		Delay_us(I2C_CYCLE_BEFORE);
 8001020:	2001      	movs	r0, #1
 8001022:	f7ff ff01 	bl	8000e28 <Delay_us>
		errorTime++;
 8001026:	897b      	ldrh	r3, [r7, #10]
 8001028:	3301      	adds	r3, #1
 800102a:	817b      	strh	r3, [r7, #10]
		if (errorTime > 100) { // No ACK from slave, generate stop condition and return error
 800102c:	897b      	ldrh	r3, [r7, #10]
 800102e:	2b64      	cmp	r3, #100	@ 0x64
 8001030:	d904      	bls.n	800103c <dfr_i2c_write_byte+0xb8>
			dfr_i2c_stop(gp8xxx);
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff ff4d 	bl	8000ed2 <dfr_i2c_stop>
			return HAL_ERROR;
 8001038:	2301      	movs	r3, #1
 800103a:	e016      	b.n	800106a <dfr_i2c_write_byte+0xe6>
	while (HAL_GPIO_ReadPin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin) != GPIO_PIN_RESET) {
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	68da      	ldr	r2, [r3, #12]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	8a1b      	ldrh	r3, [r3, #16]
 8001044:	4619      	mov	r1, r3
 8001046:	4610      	mov	r0, r2
 8001048:	f002 fca0 	bl	800398c <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1e6      	bne.n	8001020 <dfr_i2c_write_byte+0x9c>
		}
	}
	// ACK received as 0
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_RESET);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6858      	ldr	r0, [r3, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	891b      	ldrh	r3, [r3, #8]
 800105a:	2200      	movs	r2, #0
 800105c:	4619      	mov	r1, r3
 800105e:	f002 fcad 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_AFTER);
 8001062:	2002      	movs	r0, #2
 8001064:	f7ff fee0 	bl	8000e28 <Delay_us>
	return HAL_OK;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3710      	adds	r7, #16
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <GP8XXX_IIC_begin>:

void GP8XXX_IIC_begin(DFRobot_GP8XXX_IIC *gp8xxx, eDAC_Name_t dac_name,
		uint8_t Addr, GPIO_TypeDef *SCL_port, uint16_t SCL_pin,
		GPIO_TypeDef *SDA_port, uint16_t SDA_pin) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b0a0      	sub	sp, #128	@ 0x80
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	460b      	mov	r3, r1
 8001080:	72fb      	strb	r3, [r7, #11]
 8001082:	4613      	mov	r3, r2
 8001084:	72bb      	strb	r3, [r7, #10]

	 // Set I2C port and pin configurations

	gp8xxx->I2C_scl_port = SCL_port;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	605a      	str	r2, [r3, #4]
	gp8xxx->I2C_scl_pin = SCL_pin;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8001092:	811a      	strh	r2, [r3, #8]
	gp8xxx->I2C_sda_port = SDA_port;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800109a:	60da      	str	r2, [r3, #12]
	gp8xxx->I2C_sda_pin = SDA_pin;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 80010a2:	821a      	strh	r2, [r3, #16]

	/* Enable GPIO clock for SCL port */
	switch ((uint32_t) gp8xxx->I2C_scl_port) {
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	4a93      	ldr	r2, [pc, #588]	@ (80012f8 <GP8XXX_IIC_begin+0x284>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	f000 80c8 	beq.w	8001240 <GP8XXX_IIC_begin+0x1cc>
 80010b0:	4a91      	ldr	r2, [pc, #580]	@ (80012f8 <GP8XXX_IIC_begin+0x284>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	f200 80d1 	bhi.w	800125a <GP8XXX_IIC_begin+0x1e6>
 80010b8:	4a90      	ldr	r2, [pc, #576]	@ (80012fc <GP8XXX_IIC_begin+0x288>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	f000 80b3 	beq.w	8001226 <GP8XXX_IIC_begin+0x1b2>
 80010c0:	4a8e      	ldr	r2, [pc, #568]	@ (80012fc <GP8XXX_IIC_begin+0x288>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	f200 80c9 	bhi.w	800125a <GP8XXX_IIC_begin+0x1e6>
 80010c8:	4a8d      	ldr	r2, [pc, #564]	@ (8001300 <GP8XXX_IIC_begin+0x28c>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	f000 809e 	beq.w	800120c <GP8XXX_IIC_begin+0x198>
 80010d0:	4a8b      	ldr	r2, [pc, #556]	@ (8001300 <GP8XXX_IIC_begin+0x28c>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	f200 80c1 	bhi.w	800125a <GP8XXX_IIC_begin+0x1e6>
 80010d8:	4a8a      	ldr	r2, [pc, #552]	@ (8001304 <GP8XXX_IIC_begin+0x290>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	f000 8089 	beq.w	80011f2 <GP8XXX_IIC_begin+0x17e>
 80010e0:	4a88      	ldr	r2, [pc, #544]	@ (8001304 <GP8XXX_IIC_begin+0x290>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	f200 80b9 	bhi.w	800125a <GP8XXX_IIC_begin+0x1e6>
 80010e8:	4a87      	ldr	r2, [pc, #540]	@ (8001308 <GP8XXX_IIC_begin+0x294>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d074      	beq.n	80011d8 <GP8XXX_IIC_begin+0x164>
 80010ee:	4a86      	ldr	r2, [pc, #536]	@ (8001308 <GP8XXX_IIC_begin+0x294>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	f200 80b2 	bhi.w	800125a <GP8XXX_IIC_begin+0x1e6>
 80010f6:	4a85      	ldr	r2, [pc, #532]	@ (800130c <GP8XXX_IIC_begin+0x298>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d060      	beq.n	80011be <GP8XXX_IIC_begin+0x14a>
 80010fc:	4a83      	ldr	r2, [pc, #524]	@ (800130c <GP8XXX_IIC_begin+0x298>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	f200 80ab 	bhi.w	800125a <GP8XXX_IIC_begin+0x1e6>
 8001104:	4a82      	ldr	r2, [pc, #520]	@ (8001310 <GP8XXX_IIC_begin+0x29c>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d04c      	beq.n	80011a4 <GP8XXX_IIC_begin+0x130>
 800110a:	4a81      	ldr	r2, [pc, #516]	@ (8001310 <GP8XXX_IIC_begin+0x29c>)
 800110c:	4293      	cmp	r3, r2
 800110e:	f200 80a4 	bhi.w	800125a <GP8XXX_IIC_begin+0x1e6>
 8001112:	4a80      	ldr	r2, [pc, #512]	@ (8001314 <GP8XXX_IIC_begin+0x2a0>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d038      	beq.n	800118a <GP8XXX_IIC_begin+0x116>
 8001118:	4a7e      	ldr	r2, [pc, #504]	@ (8001314 <GP8XXX_IIC_begin+0x2a0>)
 800111a:	4293      	cmp	r3, r2
 800111c:	f200 809d 	bhi.w	800125a <GP8XXX_IIC_begin+0x1e6>
 8001120:	4a7d      	ldr	r2, [pc, #500]	@ (8001318 <GP8XXX_IIC_begin+0x2a4>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d024      	beq.n	8001170 <GP8XXX_IIC_begin+0xfc>
 8001126:	4a7c      	ldr	r2, [pc, #496]	@ (8001318 <GP8XXX_IIC_begin+0x2a4>)
 8001128:	4293      	cmp	r3, r2
 800112a:	f200 8096 	bhi.w	800125a <GP8XXX_IIC_begin+0x1e6>
 800112e:	4a7b      	ldr	r2, [pc, #492]	@ (800131c <GP8XXX_IIC_begin+0x2a8>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d003      	beq.n	800113c <GP8XXX_IIC_begin+0xc8>
 8001134:	4a7a      	ldr	r2, [pc, #488]	@ (8001320 <GP8XXX_IIC_begin+0x2ac>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d00d      	beq.n	8001156 <GP8XXX_IIC_begin+0xe2>
		break;
	case GPIOK_BASE:
		__HAL_RCC_GPIOK_CLK_ENABLE();
		break;
	default:
		break;
 800113a:	e08e      	b.n	800125a <GP8XXX_IIC_begin+0x1e6>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800113c:	4b79      	ldr	r3, [pc, #484]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 800113e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001140:	4a78      	ldr	r2, [pc, #480]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001142:	f043 0301 	orr.w	r3, r3, #1
 8001146:	6313      	str	r3, [r2, #48]	@ 0x30
 8001148:	4b76      	ldr	r3, [pc, #472]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 800114a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114c:	f003 0301 	and.w	r3, r3, #1
 8001150:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001152:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
		break;
 8001154:	e082      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001156:	4b73      	ldr	r3, [pc, #460]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	4a72      	ldr	r2, [pc, #456]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	6313      	str	r3, [r2, #48]	@ 0x30
 8001162:	4b70      	ldr	r3, [pc, #448]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	667b      	str	r3, [r7, #100]	@ 0x64
 800116c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
		break;
 800116e:	e075      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8001170:	4b6c      	ldr	r3, [pc, #432]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001174:	4a6b      	ldr	r2, [pc, #428]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001176:	f043 0304 	orr.w	r3, r3, #4
 800117a:	6313      	str	r3, [r2, #48]	@ 0x30
 800117c:	4b69      	ldr	r3, [pc, #420]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 800117e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001180:	f003 0304 	and.w	r3, r3, #4
 8001184:	663b      	str	r3, [r7, #96]	@ 0x60
 8001186:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
		break;
 8001188:	e068      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 800118a:	4b66      	ldr	r3, [pc, #408]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	4a65      	ldr	r2, [pc, #404]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001190:	f043 0308 	orr.w	r3, r3, #8
 8001194:	6313      	str	r3, [r2, #48]	@ 0x30
 8001196:	4b63      	ldr	r3, [pc, #396]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	f003 0308 	and.w	r3, r3, #8
 800119e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80011a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
		break;
 80011a2:	e05b      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 80011a4:	4b5f      	ldr	r3, [pc, #380]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a8:	4a5e      	ldr	r2, [pc, #376]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011aa:	f043 0310 	orr.w	r3, r3, #16
 80011ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b0:	4b5c      	ldr	r3, [pc, #368]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b4:	f003 0310 	and.w	r3, r3, #16
 80011b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80011ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
		break;
 80011bc:	e04e      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80011be:	4b59      	ldr	r3, [pc, #356]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	4a58      	ldr	r2, [pc, #352]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011c4:	f043 0320 	orr.w	r3, r3, #32
 80011c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ca:	4b56      	ldr	r3, [pc, #344]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	f003 0320 	and.w	r3, r3, #32
 80011d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80011d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
		break;
 80011d6:	e041      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOG_CLK_ENABLE();
 80011d8:	4b52      	ldr	r3, [pc, #328]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011dc:	4a51      	ldr	r2, [pc, #324]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e4:	4b4f      	ldr	r3, [pc, #316]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80011ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
		break;
 80011f0:	e034      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOH_CLK_ENABLE();
 80011f2:	4b4c      	ldr	r3, [pc, #304]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	4a4b      	ldr	r2, [pc, #300]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 80011f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fe:	4b49      	ldr	r3, [pc, #292]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001206:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
		break;
 800120a:	e027      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOI_CLK_ENABLE();
 800120c:	4b45      	ldr	r3, [pc, #276]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 800120e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001210:	4a44      	ldr	r2, [pc, #272]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001212:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001216:	6313      	str	r3, [r2, #48]	@ 0x30
 8001218:	4b42      	ldr	r3, [pc, #264]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 800121a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001220:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001222:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
		break;
 8001224:	e01a      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOJ_CLK_ENABLE();
 8001226:	4b3f      	ldr	r3, [pc, #252]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	4a3e      	ldr	r2, [pc, #248]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 800122c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001230:	6313      	str	r3, [r2, #48]	@ 0x30
 8001232:	4b3c      	ldr	r3, [pc, #240]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800123a:	647b      	str	r3, [r7, #68]	@ 0x44
 800123c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
		break;
 800123e:	e00d      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		__HAL_RCC_GPIOK_CLK_ENABLE();
 8001240:	4b38      	ldr	r3, [pc, #224]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001244:	4a37      	ldr	r2, [pc, #220]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 8001246:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800124a:	6313      	str	r3, [r2, #48]	@ 0x30
 800124c:	4b35      	ldr	r3, [pc, #212]	@ (8001324 <GP8XXX_IIC_begin+0x2b0>)
 800124e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001250:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001254:	643b      	str	r3, [r7, #64]	@ 0x40
 8001256:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
		break;
 8001258:	e000      	b.n	800125c <GP8XXX_IIC_begin+0x1e8>
		break;
 800125a:	bf00      	nop
	}

	/* Enable GPIO clock for SDA port */
	switch ((uint32_t) gp8xxx->I2C_sda_port) {
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	4a25      	ldr	r2, [pc, #148]	@ (80012f8 <GP8XXX_IIC_begin+0x284>)
 8001262:	4293      	cmp	r3, r2
 8001264:	f000 80e2 	beq.w	800142c <GP8XXX_IIC_begin+0x3b8>
 8001268:	4a23      	ldr	r2, [pc, #140]	@ (80012f8 <GP8XXX_IIC_begin+0x284>)
 800126a:	4293      	cmp	r3, r2
 800126c:	f200 80eb 	bhi.w	8001446 <GP8XXX_IIC_begin+0x3d2>
 8001270:	4a22      	ldr	r2, [pc, #136]	@ (80012fc <GP8XXX_IIC_begin+0x288>)
 8001272:	4293      	cmp	r3, r2
 8001274:	f000 80cd 	beq.w	8001412 <GP8XXX_IIC_begin+0x39e>
 8001278:	4a20      	ldr	r2, [pc, #128]	@ (80012fc <GP8XXX_IIC_begin+0x288>)
 800127a:	4293      	cmp	r3, r2
 800127c:	f200 80e3 	bhi.w	8001446 <GP8XXX_IIC_begin+0x3d2>
 8001280:	4a1f      	ldr	r2, [pc, #124]	@ (8001300 <GP8XXX_IIC_begin+0x28c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	f000 80b8 	beq.w	80013f8 <GP8XXX_IIC_begin+0x384>
 8001288:	4a1d      	ldr	r2, [pc, #116]	@ (8001300 <GP8XXX_IIC_begin+0x28c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	f200 80db 	bhi.w	8001446 <GP8XXX_IIC_begin+0x3d2>
 8001290:	4a1c      	ldr	r2, [pc, #112]	@ (8001304 <GP8XXX_IIC_begin+0x290>)
 8001292:	4293      	cmp	r3, r2
 8001294:	f000 80a3 	beq.w	80013de <GP8XXX_IIC_begin+0x36a>
 8001298:	4a1a      	ldr	r2, [pc, #104]	@ (8001304 <GP8XXX_IIC_begin+0x290>)
 800129a:	4293      	cmp	r3, r2
 800129c:	f200 80d3 	bhi.w	8001446 <GP8XXX_IIC_begin+0x3d2>
 80012a0:	4a19      	ldr	r2, [pc, #100]	@ (8001308 <GP8XXX_IIC_begin+0x294>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	f000 808e 	beq.w	80013c4 <GP8XXX_IIC_begin+0x350>
 80012a8:	4a17      	ldr	r2, [pc, #92]	@ (8001308 <GP8XXX_IIC_begin+0x294>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	f200 80cb 	bhi.w	8001446 <GP8XXX_IIC_begin+0x3d2>
 80012b0:	4a16      	ldr	r2, [pc, #88]	@ (800130c <GP8XXX_IIC_begin+0x298>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d079      	beq.n	80013aa <GP8XXX_IIC_begin+0x336>
 80012b6:	4a15      	ldr	r2, [pc, #84]	@ (800130c <GP8XXX_IIC_begin+0x298>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	f200 80c4 	bhi.w	8001446 <GP8XXX_IIC_begin+0x3d2>
 80012be:	4a14      	ldr	r2, [pc, #80]	@ (8001310 <GP8XXX_IIC_begin+0x29c>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d065      	beq.n	8001390 <GP8XXX_IIC_begin+0x31c>
 80012c4:	4a12      	ldr	r2, [pc, #72]	@ (8001310 <GP8XXX_IIC_begin+0x29c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	f200 80bd 	bhi.w	8001446 <GP8XXX_IIC_begin+0x3d2>
 80012cc:	4a11      	ldr	r2, [pc, #68]	@ (8001314 <GP8XXX_IIC_begin+0x2a0>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d051      	beq.n	8001376 <GP8XXX_IIC_begin+0x302>
 80012d2:	4a10      	ldr	r2, [pc, #64]	@ (8001314 <GP8XXX_IIC_begin+0x2a0>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	f200 80b6 	bhi.w	8001446 <GP8XXX_IIC_begin+0x3d2>
 80012da:	4a0f      	ldr	r2, [pc, #60]	@ (8001318 <GP8XXX_IIC_begin+0x2a4>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d03d      	beq.n	800135c <GP8XXX_IIC_begin+0x2e8>
 80012e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001318 <GP8XXX_IIC_begin+0x2a4>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	f200 80af 	bhi.w	8001446 <GP8XXX_IIC_begin+0x3d2>
 80012e8:	4a0c      	ldr	r2, [pc, #48]	@ (800131c <GP8XXX_IIC_begin+0x2a8>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d01c      	beq.n	8001328 <GP8XXX_IIC_begin+0x2b4>
 80012ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001320 <GP8XXX_IIC_begin+0x2ac>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d026      	beq.n	8001342 <GP8XXX_IIC_begin+0x2ce>
		break;
	case GPIOK_BASE:
		__HAL_RCC_GPIOK_CLK_ENABLE();
		break;
	default:
		break;
 80012f4:	e0a7      	b.n	8001446 <GP8XXX_IIC_begin+0x3d2>
 80012f6:	bf00      	nop
 80012f8:	40022800 	.word	0x40022800
 80012fc:	40022400 	.word	0x40022400
 8001300:	40022000 	.word	0x40022000
 8001304:	40021c00 	.word	0x40021c00
 8001308:	40021800 	.word	0x40021800
 800130c:	40021400 	.word	0x40021400
 8001310:	40021000 	.word	0x40021000
 8001314:	40020c00 	.word	0x40020c00
 8001318:	40020800 	.word	0x40020800
 800131c:	40020000 	.word	0x40020000
 8001320:	40020400 	.word	0x40020400
 8001324:	40023800 	.word	0x40023800
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8001328:	4b7a      	ldr	r3, [pc, #488]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 800132a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132c:	4a79      	ldr	r2, [pc, #484]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	6313      	str	r3, [r2, #48]	@ 0x30
 8001334:	4b77      	ldr	r3, [pc, #476]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800133e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
		break;
 8001340:	e082      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001342:	4b74      	ldr	r3, [pc, #464]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	4a73      	ldr	r2, [pc, #460]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001348:	f043 0302 	orr.w	r3, r3, #2
 800134c:	6313      	str	r3, [r2, #48]	@ 0x30
 800134e:	4b71      	ldr	r3, [pc, #452]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
		break;
 800135a:	e075      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800135c:	4b6d      	ldr	r3, [pc, #436]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 800135e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001360:	4a6c      	ldr	r2, [pc, #432]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001362:	f043 0304 	orr.w	r3, r3, #4
 8001366:	6313      	str	r3, [r2, #48]	@ 0x30
 8001368:	4b6a      	ldr	r3, [pc, #424]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 800136a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	637b      	str	r3, [r7, #52]	@ 0x34
 8001372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
		break;
 8001374:	e068      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8001376:	4b67      	ldr	r3, [pc, #412]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	4a66      	ldr	r2, [pc, #408]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 800137c:	f043 0308 	orr.w	r3, r3, #8
 8001380:	6313      	str	r3, [r2, #48]	@ 0x30
 8001382:	4b64      	ldr	r3, [pc, #400]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	f003 0308 	and.w	r3, r3, #8
 800138a:	633b      	str	r3, [r7, #48]	@ 0x30
 800138c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
		break;
 800138e:	e05b      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8001390:	4b60      	ldr	r3, [pc, #384]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001394:	4a5f      	ldr	r2, [pc, #380]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001396:	f043 0310 	orr.w	r3, r3, #16
 800139a:	6313      	str	r3, [r2, #48]	@ 0x30
 800139c:	4b5d      	ldr	r3, [pc, #372]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 800139e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a0:	f003 0310 	and.w	r3, r3, #16
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
		break;
 80013a8:	e04e      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80013aa:	4b5a      	ldr	r3, [pc, #360]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a59      	ldr	r2, [pc, #356]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013b0:	f043 0320 	orr.w	r3, r3, #32
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b57      	ldr	r3, [pc, #348]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0320 	and.w	r3, r3, #32
 80013be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
		break;
 80013c2:	e041      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOG_CLK_ENABLE();
 80013c4:	4b53      	ldr	r3, [pc, #332]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c8:	4a52      	ldr	r2, [pc, #328]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d0:	4b50      	ldr	r3, [pc, #320]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
		break;
 80013dc:	e034      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOH_CLK_ENABLE();
 80013de:	4b4d      	ldr	r3, [pc, #308]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	4a4c      	ldr	r2, [pc, #304]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013f2:	623b      	str	r3, [r7, #32]
 80013f4:	6a3b      	ldr	r3, [r7, #32]
		break;
 80013f6:	e027      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOI_CLK_ENABLE();
 80013f8:	4b46      	ldr	r3, [pc, #280]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fc:	4a45      	ldr	r2, [pc, #276]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 80013fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001402:	6313      	str	r3, [r2, #48]	@ 0x30
 8001404:	4b43      	ldr	r3, [pc, #268]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800140c:	61fb      	str	r3, [r7, #28]
 800140e:	69fb      	ldr	r3, [r7, #28]
		break;
 8001410:	e01a      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOJ_CLK_ENABLE();
 8001412:	4b40      	ldr	r3, [pc, #256]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a3f      	ldr	r2, [pc, #252]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001418:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b3d      	ldr	r3, [pc, #244]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001426:	61bb      	str	r3, [r7, #24]
 8001428:	69bb      	ldr	r3, [r7, #24]
		break;
 800142a:	e00d      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		__HAL_RCC_GPIOK_CLK_ENABLE();
 800142c:	4b39      	ldr	r3, [pc, #228]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 800142e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001430:	4a38      	ldr	r2, [pc, #224]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 8001432:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001436:	6313      	str	r3, [r2, #48]	@ 0x30
 8001438:	4b36      	ldr	r3, [pc, #216]	@ (8001514 <GP8XXX_IIC_begin+0x4a0>)
 800143a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	697b      	ldr	r3, [r7, #20]
		break;
 8001444:	e000      	b.n	8001448 <GP8XXX_IIC_begin+0x3d4>
		break;
 8001446:	bf00      	nop
	}

	// Configure GPIO pins for I2C
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001448:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = gp8xxx->I2C_scl_pin | gp8xxx->I2C_sda_pin;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	891a      	ldrh	r2, [r3, #8]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	8a1b      	ldrh	r3, [r3, #16]
 8001460:	4313      	orrs	r3, r2
 8001462:	b29b      	uxth	r3, r3
 8001464:	66fb      	str	r3, [r7, #108]	@ 0x6c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001466:	2311      	movs	r3, #17
 8001468:	673b      	str	r3, [r7, #112]	@ 0x70
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800146a:	2301      	movs	r3, #1
 800146c:	677b      	str	r3, [r7, #116]	@ 0x74
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146e:	2303      	movs	r3, #3
 8001470:	67bb      	str	r3, [r7, #120]	@ 0x78
	HAL_GPIO_Init(gp8xxx->I2C_scl_port, &GPIO_InitStruct);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 800147a:	4611      	mov	r1, r2
 800147c:	4618      	mov	r0, r3
 800147e:	f002 f8d9 	bl	8003634 <HAL_GPIO_Init>
	HAL_GPIO_Init(gp8xxx->I2C_sda_port, &GPIO_InitStruct);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	68db      	ldr	r3, [r3, #12]
 8001486:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 800148a:	4611      	mov	r1, r2
 800148c:	4618      	mov	r0, r3
 800148e:	f002 f8d1 	bl	8003634 <HAL_GPIO_Init>


	// Set DAC model, resolution, and device address
	gp8xxx->deviceAddr = Addr;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	7aba      	ldrb	r2, [r7, #10]
 8001496:	70da      	strb	r2, [r3, #3]
	gp8xxx->DAC_Name = dac_name;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	7afa      	ldrb	r2, [r7, #11]
 800149c:	709a      	strb	r2, [r3, #2]

	switch (gp8xxx->DAC_Name) {
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	789b      	ldrb	r3, [r3, #2]
 80014a2:	2b06      	cmp	r3, #6
 80014a4:	d82a      	bhi.n	80014fc <GP8XXX_IIC_begin+0x488>
 80014a6:	a201      	add	r2, pc, #4	@ (adr r2, 80014ac <GP8XXX_IIC_begin+0x438>)
 80014a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ac:	080014c9 	.word	0x080014c9
 80014b0:	080014c9 	.word	0x080014c9
 80014b4:	080014c9 	.word	0x080014c9
 80014b8:	080014e3 	.word	0x080014e3
 80014bc:	080014f3 	.word	0x080014f3
 80014c0:	080014d9 	.word	0x080014d9
 80014c4:	080014f3 	.word	0x080014f3
	case GP8211_identifier:
	case GP8211S_identifier:
	case GP8512_identifier:
		gp8xxx->resolution = RESOLUTION_15_BIT;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80014ce:	801a      	strh	r2, [r3, #0]
		gp8xxx->deviceAddr = DFGP8XXX_I2C_DEVICEADDR;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2258      	movs	r2, #88	@ 0x58
 80014d4:	70da      	strb	r2, [r3, #3]

		break;
 80014d6:	e019      	b.n	800150c <GP8XXX_IIC_begin+0x498>
	case GP8413_identifier:
		gp8xxx->resolution = RESOLUTION_15_BIT;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80014de:	801a      	strh	r2, [r3, #0]
		break;
 80014e0:	e014      	b.n	800150c <GP8XXX_IIC_begin+0x498>

	case GP8302_identifier:
		gp8xxx->resolution = RESOLUTION_12_BIT;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80014e8:	801a      	strh	r2, [r3, #0]
		gp8xxx->deviceAddr = DFGP8XXX_I2C_DEVICEADDR;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2258      	movs	r2, #88	@ 0x58
 80014ee:	70da      	strb	r2, [r3, #3]
		break;
 80014f0:	e00c      	b.n	800150c <GP8XXX_IIC_begin+0x498>

	case GP8503_identifier:
	case GP8403_identifier:
		gp8xxx->resolution = RESOLUTION_12_BIT;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80014f8:	801a      	strh	r2, [r3, #0]
		break;
 80014fa:	e007      	b.n	800150c <GP8XXX_IIC_begin+0x498>

	default:
		gp8xxx->resolution = RESOLUTION_15_BIT;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001502:	801a      	strh	r2, [r3, #0]
		gp8xxx->deviceAddr = DFGP8XXX_I2C_DEVICEADDR;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2258      	movs	r2, #88	@ 0x58
 8001508:	70da      	strb	r2, [r3, #3]
		break;
 800150a:	bf00      	nop

	}

}
 800150c:	bf00      	nop
 800150e:	3780      	adds	r7, #128	@ 0x80
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40023800 	.word	0x40023800

08001518 <GP8XXX_IIC_setDACOutVoltage>:

	return HAL_OK;
}

int GP8XXX_IIC_setDACOutVoltage(DFRobot_GP8XXX_IIC *gp8xxx, uint16_t voltage,
		uint8_t channel) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	807b      	strh	r3, [r7, #2]
 8001524:	4613      	mov	r3, r2
 8001526:	707b      	strb	r3, [r7, #1]

	// Set initial state of I2C lines
	if (voltage > gp8xxx->resolution)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	881b      	ldrh	r3, [r3, #0]
 800152c:	887a      	ldrh	r2, [r7, #2]
 800152e:	429a      	cmp	r2, r3
 8001530:	d902      	bls.n	8001538 <GP8XXX_IIC_setDACOutVoltage+0x20>
		voltage = gp8xxx->resolution;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	881b      	ldrh	r3, [r3, #0]
 8001536:	807b      	strh	r3, [r7, #2]

	if (gp8xxx->resolution == RESOLUTION_12_BIT) {
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001540:	4293      	cmp	r3, r2
 8001542:	d103      	bne.n	800154c <GP8XXX_IIC_setDACOutVoltage+0x34>
		voltage = voltage << 4;
 8001544:	887b      	ldrh	r3, [r7, #2]
 8001546:	011b      	lsls	r3, r3, #4
 8001548:	807b      	strh	r3, [r7, #2]
 800154a:	e008      	b.n	800155e <GP8XXX_IIC_setDACOutVoltage+0x46>

	} else if (gp8xxx->resolution == RESOLUTION_15_BIT) {
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	881b      	ldrh	r3, [r3, #0]
 8001550:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001554:	4293      	cmp	r3, r2
 8001556:	d102      	bne.n	800155e <GP8XXX_IIC_setDACOutVoltage+0x46>
		voltage = voltage << 1;
 8001558:	887b      	ldrh	r3, [r7, #2]
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	807b      	strh	r3, [r7, #2]

	}

	uint8_t buff[4] = { (uint8_t) (voltage & 0xff), (uint8_t) (voltage >> 8),
 800155e:	887b      	ldrh	r3, [r7, #2]
 8001560:	b2db      	uxtb	r3, r3
 8001562:	733b      	strb	r3, [r7, #12]
 8001564:	887b      	ldrh	r3, [r7, #2]
 8001566:	0a1b      	lsrs	r3, r3, #8
 8001568:	b29b      	uxth	r3, r3
 800156a:	b2db      	uxtb	r3, r3
 800156c:	737b      	strb	r3, [r7, #13]
			(uint8_t) (voltage & 0xff), (uint8_t) (voltage >> 8) };
 800156e:	887b      	ldrh	r3, [r7, #2]
 8001570:	b2db      	uxtb	r3, r3
	uint8_t buff[4] = { (uint8_t) (voltage & 0xff), (uint8_t) (voltage >> 8),
 8001572:	73bb      	strb	r3, [r7, #14]
			(uint8_t) (voltage & 0xff), (uint8_t) (voltage >> 8) };
 8001574:	887b      	ldrh	r3, [r7, #2]
 8001576:	0a1b      	lsrs	r3, r3, #8
 8001578:	b29b      	uxth	r3, r3
 800157a:	b2db      	uxtb	r3, r3
	uint8_t buff[4] = { (uint8_t) (voltage & 0xff), (uint8_t) (voltage >> 8),
 800157c:	73fb      	strb	r3, [r7, #15]

	if (channel == 0) {
 800157e:	787b      	ldrb	r3, [r7, #1]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d11d      	bne.n	80015c0 <GP8XXX_IIC_setDACOutVoltage+0xa8>

		// Generate start condition
		dfr_i2c_start(gp8xxx);
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f7ff fc73 	bl	8000e70 <dfr_i2c_start>

		// Send device address
		dfr_i2c_write_byte(gp8xxx,gp8xxx->deviceAddr << 1);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	78db      	ldrb	r3, [r3, #3]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	b2db      	uxtb	r3, r3
 8001592:	4619      	mov	r1, r3
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff fcf5 	bl	8000f84 <dfr_i2c_write_byte>

		// Send register address
		dfr_i2c_write_byte(gp8xxx,GP8XXX_CONFIG_CURRENT_REG);
 800159a:	2102      	movs	r1, #2
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff fcf1 	bl	8000f84 <dfr_i2c_write_byte>

		// Send voltage data
		dfr_i2c_write_byte(gp8xxx,buff[0]);
 80015a2:	7b3b      	ldrb	r3, [r7, #12]
 80015a4:	4619      	mov	r1, r3
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff fcec 	bl	8000f84 <dfr_i2c_write_byte>
		dfr_i2c_write_byte(gp8xxx,buff[1]);
 80015ac:	7b7b      	ldrb	r3, [r7, #13]
 80015ae:	4619      	mov	r1, r3
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff fce7 	bl	8000f84 <dfr_i2c_write_byte>

		// Generate stop condition
		dfr_i2c_stop(gp8xxx);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f7ff fc8b 	bl	8000ed2 <dfr_i2c_stop>

		return HAL_OK;
 80015bc:	2300      	movs	r3, #0
 80015be:	e04c      	b.n	800165a <GP8XXX_IIC_setDACOutVoltage+0x142>

	} else if (channel == 1) {
 80015c0:	787b      	ldrb	r3, [r7, #1]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d11d      	bne.n	8001602 <GP8XXX_IIC_setDACOutVoltage+0xea>

		// Generate start condition
		dfr_i2c_start(gp8xxx);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff fc52 	bl	8000e70 <dfr_i2c_start>

		// Send device address
		dfr_i2c_write_byte(gp8xxx,gp8xxx->deviceAddr << 1);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	78db      	ldrb	r3, [r3, #3]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	4619      	mov	r1, r3
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff fcd4 	bl	8000f84 <dfr_i2c_write_byte>

		// Send register address
		dfr_i2c_write_byte(gp8xxx,GP8XXX_CONFIG_CURRENT_REG << 1);
 80015dc:	2104      	movs	r1, #4
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fcd0 	bl	8000f84 <dfr_i2c_write_byte>

		// Send voltage data
		dfr_i2c_write_byte(gp8xxx,buff[0]);
 80015e4:	7b3b      	ldrb	r3, [r7, #12]
 80015e6:	4619      	mov	r1, r3
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff fccb 	bl	8000f84 <dfr_i2c_write_byte>
		dfr_i2c_write_byte(gp8xxx,buff[1]);
 80015ee:	7b7b      	ldrb	r3, [r7, #13]
 80015f0:	4619      	mov	r1, r3
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff fcc6 	bl	8000f84 <dfr_i2c_write_byte>

		// Generate stop condition
		dfr_i2c_stop(gp8xxx);
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff fc6a 	bl	8000ed2 <dfr_i2c_stop>

		return HAL_OK;
 80015fe:	2300      	movs	r3, #0
 8001600:	e02b      	b.n	800165a <GP8XXX_IIC_setDACOutVoltage+0x142>

	} else if (channel == 2) {
 8001602:	787b      	ldrb	r3, [r7, #1]
 8001604:	2b02      	cmp	r3, #2
 8001606:	d127      	bne.n	8001658 <GP8XXX_IIC_setDACOutVoltage+0x140>

		// Generate start condition
		dfr_i2c_start(gp8xxx);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff fc31 	bl	8000e70 <dfr_i2c_start>

		// Send device address
		dfr_i2c_write_byte(gp8xxx,gp8xxx->deviceAddr << 1);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	78db      	ldrb	r3, [r3, #3]
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	b2db      	uxtb	r3, r3
 8001616:	4619      	mov	r1, r3
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff fcb3 	bl	8000f84 <dfr_i2c_write_byte>

		// Send register address
		dfr_i2c_write_byte(gp8xxx,GP8XXX_CONFIG_CURRENT_REG);
 800161e:	2102      	movs	r1, #2
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f7ff fcaf 	bl	8000f84 <dfr_i2c_write_byte>

		// Send voltage data
		dfr_i2c_write_byte(gp8xxx,buff[0]);
 8001626:	7b3b      	ldrb	r3, [r7, #12]
 8001628:	4619      	mov	r1, r3
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff fcaa 	bl	8000f84 <dfr_i2c_write_byte>
		dfr_i2c_write_byte(gp8xxx,buff[1]);
 8001630:	7b7b      	ldrb	r3, [r7, #13]
 8001632:	4619      	mov	r1, r3
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff fca5 	bl	8000f84 <dfr_i2c_write_byte>
		dfr_i2c_write_byte(gp8xxx,buff[2]);
 800163a:	7bbb      	ldrb	r3, [r7, #14]
 800163c:	4619      	mov	r1, r3
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff fca0 	bl	8000f84 <dfr_i2c_write_byte>
		dfr_i2c_write_byte(gp8xxx,buff[3]);
 8001644:	7bfb      	ldrb	r3, [r7, #15]
 8001646:	4619      	mov	r1, r3
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff fc9b 	bl	8000f84 <dfr_i2c_write_byte>

		// Generate stop condition
		dfr_i2c_stop(gp8xxx);
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff fc3f 	bl	8000ed2 <dfr_i2c_stop>
		return HAL_OK;
 8001654:	2300      	movs	r3, #0
 8001656:	e000      	b.n	800165a <GP8XXX_IIC_setDACOutVoltage+0x142>
	} else
		return HAL_ERROR;
 8001658:	2301      	movs	r3, #1

}
 800165a:	4618      	mov	r0, r3
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <GP8XXX_IIC_store>:

int GP8XXX_IIC_store(DFRobot_GP8XXX_IIC *gp8xxx) {
 8001662:	b580      	push	{r7, lr}
 8001664:	b084      	sub	sp, #16
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]

	uint16_t errorTime = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	81fb      	strh	r3, [r7, #14]

	dfr_i2c_start(gp8xxx);
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f7ff fbfe 	bl	8000e70 <dfr_i2c_start>

	for (uint8_t i = 0; i < 3; i++) {
 8001674:	2300      	movs	r3, #0
 8001676:	737b      	strb	r3, [r7, #13]
 8001678:	e00e      	b.n	8001698 <GP8XXX_IIC_store+0x36>
		dfr_i2c_write_1_bit(gp8xxx,(GP8XXX_STORE_TIMING_HEAD << i) & 0x4);
 800167a:	7b7b      	ldrb	r3, [r7, #13]
 800167c:	2202      	movs	r2, #2
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	b2db      	uxtb	r3, r3
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	b2db      	uxtb	r3, r3
 800168a:	4619      	mov	r1, r3
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff fc49 	bl	8000f24 <dfr_i2c_write_1_bit>
	for (uint8_t i = 0; i < 3; i++) {
 8001692:	7b7b      	ldrb	r3, [r7, #13]
 8001694:	3301      	adds	r3, #1
 8001696:	737b      	strb	r3, [r7, #13]
 8001698:	7b7b      	ldrb	r3, [r7, #13]
 800169a:	2b02      	cmp	r3, #2
 800169c:	d9ed      	bls.n	800167a <GP8XXX_IIC_store+0x18>
	}

	// flag = false
	HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin, GPIO_PIN_RESET);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68d8      	ldr	r0, [r3, #12]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	8a1b      	ldrh	r3, [r3, #16]
 80016a6:	2200      	movs	r2, #0
 80016a8:	4619      	mov	r1, r3
 80016aa:	f002 f987 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_SET);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6858      	ldr	r0, [r3, #4]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	891b      	ldrh	r3, [r3, #8]
 80016b6:	2201      	movs	r2, #1
 80016b8:	4619      	mov	r1, r3
 80016ba:	f002 f97f 	bl	80039bc <HAL_GPIO_WritePin>

	dfr_i2c_stop(gp8xxx);
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff fc07 	bl	8000ed2 <dfr_i2c_stop>

	dfr_i2c_start(gp8xxx);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff fbd3 	bl	8000e70 <dfr_i2c_start>

	dfr_i2c_write_byte(gp8xxx,GP8XXX_STORE_TIMING_ADDR);
 80016ca:	2110      	movs	r1, #16
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff fc59 	bl	8000f84 <dfr_i2c_write_byte>
	dfr_i2c_write_byte(gp8xxx,GP8XXX_STORE_TIMING_CMD1);
 80016d2:	2103      	movs	r1, #3
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff fc55 	bl	8000f84 <dfr_i2c_write_byte>

	dfr_i2c_stop(gp8xxx);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff fbf9 	bl	8000ed2 <dfr_i2c_stop>

	dfr_i2c_start(gp8xxx);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff fbc5 	bl	8000e70 <dfr_i2c_start>

	for (uint8_t i = 1; i < 9; i++) {
 80016e6:	2301      	movs	r3, #1
 80016e8:	733b      	strb	r3, [r7, #12]
 80016ea:	e00e      	b.n	800170a <GP8XXX_IIC_store+0xa8>
		dfr_i2c_write_1_bit(gp8xxx,(DFGP8XXX_I2C_DEVICEADDR << i) & 0x80);
 80016ec:	7b3b      	ldrb	r3, [r7, #12]
 80016ee:	2258      	movs	r2, #88	@ 0x58
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	4619      	mov	r1, r3
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff fc10 	bl	8000f24 <dfr_i2c_write_1_bit>
	for (uint8_t i = 1; i < 9; i++) {
 8001704:	7b3b      	ldrb	r3, [r7, #12]
 8001706:	3301      	adds	r3, #1
 8001708:	733b      	strb	r3, [r7, #12]
 800170a:	7b3b      	ldrb	r3, [r7, #12]
 800170c:	2b08      	cmp	r3, #8
 800170e:	d9ed      	bls.n	80016ec <GP8XXX_IIC_store+0x8a>
	}

	// Check for ACK from slave waiting for 1
	HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin, GPIO_PIN_SET);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68d8      	ldr	r0, [r3, #12]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	8a1b      	ldrh	r3, [r3, #16]
 8001718:	2201      	movs	r2, #1
 800171a:	4619      	mov	r1, r3
 800171c:	f002 f94e 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_BEFORE);
 8001720:	2001      	movs	r0, #1
 8001722:	f7ff fb81 	bl	8000e28 <Delay_us>
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_SET);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6858      	ldr	r0, [r3, #4]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	891b      	ldrh	r3, [r3, #8]
 800172e:	2201      	movs	r2, #1
 8001730:	4619      	mov	r1, r3
 8001732:	f002 f943 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_AFTER);
 8001736:	2002      	movs	r0, #2
 8001738:	f7ff fb76 	bl	8000e28 <Delay_us>

	while (HAL_GPIO_ReadPin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin) != GPIO_PIN_SET) {
 800173c:	e00d      	b.n	800175a <GP8XXX_IIC_store+0xf8>
		Delay_us(I2C_CYCLE_BEFORE);
 800173e:	2001      	movs	r0, #1
 8001740:	f7ff fb72 	bl	8000e28 <Delay_us>
		errorTime++;
 8001744:	89fb      	ldrh	r3, [r7, #14]
 8001746:	3301      	adds	r3, #1
 8001748:	81fb      	strh	r3, [r7, #14]
		if (errorTime > 100) {
 800174a:	89fb      	ldrh	r3, [r7, #14]
 800174c:	2b64      	cmp	r3, #100	@ 0x64
 800174e:	d904      	bls.n	800175a <GP8XXX_IIC_store+0xf8>
			dfr_i2c_stop(gp8xxx);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fbbe 	bl	8000ed2 <dfr_i2c_stop>
			return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e0aa      	b.n	80018b0 <GP8XXX_IIC_store+0x24e>
	while (HAL_GPIO_ReadPin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin) != GPIO_PIN_SET) {
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	68da      	ldr	r2, [r3, #12]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	8a1b      	ldrh	r3, [r3, #16]
 8001762:	4619      	mov	r1, r3
 8001764:	4610      	mov	r0, r2
 8001766:	f002 f911 	bl	800398c <HAL_GPIO_ReadPin>
 800176a:	4603      	mov	r3, r0
 800176c:	2b01      	cmp	r3, #1
 800176e:	d1e6      	bne.n	800173e <GP8XXX_IIC_store+0xdc>
		}
	}
	errorTime = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	81fb      	strh	r3, [r7, #14]

	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_RESET);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6858      	ldr	r0, [r3, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	891b      	ldrh	r3, [r3, #8]
 800177c:	2200      	movs	r2, #0
 800177e:	4619      	mov	r1, r3
 8001780:	f002 f91c 	bl	80039bc <HAL_GPIO_WritePin>
	Delay_us(I2C_CYCLE_AFTER);
 8001784:	2002      	movs	r0, #2
 8001786:	f7ff fb4f 	bl	8000e28 <Delay_us>

	for (uint8_t j = 0; j < 8; j++) {
 800178a:	2300      	movs	r3, #0
 800178c:	72fb      	strb	r3, [r7, #11]
 800178e:	e04c      	b.n	800182a <GP8XXX_IIC_store+0x1c8>

		for (uint8_t i = 0; i < 8; i++) {
 8001790:	2300      	movs	r3, #0
 8001792:	72bb      	strb	r3, [r7, #10]
 8001794:	e006      	b.n	80017a4 <GP8XXX_IIC_store+0x142>
			dfr_i2c_write_1_bit(gp8xxx,(GP8XXX_STORE_TIMING_CMD2 << i) & 0x80);
 8001796:	2100      	movs	r1, #0
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff fbc3 	bl	8000f24 <dfr_i2c_write_1_bit>
		for (uint8_t i = 0; i < 8; i++) {
 800179e:	7abb      	ldrb	r3, [r7, #10]
 80017a0:	3301      	adds	r3, #1
 80017a2:	72bb      	strb	r3, [r7, #10]
 80017a4:	7abb      	ldrb	r3, [r7, #10]
 80017a6:	2b07      	cmp	r3, #7
 80017a8:	d9f5      	bls.n	8001796 <GP8XXX_IIC_store+0x134>
		}
		// Check for ACK from slave waiting for 100 cycles
		HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin, GPIO_PIN_SET);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	68d8      	ldr	r0, [r3, #12]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	8a1b      	ldrh	r3, [r3, #16]
 80017b2:	2201      	movs	r2, #1
 80017b4:	4619      	mov	r1, r3
 80017b6:	f002 f901 	bl	80039bc <HAL_GPIO_WritePin>
		Delay_us(I2C_CYCLE_BEFORE);
 80017ba:	2001      	movs	r0, #1
 80017bc:	f7ff fb34 	bl	8000e28 <Delay_us>
		HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_SET);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6858      	ldr	r0, [r3, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	891b      	ldrh	r3, [r3, #8]
 80017c8:	2201      	movs	r2, #1
 80017ca:	4619      	mov	r1, r3
 80017cc:	f002 f8f6 	bl	80039bc <HAL_GPIO_WritePin>
		Delay_us(I2C_CYCLE_AFTER);
 80017d0:	2002      	movs	r0, #2
 80017d2:	f7ff fb29 	bl	8000e28 <Delay_us>

		while (HAL_GPIO_ReadPin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin) != GPIO_PIN_SET) {
 80017d6:	e00d      	b.n	80017f4 <GP8XXX_IIC_store+0x192>
			Delay_us(I2C_CYCLE_BEFORE);
 80017d8:	2001      	movs	r0, #1
 80017da:	f7ff fb25 	bl	8000e28 <Delay_us>
			errorTime++;
 80017de:	89fb      	ldrh	r3, [r7, #14]
 80017e0:	3301      	adds	r3, #1
 80017e2:	81fb      	strh	r3, [r7, #14]
			if (errorTime > 100) {
 80017e4:	89fb      	ldrh	r3, [r7, #14]
 80017e6:	2b64      	cmp	r3, #100	@ 0x64
 80017e8:	d904      	bls.n	80017f4 <GP8XXX_IIC_store+0x192>
				dfr_i2c_stop(gp8xxx);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff fb71 	bl	8000ed2 <dfr_i2c_stop>
				return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e05d      	b.n	80018b0 <GP8XXX_IIC_store+0x24e>
		while (HAL_GPIO_ReadPin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin) != GPIO_PIN_SET) {
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68da      	ldr	r2, [r3, #12]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	8a1b      	ldrh	r3, [r3, #16]
 80017fc:	4619      	mov	r1, r3
 80017fe:	4610      	mov	r0, r2
 8001800:	f002 f8c4 	bl	800398c <HAL_GPIO_ReadPin>
 8001804:	4603      	mov	r3, r0
 8001806:	2b01      	cmp	r3, #1
 8001808:	d1e6      	bne.n	80017d8 <GP8XXX_IIC_store+0x176>
			}
		}
		errorTime = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	81fb      	strh	r3, [r7, #14]
		HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_RESET);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6858      	ldr	r0, [r3, #4]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	891b      	ldrh	r3, [r3, #8]
 8001816:	2200      	movs	r2, #0
 8001818:	4619      	mov	r1, r3
 800181a:	f002 f8cf 	bl	80039bc <HAL_GPIO_WritePin>
		Delay_us(I2C_CYCLE_AFTER);
 800181e:	2002      	movs	r0, #2
 8001820:	f7ff fb02 	bl	8000e28 <Delay_us>
	for (uint8_t j = 0; j < 8; j++) {
 8001824:	7afb      	ldrb	r3, [r7, #11]
 8001826:	3301      	adds	r3, #1
 8001828:	72fb      	strb	r3, [r7, #11]
 800182a:	7afb      	ldrb	r3, [r7, #11]
 800182c:	2b07      	cmp	r3, #7
 800182e:	d9af      	bls.n	8001790 <GP8XXX_IIC_store+0x12e>

	}

	dfr_i2c_stop(gp8xxx);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff fb4e 	bl	8000ed2 <dfr_i2c_stop>

	HAL_Delay(GP8XXX_STORE_TIMING_DELAY);
 8001836:	200a      	movs	r0, #10
 8001838:	f001 fd4e 	bl	80032d8 <HAL_Delay>

	dfr_i2c_start(gp8xxx);
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f7ff fb17 	bl	8000e70 <dfr_i2c_start>

	for (uint8_t i = 0; i < 3; i++) {
 8001842:	2300      	movs	r3, #0
 8001844:	727b      	strb	r3, [r7, #9]
 8001846:	e00e      	b.n	8001866 <GP8XXX_IIC_store+0x204>
		dfr_i2c_write_1_bit(gp8xxx,(GP8XXX_STORE_TIMING_HEAD << i) & 0x4);
 8001848:	7a7b      	ldrb	r3, [r7, #9]
 800184a:	2202      	movs	r2, #2
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	b2db      	uxtb	r3, r3
 8001852:	f003 0304 	and.w	r3, r3, #4
 8001856:	b2db      	uxtb	r3, r3
 8001858:	4619      	mov	r1, r3
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f7ff fb62 	bl	8000f24 <dfr_i2c_write_1_bit>
	for (uint8_t i = 0; i < 3; i++) {
 8001860:	7a7b      	ldrb	r3, [r7, #9]
 8001862:	3301      	adds	r3, #1
 8001864:	727b      	strb	r3, [r7, #9]
 8001866:	7a7b      	ldrb	r3, [r7, #9]
 8001868:	2b02      	cmp	r3, #2
 800186a:	d9ed      	bls.n	8001848 <GP8XXX_IIC_store+0x1e6>
	}

	// flag = false
	HAL_GPIO_WritePin(gp8xxx->I2C_sda_port, gp8xxx->I2C_sda_pin, GPIO_PIN_RESET);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	68d8      	ldr	r0, [r3, #12]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	8a1b      	ldrh	r3, [r3, #16]
 8001874:	2200      	movs	r2, #0
 8001876:	4619      	mov	r1, r3
 8001878:	f002 f8a0 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gp8xxx->I2C_scl_port, gp8xxx->I2C_scl_pin, GPIO_PIN_SET);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6858      	ldr	r0, [r3, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	891b      	ldrh	r3, [r3, #8]
 8001884:	2201      	movs	r2, #1
 8001886:	4619      	mov	r1, r3
 8001888:	f002 f898 	bl	80039bc <HAL_GPIO_WritePin>

	dfr_i2c_stop(gp8xxx);
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	f7ff fb20 	bl	8000ed2 <dfr_i2c_stop>

	dfr_i2c_start(gp8xxx);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff faec 	bl	8000e70 <dfr_i2c_start>

	dfr_i2c_write_byte(gp8xxx,GP8XXX_STORE_TIMING_ADDR);
 8001898:	2110      	movs	r1, #16
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff fb72 	bl	8000f84 <dfr_i2c_write_byte>
	dfr_i2c_write_byte(gp8xxx,GP8XXX_STORE_TIMING_CMD2);
 80018a0:	2100      	movs	r1, #0
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff fb6e 	bl	8000f84 <dfr_i2c_write_byte>

	dfr_i2c_stop(gp8xxx);
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff fb12 	bl	8000ed2 <dfr_i2c_stop>

	return HAL_OK;
 80018ae:	2300      	movs	r3, #0

}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <SELECT>:
static uint8_t PowerFlag = 0;                           /* Power condition Flag */


/* SPI Chip Select */
static void SELECT(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80018bc:	2200      	movs	r2, #0
 80018be:	2101      	movs	r1, #1
 80018c0:	4802      	ldr	r0, [pc, #8]	@ (80018cc <SELECT+0x14>)
 80018c2:	f002 f87b 	bl	80039bc <HAL_GPIO_WritePin>
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40020400 	.word	0x40020400

080018d0 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	2101      	movs	r1, #1
 80018d8:	4802      	ldr	r0, [pc, #8]	@ (80018e4 <DESELECT+0x14>)
 80018da:	f002 f86f 	bl	80039bc <HAL_GPIO_WritePin>
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40020400 	.word	0x40020400

080018e8 <SPI_TxByte>:

/* SPI Transmit*/
static void SPI_TxByte(BYTE data)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi4) != HAL_SPI_STATE_READY);
 80018f2:	bf00      	nop
 80018f4:	4808      	ldr	r0, [pc, #32]	@ (8001918 <SPI_TxByte+0x30>)
 80018f6:	f003 f913 	bl	8004b20 <HAL_SPI_GetState>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d1f9      	bne.n	80018f4 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi4, &data, 1, SPI_TIMEOUT);
 8001900:	1df9      	adds	r1, r7, #7
 8001902:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001906:	2201      	movs	r2, #1
 8001908:	4803      	ldr	r0, [pc, #12]	@ (8001918 <SPI_TxByte+0x30>)
 800190a:	f002 fd72 	bl	80043f2 <HAL_SPI_Transmit>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	200000e0 	.word	0x200000e0

0800191c <SPI_RxByte>:

/* SPI Data send / receive return type function */
static uint8_t SPI_RxByte(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8001922:	23ff      	movs	r3, #255	@ 0xff
 8001924:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi4) != HAL_SPI_STATE_READY));
 800192a:	bf00      	nop
 800192c:	4809      	ldr	r0, [pc, #36]	@ (8001954 <SPI_RxByte+0x38>)
 800192e:	f003 f8f7 	bl	8004b20 <HAL_SPI_GetState>
 8001932:	4603      	mov	r3, r0
 8001934:	2b01      	cmp	r3, #1
 8001936:	d1f9      	bne.n	800192c <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi4, &dummy, &data, 1, SPI_TIMEOUT);
 8001938:	1dba      	adds	r2, r7, #6
 800193a:	1df9      	adds	r1, r7, #7
 800193c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	2301      	movs	r3, #1
 8001944:	4803      	ldr	r0, [pc, #12]	@ (8001954 <SPI_RxByte+0x38>)
 8001946:	f002 fec9 	bl	80046dc <HAL_SPI_TransmitReceive>
  
  return data;
 800194a:	79bb      	ldrb	r3, [r7, #6]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	200000e0 	.word	0x200000e0

08001958 <SPI_RxBytePtr>:

/* SPI Data send / receive pointer type function*/
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001960:	f7ff ffdc 	bl	800191c <SPI_RxByte>
 8001964:	4603      	mov	r3, r0
 8001966:	461a      	mov	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	701a      	strb	r2, [r3, #0]
}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <SD_ReadyWait>:

/* SD CARD Ready wait */
static uint8_t SD_ReadyWait(void) 
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms Counter preparation*/
  timer2 = 50;
 800197a:	4b0b      	ldr	r3, [pc, #44]	@ (80019a8 <SD_ReadyWait+0x34>)
 800197c:	2232      	movs	r2, #50	@ 0x32
 800197e:	701a      	strb	r2, [r3, #0]

  SPI_RxByte();
 8001980:	f7ff ffcc 	bl	800191c <SPI_RxByte>
  
  do
  {
    /* 0xFF SPI communication until a value is received */
    res = SPI_RxByte();
 8001984:	f7ff ffca 	bl	800191c <SPI_RxByte>
 8001988:	4603      	mov	r3, r0
 800198a:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && timer2);
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	2bff      	cmp	r3, #255	@ 0xff
 8001990:	d004      	beq.n	800199c <SD_ReadyWait+0x28>
 8001992:	4b05      	ldr	r3, [pc, #20]	@ (80019a8 <SD_ReadyWait+0x34>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2b00      	cmp	r3, #0
 800199a:	d1f3      	bne.n	8001984 <SD_ReadyWait+0x10>
  
  return res;
 800199c:	79fb      	ldrb	r3, [r7, #7]
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20002b35 	.word	0x20002b35

080019ac <SD_PowerOn>:

/*Power on*/
static void SD_PowerOn(void) 
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 80019b2:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80019b6:	617b      	str	r3, [r7, #20]
  

  DESELECT();
 80019b8:	f7ff ff8a 	bl	80018d0 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 80019bc:	2300      	movs	r3, #0
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	e005      	b.n	80019ce <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 80019c2:	20ff      	movs	r0, #255	@ 0xff
 80019c4:	f7ff ff90 	bl	80018e8 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	3301      	adds	r3, #1
 80019cc:	613b      	str	r3, [r7, #16]
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	2b09      	cmp	r3, #9
 80019d2:	ddf6      	ble.n	80019c2 <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 80019d4:	f7ff ff70 	bl	80018b8 <SELECT>
  
  /*  GO_IDLE_STATE State transitions*/
  cmd_arg[0] = (CMD0 | 0x40);
 80019d8:	2340      	movs	r3, #64	@ 0x40
 80019da:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 80019dc:	2300      	movs	r3, #0
 80019de:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 80019ec:	2395      	movs	r3, #149	@ 0x95
 80019ee:	727b      	strb	r3, [r7, #9]
  
  /* Command transmission*/
  for (int i = 0; i < 6; i++)
 80019f0:	2300      	movs	r3, #0
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	e009      	b.n	8001a0a <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 80019f6:	1d3a      	adds	r2, r7, #4
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	4413      	add	r3, r2
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff ff72 	bl	80018e8 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	3301      	adds	r3, #1
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2b05      	cmp	r3, #5
 8001a0e:	ddf2      	ble.n	80019f6 <SD_PowerOn+0x4a>
  }
  
  /* Answer waiting*/
  while ((SPI_RxByte() != 0x01) && Count)
 8001a10:	e002      	b.n	8001a18 <SD_PowerOn+0x6c>
  {
    Count--;
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	3b01      	subs	r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8001a18:	f7ff ff80 	bl	800191c <SPI_RxByte>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d002      	beq.n	8001a28 <SD_PowerOn+0x7c>
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1f4      	bne.n	8001a12 <SD_PowerOn+0x66>
  }
  
  DESELECT();
 8001a28:	f7ff ff52 	bl	80018d0 <DESELECT>
  SPI_TxByte(0XFF);
 8001a2c:	20ff      	movs	r0, #255	@ 0xff
 8001a2e:	f7ff ff5b 	bl	80018e8 <SPI_TxByte>
  
  PowerFlag = 1;
 8001a32:	4b03      	ldr	r3, [pc, #12]	@ (8001a40 <SD_PowerOn+0x94>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	701a      	strb	r2, [r3, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	200000dd 	.word	0x200000dd

08001a44 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void) 
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001a48:	4b03      	ldr	r3, [pc, #12]	@ (8001a58 <SD_PowerOff+0x14>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
}
 8001a4e:	bf00      	nop
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	200000dd 	.word	0x200000dd

08001a5c <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void) 
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8001a60:	4b03      	ldr	r3, [pc, #12]	@ (8001a70 <SD_CheckPower+0x14>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	200000dd 	.word	0x200000dd

08001a74 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms  */
  timer1 = 10;
 8001a7e:	4b17      	ldr	r3, [pc, #92]	@ (8001adc <SD_RxDataBlock+0x68>)
 8001a80:	220a      	movs	r2, #10
 8001a82:	701a      	strb	r2, [r3, #0]

  /*   */		
  do 
  {    
    token = SPI_RxByte();
 8001a84:	f7ff ff4a 	bl	800191c <SPI_RxByte>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && timer1);
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
 8001a8e:	2bff      	cmp	r3, #255	@ 0xff
 8001a90:	d104      	bne.n	8001a9c <SD_RxDataBlock+0x28>
 8001a92:	4b12      	ldr	r3, [pc, #72]	@ (8001adc <SD_RxDataBlock+0x68>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d1f3      	bne.n	8001a84 <SD_RxDataBlock+0x10>
  
  /* 0xFE  Token     */
  if(token != 0xFE)
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	2bfe      	cmp	r3, #254	@ 0xfe
 8001aa0:	d001      	beq.n	8001aa6 <SD_RxDataBlock+0x32>
    return FALSE;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	e016      	b.n	8001ad4 <SD_RxDataBlock+0x60>
  
  /*    */
  do 
  {     
    SPI_RxBytePtr(buff++);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	1c5a      	adds	r2, r3, #1
 8001aaa:	607a      	str	r2, [r7, #4]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff ff53 	bl	8001958 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	1c5a      	adds	r2, r3, #1
 8001ab6:	607a      	str	r2, [r7, #4]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff4d 	bl	8001958 <SPI_RxBytePtr>
  } while(btr -= 2);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	3b02      	subs	r3, #2
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1ed      	bne.n	8001aa6 <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC  */
 8001aca:	f7ff ff27 	bl	800191c <SPI_RxByte>
  SPI_RxByte();
 8001ace:	f7ff ff25 	bl	800191c <SPI_RxByte>
  
  return TRUE;
 8001ad2:	2301      	movs	r3, #1
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20002b34 	.word	0x20002b34

08001ae0 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	460b      	mov	r3, r1
 8001aea:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8001aec:	2300      	movs	r3, #0
 8001aee:	737b      	strb	r3, [r7, #13]
    
  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 8001af0:	f7ff ff40 	bl	8001974 <SD_ReadyWait>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2bff      	cmp	r3, #255	@ 0xff
 8001af8:	d001      	beq.n	8001afe <SD_TxDataBlock+0x1e>
    return FALSE;
 8001afa:	2300      	movs	r3, #0
 8001afc:	e040      	b.n	8001b80 <SD_TxDataBlock+0xa0>
  
  /*   */
  SPI_TxByte(token);      
 8001afe:	78fb      	ldrb	r3, [r7, #3]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff fef1 	bl	80018e8 <SPI_TxByte>
  
  /*    */
  if (token != 0xFD) 
 8001b06:	78fb      	ldrb	r3, [r7, #3]
 8001b08:	2bfd      	cmp	r3, #253	@ 0xfd
 8001b0a:	d031      	beq.n	8001b70 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	73bb      	strb	r3, [r7, #14]
    
    /* 512    */
    do 
    { 
      SPI_TxByte(*buff++);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	1c5a      	adds	r2, r3, #1
 8001b14:	607a      	str	r2, [r7, #4]
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fee5 	bl	80018e8 <SPI_TxByte>
      SPI_TxByte(*buff++);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff fede 	bl	80018e8 <SPI_TxByte>
    } while (--wc);
 8001b2c:	7bbb      	ldrb	r3, [r7, #14]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	73bb      	strb	r3, [r7, #14]
 8001b32:	7bbb      	ldrb	r3, [r7, #14]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1eb      	bne.n	8001b10 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC  */
 8001b38:	f7ff fef0 	bl	800191c <SPI_RxByte>
    SPI_RxByte();
 8001b3c:	f7ff feee 	bl	800191c <SPI_RxByte>
    
    /*    */        
    while (i <= 64) 
 8001b40:	e00b      	b.n	8001b5a <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 8001b42:	f7ff feeb 	bl	800191c <SPI_RxByte>
 8001b46:	4603      	mov	r3, r0
 8001b48:	73fb      	strb	r3, [r7, #15]
      
      /*    */
      if ((resp & 0x1F) == 0x05) 
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
 8001b4c:	f003 031f 	and.w	r3, r3, #31
 8001b50:	2b05      	cmp	r3, #5
 8001b52:	d006      	beq.n	8001b62 <SD_TxDataBlock+0x82>
        break;
      
      i++;
 8001b54:	7b7b      	ldrb	r3, [r7, #13]
 8001b56:	3301      	adds	r3, #1
 8001b58:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 8001b5a:	7b7b      	ldrb	r3, [r7, #13]
 8001b5c:	2b40      	cmp	r3, #64	@ 0x40
 8001b5e:	d9f0      	bls.n	8001b42 <SD_TxDataBlock+0x62>
 8001b60:	e000      	b.n	8001b64 <SD_TxDataBlock+0x84>
        break;
 8001b62:	bf00      	nop
    }
    
    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 8001b64:	bf00      	nop
 8001b66:	f7ff fed9 	bl	800191c <SPI_RxByte>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0fa      	beq.n	8001b66 <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	f003 031f 	and.w	r3, r3, #31
 8001b76:	2b05      	cmp	r3, #5
 8001b78:	d101      	bne.n	8001b7e <SD_TxDataBlock+0x9e>
    return TRUE;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e000      	b.n	8001b80 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	6039      	str	r1, [r7, #0]
 8001b92:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8001b94:	f7ff feee 	bl	8001974 <SD_ReadyWait>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2bff      	cmp	r3, #255	@ 0xff
 8001b9c:	d001      	beq.n	8001ba2 <SD_SendCmd+0x1a>
    return 0xFF;
 8001b9e:	23ff      	movs	r3, #255	@ 0xff
 8001ba0:	e040      	b.n	8001c24 <SD_SendCmd+0x9c>
  
  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff fe9f 	bl	80018e8 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	0e1b      	lsrs	r3, r3, #24
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff fe99 	bl	80018e8 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	0c1b      	lsrs	r3, r3, #16
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff fe93 	bl	80018e8 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	0a1b      	lsrs	r3, r3, #8
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fe8d 	bl	80018e8 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff fe88 	bl	80018e8 <SPI_TxByte>
  
  /*  CRC  */
  crc = 0;  
 8001bd8:	2300      	movs	r3, #0
 8001bda:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	2b40      	cmp	r3, #64	@ 0x40
 8001be0:	d101      	bne.n	8001be6 <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8001be2:	2395      	movs	r3, #149	@ 0x95
 8001be4:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	2b48      	cmp	r3, #72	@ 0x48
 8001bea:	d101      	bne.n	8001bf0 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8001bec:	2387      	movs	r3, #135	@ 0x87
 8001bee:	73fb      	strb	r3, [r7, #15]
  
  /* CRC  */
  SPI_TxByte(crc);
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fe78 	bl	80018e8 <SPI_TxByte>
  
  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 8001bf8:	79fb      	ldrb	r3, [r7, #7]
 8001bfa:	2b4c      	cmp	r3, #76	@ 0x4c
 8001bfc:	d101      	bne.n	8001c02 <SD_SendCmd+0x7a>
    SPI_RxByte();
 8001bfe:	f7ff fe8d 	bl	800191c <SPI_RxByte>
  
  /* 10    . */
  uint8_t n = 10; 
 8001c02:	230a      	movs	r3, #10
 8001c04:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8001c06:	f7ff fe89 	bl	800191c <SPI_RxByte>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8001c0e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	da05      	bge.n	8001c22 <SD_SendCmd+0x9a>
 8001c16:	7bbb      	ldrb	r3, [r7, #14]
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	73bb      	strb	r3, [r7, #14]
 8001c1c:	7bbb      	ldrb	r3, [r7, #14]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1f1      	bne.n	8001c06 <SD_SendCmd+0x7e>
  
  return res;
 8001c22:	7b7b      	ldrb	r3, [r7, #13]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3710      	adds	r7, #16
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8001c2c:	b590      	push	{r4, r7, lr}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /*    */
  if(drv)
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e0d5      	b.n	8001dec <SD_disk_initialize+0x1c0>
  
  /* SD  */
  if(Stat & STA_NODISK)
 8001c40:	4b6c      	ldr	r3, [pc, #432]	@ (8001df4 <SD_disk_initialize+0x1c8>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d003      	beq.n	8001c56 <SD_disk_initialize+0x2a>
    return Stat;        
 8001c4e:	4b69      	ldr	r3, [pc, #420]	@ (8001df4 <SD_disk_initialize+0x1c8>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	e0ca      	b.n	8001dec <SD_disk_initialize+0x1c0>
  
  /* SD Power On */
  SD_PowerOn();         
 8001c56:	f7ff fea9 	bl	80019ac <SD_PowerOn>
  
  /* SPI   Chip Select */
  SELECT();             
 8001c5a:	f7ff fe2d 	bl	80018b8 <SELECT>
  
  /* SD   */
  type = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	73bb      	strb	r3, [r7, #14]
  
  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1) 
 8001c62:	2100      	movs	r1, #0
 8001c64:	2040      	movs	r0, #64	@ 0x40
 8001c66:	f7ff ff8f 	bl	8001b88 <SD_SendCmd>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	f040 80a5 	bne.w	8001dbc <SD_disk_initialize+0x190>
  { 
    /*  1  */
    timer1 = 100;
 8001c72:	4b61      	ldr	r3, [pc, #388]	@ (8001df8 <SD_disk_initialize+0x1cc>)
 8001c74:	2264      	movs	r2, #100	@ 0x64
 8001c76:	701a      	strb	r2, [r3, #0]
    
    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 8001c78:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001c7c:	2048      	movs	r0, #72	@ 0x48
 8001c7e:	f7ff ff83 	bl	8001b88 <SD_SendCmd>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d158      	bne.n	8001d3a <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8001c88:	2300      	movs	r3, #0
 8001c8a:	73fb      	strb	r3, [r7, #15]
 8001c8c:	e00c      	b.n	8001ca8 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8001c8e:	7bfc      	ldrb	r4, [r7, #15]
 8001c90:	f7ff fe44 	bl	800191c <SPI_RxByte>
 8001c94:	4603      	mov	r3, r0
 8001c96:	461a      	mov	r2, r3
 8001c98:	f104 0310 	add.w	r3, r4, #16
 8001c9c:	443b      	add	r3, r7
 8001c9e:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001ca2:	7bfb      	ldrb	r3, [r7, #15]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	73fb      	strb	r3, [r7, #15]
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
 8001caa:	2b03      	cmp	r3, #3
 8001cac:	d9ef      	bls.n	8001c8e <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 8001cae:	7abb      	ldrb	r3, [r7, #10]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	f040 8083 	bne.w	8001dbc <SD_disk_initialize+0x190>
 8001cb6:	7afb      	ldrb	r3, [r7, #11]
 8001cb8:	2baa      	cmp	r3, #170	@ 0xaa
 8001cba:	d17f      	bne.n	8001dbc <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	2077      	movs	r0, #119	@ 0x77
 8001cc0:	f7ff ff62 	bl	8001b88 <SD_SendCmd>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d807      	bhi.n	8001cda <SD_disk_initialize+0xae>
 8001cca:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001cce:	2069      	movs	r0, #105	@ 0x69
 8001cd0:	f7ff ff5a 	bl	8001b88 <SD_SendCmd>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d005      	beq.n	8001ce6 <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (timer1);
 8001cda:	4b47      	ldr	r3, [pc, #284]	@ (8001df8 <SD_disk_initialize+0x1cc>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d1eb      	bne.n	8001cbc <SD_disk_initialize+0x90>
 8001ce4:	e000      	b.n	8001ce8 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8001ce6:	bf00      	nop
        
        if (timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001ce8:	4b43      	ldr	r3, [pc, #268]	@ (8001df8 <SD_disk_initialize+0x1cc>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d064      	beq.n	8001dbc <SD_disk_initialize+0x190>
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	207a      	movs	r0, #122	@ 0x7a
 8001cf6:	f7ff ff47 	bl	8001b88 <SD_SendCmd>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d15d      	bne.n	8001dbc <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001d00:	2300      	movs	r3, #0
 8001d02:	73fb      	strb	r3, [r7, #15]
 8001d04:	e00c      	b.n	8001d20 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8001d06:	7bfc      	ldrb	r4, [r7, #15]
 8001d08:	f7ff fe08 	bl	800191c <SPI_RxByte>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	461a      	mov	r2, r3
 8001d10:	f104 0310 	add.w	r3, r4, #16
 8001d14:	443b      	add	r3, r7
 8001d16:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 8001d1a:	7bfb      	ldrb	r3, [r7, #15]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	73fb      	strb	r3, [r7, #15]
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	2b03      	cmp	r3, #3
 8001d24:	d9ef      	bls.n	8001d06 <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 8001d26:	7a3b      	ldrb	r3, [r7, #8]
 8001d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <SD_disk_initialize+0x108>
 8001d30:	2306      	movs	r3, #6
 8001d32:	e000      	b.n	8001d36 <SD_disk_initialize+0x10a>
 8001d34:	2302      	movs	r3, #2
 8001d36:	73bb      	strb	r3, [r7, #14]
 8001d38:	e040      	b.n	8001dbc <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	2077      	movs	r0, #119	@ 0x77
 8001d3e:	f7ff ff23 	bl	8001b88 <SD_SendCmd>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d808      	bhi.n	8001d5a <SD_disk_initialize+0x12e>
 8001d48:	2100      	movs	r1, #0
 8001d4a:	2069      	movs	r0, #105	@ 0x69
 8001d4c:	f7ff ff1c 	bl	8001b88 <SD_SendCmd>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d801      	bhi.n	8001d5a <SD_disk_initialize+0x12e>
 8001d56:	2302      	movs	r3, #2
 8001d58:	e000      	b.n	8001d5c <SD_disk_initialize+0x130>
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 8001d5e:	7bbb      	ldrb	r3, [r7, #14]
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d10e      	bne.n	8001d82 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8001d64:	2100      	movs	r1, #0
 8001d66:	2077      	movs	r0, #119	@ 0x77
 8001d68:	f7ff ff0e 	bl	8001b88 <SD_SendCmd>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d80e      	bhi.n	8001d90 <SD_disk_initialize+0x164>
 8001d72:	2100      	movs	r1, #0
 8001d74:	2069      	movs	r0, #105	@ 0x69
 8001d76:	f7ff ff07 	bl	8001b88 <SD_SendCmd>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d107      	bne.n	8001d90 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8001d80:	e00d      	b.n	8001d9e <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8001d82:	2100      	movs	r1, #0
 8001d84:	2041      	movs	r0, #65	@ 0x41
 8001d86:	f7ff feff 	bl	8001b88 <SD_SendCmd>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d005      	beq.n	8001d9c <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (timer1);
 8001d90:	4b19      	ldr	r3, [pc, #100]	@ (8001df8 <SD_disk_initialize+0x1cc>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1e1      	bne.n	8001d5e <SD_disk_initialize+0x132>
 8001d9a:	e000      	b.n	8001d9e <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8001d9c:	bf00      	nop
      
      if (!timer1 || SD_SendCmd(CMD16, 512) != 0)
 8001d9e:	4b16      	ldr	r3, [pc, #88]	@ (8001df8 <SD_disk_initialize+0x1cc>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d007      	beq.n	8001db8 <SD_disk_initialize+0x18c>
 8001da8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001dac:	2050      	movs	r0, #80	@ 0x50
 8001dae:	f7ff feeb 	bl	8001b88 <SD_SendCmd>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 8001dbc:	4a0f      	ldr	r2, [pc, #60]	@ (8001dfc <SD_disk_initialize+0x1d0>)
 8001dbe:	7bbb      	ldrb	r3, [r7, #14]
 8001dc0:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 8001dc2:	f7ff fd85 	bl	80018d0 <DESELECT>
  
  SPI_RxByte(); /* Idle   (Release DO) */
 8001dc6:	f7ff fda9 	bl	800191c <SPI_RxByte>
  
  if (type) 
 8001dca:	7bbb      	ldrb	r3, [r7, #14]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d008      	beq.n	8001de2 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 8001dd0:	4b08      	ldr	r3, [pc, #32]	@ (8001df4 <SD_disk_initialize+0x1c8>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	f023 0301 	bic.w	r3, r3, #1
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	4b05      	ldr	r3, [pc, #20]	@ (8001df4 <SD_disk_initialize+0x1c8>)
 8001dde:	701a      	strb	r2, [r3, #0]
 8001de0:	e001      	b.n	8001de6 <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8001de2:	f7ff fe2f 	bl	8001a44 <SD_PowerOff>
  }
  
  return Stat;
 8001de6:	4b03      	ldr	r3, [pc, #12]	@ (8001df4 <SD_disk_initialize+0x1c8>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	b2db      	uxtb	r3, r3
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3714      	adds	r7, #20
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd90      	pop	{r4, r7, pc}
 8001df4:	20000000 	.word	0x20000000
 8001df8:	20002b34 	.word	0x20002b34
 8001dfc:	200000dc 	.word	0x200000dc

08001e00 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv) 
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	71fb      	strb	r3, [r7, #7]
  if (drv)
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <SD_disk_status+0x14>
    return STA_NOINIT; 
 8001e10:	2301      	movs	r3, #1
 8001e12:	e002      	b.n	8001e1a <SD_disk_status+0x1a>
  
  return Stat;
 8001e14:	4b04      	ldr	r3, [pc, #16]	@ (8001e28 <SD_disk_status+0x28>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	b2db      	uxtb	r3, r3
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	20000000 	.word	0x20000000

08001e2c <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60b9      	str	r1, [r7, #8]
 8001e34:	607a      	str	r2, [r7, #4]
 8001e36:	603b      	str	r3, [r7, #0]
 8001e38:	4603      	mov	r3, r0
 8001e3a:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d102      	bne.n	8001e48 <SD_disk_read+0x1c>
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d101      	bne.n	8001e4c <SD_disk_read+0x20>
    return RES_PARERR;
 8001e48:	2304      	movs	r3, #4
 8001e4a:	e051      	b.n	8001ef0 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 8001e4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef8 <SD_disk_read+0xcc>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <SD_disk_read+0x32>
    return RES_NOTRDY;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e048      	b.n	8001ef0 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 8001e5e:	4b27      	ldr	r3, [pc, #156]	@ (8001efc <SD_disk_read+0xd0>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	f003 0304 	and.w	r3, r3, #4
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d102      	bne.n	8001e70 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	025b      	lsls	r3, r3, #9
 8001e6e:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8001e70:	f7ff fd22 	bl	80018b8 <SELECT>
  
  if (count == 1) 
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d111      	bne.n	8001e9e <SD_disk_read+0x72>
  { 
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	2051      	movs	r0, #81	@ 0x51
 8001e7e:	f7ff fe83 	bl	8001b88 <SD_SendCmd>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d129      	bne.n	8001edc <SD_disk_read+0xb0>
 8001e88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e8c:	68b8      	ldr	r0, [r7, #8]
 8001e8e:	f7ff fdf1 	bl	8001a74 <SD_RxDataBlock>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d021      	beq.n	8001edc <SD_disk_read+0xb0>
      count = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	e01e      	b.n	8001edc <SD_disk_read+0xb0>
  } 
  else 
  { 
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0) 
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	2052      	movs	r0, #82	@ 0x52
 8001ea2:	f7ff fe71 	bl	8001b88 <SD_SendCmd>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d117      	bne.n	8001edc <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 8001eac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001eb0:	68b8      	ldr	r0, [r7, #8]
 8001eb2:	f7ff fddf 	bl	8001a74 <SD_RxDataBlock>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00a      	beq.n	8001ed2 <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001ec2:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	603b      	str	r3, [r7, #0]
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1ed      	bne.n	8001eac <SD_disk_read+0x80>
 8001ed0:	e000      	b.n	8001ed4 <SD_disk_read+0xa8>
          break;
 8001ed2:	bf00      	nop
      
      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0); 
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	204c      	movs	r0, #76	@ 0x4c
 8001ed8:	f7ff fe56 	bl	8001b88 <SD_SendCmd>
    }
  }
  
  DESELECT();
 8001edc:	f7ff fcf8 	bl	80018d0 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8001ee0:	f7ff fd1c 	bl	800191c <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	bf14      	ite	ne
 8001eea:	2301      	movne	r3, #1
 8001eec:	2300      	moveq	r3, #0
 8001eee:	b2db      	uxtb	r3, r3
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20000000 	.word	0x20000000
 8001efc:	200000dc 	.word	0x200000dc

08001f00 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60b9      	str	r1, [r7, #8]
 8001f08:	607a      	str	r2, [r7, #4]
 8001f0a:	603b      	str	r3, [r7, #0]
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d102      	bne.n	8001f1c <SD_disk_write+0x1c>
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <SD_disk_write+0x20>
    return RES_PARERR;
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	e06b      	b.n	8001ff8 <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 8001f20:	4b37      	ldr	r3, [pc, #220]	@ (8002000 <SD_disk_write+0x100>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e062      	b.n	8001ff8 <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 8001f32:	4b33      	ldr	r3, [pc, #204]	@ (8002000 <SD_disk_write+0x100>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	f003 0304 	and.w	r3, r3, #4
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001f40:	2302      	movs	r3, #2
 8001f42:	e059      	b.n	8001ff8 <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8001f44:	4b2f      	ldr	r3, [pc, #188]	@ (8002004 <SD_disk_write+0x104>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d102      	bne.n	8001f56 <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	025b      	lsls	r3, r3, #9
 8001f54:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8001f56:	f7ff fcaf 	bl	80018b8 <SELECT>
  
  if (count == 1) 
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d110      	bne.n	8001f82 <SD_disk_write+0x82>
  { 
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001f60:	6879      	ldr	r1, [r7, #4]
 8001f62:	2058      	movs	r0, #88	@ 0x58
 8001f64:	f7ff fe10 	bl	8001b88 <SD_SendCmd>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d13a      	bne.n	8001fe4 <SD_disk_write+0xe4>
 8001f6e:	21fe      	movs	r1, #254	@ 0xfe
 8001f70:	68b8      	ldr	r0, [r7, #8]
 8001f72:	f7ff fdb5 	bl	8001ae0 <SD_TxDataBlock>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d033      	beq.n	8001fe4 <SD_disk_write+0xe4>
      count = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	603b      	str	r3, [r7, #0]
 8001f80:	e030      	b.n	8001fe4 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /*    */
    if (CardType & 2) 
 8001f82:	4b20      	ldr	r3, [pc, #128]	@ (8002004 <SD_disk_write+0x104>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d007      	beq.n	8001f9e <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001f8e:	2100      	movs	r1, #0
 8001f90:	2077      	movs	r0, #119	@ 0x77
 8001f92:	f7ff fdf9 	bl	8001b88 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8001f96:	6839      	ldr	r1, [r7, #0]
 8001f98:	2057      	movs	r0, #87	@ 0x57
 8001f9a:	f7ff fdf5 	bl	8001b88 <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	2059      	movs	r0, #89	@ 0x59
 8001fa2:	f7ff fdf1 	bl	8001b88 <SD_SendCmd>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d11b      	bne.n	8001fe4 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8001fac:	21fc      	movs	r1, #252	@ 0xfc
 8001fae:	68b8      	ldr	r0, [r7, #8]
 8001fb0:	f7ff fd96 	bl	8001ae0 <SD_TxDataBlock>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d00a      	beq.n	8001fd0 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001fc0:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	603b      	str	r3, [r7, #0]
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1ee      	bne.n	8001fac <SD_disk_write+0xac>
 8001fce:	e000      	b.n	8001fd2 <SD_disk_write+0xd2>
          break;
 8001fd0:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 8001fd2:	21fd      	movs	r1, #253	@ 0xfd
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	f7ff fd83 	bl	8001ae0 <SD_TxDataBlock>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d101      	bne.n	8001fe4 <SD_disk_write+0xe4>
      {        
        count = 1;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 8001fe4:	f7ff fc74 	bl	80018d0 <DESELECT>
  SPI_RxByte();
 8001fe8:	f7ff fc98 	bl	800191c <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	bf14      	ite	ne
 8001ff2:	2301      	movne	r3, #1
 8001ff4:	2300      	moveq	r3, #0
 8001ff6:	b2db      	uxtb	r3, r3
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000000 	.word	0x20000000
 8002004:	200000dc 	.word	0x200000dc

08002008 <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8002008:	b590      	push	{r4, r7, lr}
 800200a:	b08b      	sub	sp, #44	@ 0x2c
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	603a      	str	r2, [r7, #0]
 8002012:	71fb      	strb	r3, [r7, #7]
 8002014:	460b      	mov	r3, r1
 8002016:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 800201c:	79fb      	ldrb	r3, [r7, #7]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8002022:	2304      	movs	r3, #4
 8002024:	e119      	b.n	800225a <SD_disk_ioctl+0x252>
  
  res = RES_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  
  if (ctrl == CTRL_POWER) 
 800202c:	79bb      	ldrb	r3, [r7, #6]
 800202e:	2b05      	cmp	r3, #5
 8002030:	d129      	bne.n	8002086 <SD_disk_ioctl+0x7e>
  {
    switch (*ptr) 
 8002032:	6a3b      	ldr	r3, [r7, #32]
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b02      	cmp	r3, #2
 8002038:	d017      	beq.n	800206a <SD_disk_ioctl+0x62>
 800203a:	2b02      	cmp	r3, #2
 800203c:	dc1f      	bgt.n	800207e <SD_disk_ioctl+0x76>
 800203e:	2b00      	cmp	r3, #0
 8002040:	d002      	beq.n	8002048 <SD_disk_ioctl+0x40>
 8002042:	2b01      	cmp	r3, #1
 8002044:	d00b      	beq.n	800205e <SD_disk_ioctl+0x56>
 8002046:	e01a      	b.n	800207e <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8002048:	f7ff fd08 	bl	8001a5c <SD_CheckPower>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8002052:	f7ff fcf7 	bl	8001a44 <SD_PowerOff>
      res = RES_OK;
 8002056:	2300      	movs	r3, #0
 8002058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800205c:	e0fb      	b.n	8002256 <SD_disk_ioctl+0x24e>
    case 1:
      SD_PowerOn();             /* Power On */
 800205e:	f7ff fca5 	bl	80019ac <SD_PowerOn>
      res = RES_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8002068:	e0f5      	b.n	8002256 <SD_disk_ioctl+0x24e>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 800206a:	6a3b      	ldr	r3, [r7, #32]
 800206c:	1c5c      	adds	r4, r3, #1
 800206e:	f7ff fcf5 	bl	8001a5c <SD_CheckPower>
 8002072:	4603      	mov	r3, r0
 8002074:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8002076:	2300      	movs	r3, #0
 8002078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800207c:	e0eb      	b.n	8002256 <SD_disk_ioctl+0x24e>
    default:
      res = RES_PARERR;
 800207e:	2304      	movs	r3, #4
 8002080:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002084:	e0e7      	b.n	8002256 <SD_disk_ioctl+0x24e>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 8002086:	4b77      	ldr	r3, [pc, #476]	@ (8002264 <SD_disk_ioctl+0x25c>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	b2db      	uxtb	r3, r3
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8002094:	2303      	movs	r3, #3
 8002096:	e0e0      	b.n	800225a <SD_disk_ioctl+0x252>
    
    SELECT();
 8002098:	f7ff fc0e 	bl	80018b8 <SELECT>
    
    switch (ctrl) 
 800209c:	79bb      	ldrb	r3, [r7, #6]
 800209e:	2b0d      	cmp	r3, #13
 80020a0:	f200 80ca 	bhi.w	8002238 <SD_disk_ioctl+0x230>
 80020a4:	a201      	add	r2, pc, #4	@ (adr r2, 80020ac <SD_disk_ioctl+0xa4>)
 80020a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020aa:	bf00      	nop
 80020ac:	080021a3 	.word	0x080021a3
 80020b0:	080020e5 	.word	0x080020e5
 80020b4:	08002193 	.word	0x08002193
 80020b8:	08002239 	.word	0x08002239
 80020bc:	08002239 	.word	0x08002239
 80020c0:	08002239 	.word	0x08002239
 80020c4:	08002239 	.word	0x08002239
 80020c8:	08002239 	.word	0x08002239
 80020cc:	08002239 	.word	0x08002239
 80020d0:	08002239 	.word	0x08002239
 80020d4:	08002239 	.word	0x08002239
 80020d8:	080021b5 	.word	0x080021b5
 80020dc:	080021d9 	.word	0x080021d9
 80020e0:	080021fd 	.word	0x080021fd
    {
    case GET_SECTOR_COUNT: 
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 80020e4:	2100      	movs	r1, #0
 80020e6:	2049      	movs	r0, #73	@ 0x49
 80020e8:	f7ff fd4e 	bl	8001b88 <SD_SendCmd>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f040 80a6 	bne.w	8002240 <SD_disk_ioctl+0x238>
 80020f4:	f107 030c 	add.w	r3, r7, #12
 80020f8:	2110      	movs	r1, #16
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fcba 	bl	8001a74 <SD_RxDataBlock>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	f000 809c 	beq.w	8002240 <SD_disk_ioctl+0x238>
      {
        if ((csd[0] >> 6) == 1) 
 8002108:	7b3b      	ldrb	r3, [r7, #12]
 800210a:	099b      	lsrs	r3, r3, #6
 800210c:	b2db      	uxtb	r3, r3
 800210e:	2b01      	cmp	r3, #1
 8002110:	d10d      	bne.n	800212e <SD_disk_ioctl+0x126>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8002112:	7d7b      	ldrb	r3, [r7, #21]
 8002114:	461a      	mov	r2, r3
 8002116:	7d3b      	ldrb	r3, [r7, #20]
 8002118:	021b      	lsls	r3, r3, #8
 800211a:	b29b      	uxth	r3, r3
 800211c:	4413      	add	r3, r2
 800211e:	b29b      	uxth	r3, r3
 8002120:	3301      	adds	r3, #1
 8002122:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8002124:	8bfb      	ldrh	r3, [r7, #30]
 8002126:	029a      	lsls	r2, r3, #10
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	e02d      	b.n	800218a <SD_disk_ioctl+0x182>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800212e:	7c7b      	ldrb	r3, [r7, #17]
 8002130:	f003 030f 	and.w	r3, r3, #15
 8002134:	b2da      	uxtb	r2, r3
 8002136:	7dbb      	ldrb	r3, [r7, #22]
 8002138:	09db      	lsrs	r3, r3, #7
 800213a:	b2db      	uxtb	r3, r3
 800213c:	4413      	add	r3, r2
 800213e:	b2da      	uxtb	r2, r3
 8002140:	7d7b      	ldrb	r3, [r7, #21]
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	b2db      	uxtb	r3, r3
 8002146:	f003 0306 	and.w	r3, r3, #6
 800214a:	b2db      	uxtb	r3, r3
 800214c:	4413      	add	r3, r2
 800214e:	b2db      	uxtb	r3, r3
 8002150:	3302      	adds	r3, #2
 8002152:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8002156:	7d3b      	ldrb	r3, [r7, #20]
 8002158:	099b      	lsrs	r3, r3, #6
 800215a:	b2db      	uxtb	r3, r3
 800215c:	461a      	mov	r2, r3
 800215e:	7cfb      	ldrb	r3, [r7, #19]
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	b29b      	uxth	r3, r3
 8002164:	4413      	add	r3, r2
 8002166:	b29a      	uxth	r2, r3
 8002168:	7cbb      	ldrb	r3, [r7, #18]
 800216a:	029b      	lsls	r3, r3, #10
 800216c:	b29b      	uxth	r3, r3
 800216e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002172:	b29b      	uxth	r3, r3
 8002174:	4413      	add	r3, r2
 8002176:	b29b      	uxth	r3, r3
 8002178:	3301      	adds	r3, #1
 800217a:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 800217c:	8bfa      	ldrh	r2, [r7, #30]
 800217e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002182:	3b09      	subs	r3, #9
 8002184:	409a      	lsls	r2, r3
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 800218a:	2300      	movs	r3, #0
 800218c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8002190:	e056      	b.n	8002240 <SD_disk_ioctl+0x238>
      
    case GET_SECTOR_SIZE: 
      /*    (WORD) */
      *(WORD*) buff = 512;
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002198:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 800219a:	2300      	movs	r3, #0
 800219c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80021a0:	e055      	b.n	800224e <SD_disk_ioctl+0x246>
      
    case CTRL_SYNC: 
      /*   */
      if (SD_ReadyWait() == 0xFF)
 80021a2:	f7ff fbe7 	bl	8001974 <SD_ReadyWait>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2bff      	cmp	r3, #255	@ 0xff
 80021aa:	d14b      	bne.n	8002244 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 80021ac:	2300      	movs	r3, #0
 80021ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80021b2:	e047      	b.n	8002244 <SD_disk_ioctl+0x23c>
      
    case MMC_GET_CSD: 
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80021b4:	2100      	movs	r1, #0
 80021b6:	2049      	movs	r0, #73	@ 0x49
 80021b8:	f7ff fce6 	bl	8001b88 <SD_SendCmd>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d142      	bne.n	8002248 <SD_disk_ioctl+0x240>
 80021c2:	2110      	movs	r1, #16
 80021c4:	6a38      	ldr	r0, [r7, #32]
 80021c6:	f7ff fc55 	bl	8001a74 <SD_RxDataBlock>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d03b      	beq.n	8002248 <SD_disk_ioctl+0x240>
        res = RES_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80021d6:	e037      	b.n	8002248 <SD_disk_ioctl+0x240>
      
    case MMC_GET_CID: 
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80021d8:	2100      	movs	r1, #0
 80021da:	204a      	movs	r0, #74	@ 0x4a
 80021dc:	f7ff fcd4 	bl	8001b88 <SD_SendCmd>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d132      	bne.n	800224c <SD_disk_ioctl+0x244>
 80021e6:	2110      	movs	r1, #16
 80021e8:	6a38      	ldr	r0, [r7, #32]
 80021ea:	f7ff fc43 	bl	8001a74 <SD_RxDataBlock>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d02b      	beq.n	800224c <SD_disk_ioctl+0x244>
        res = RES_OK;
 80021f4:	2300      	movs	r3, #0
 80021f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80021fa:	e027      	b.n	800224c <SD_disk_ioctl+0x244>
      
    case MMC_GET_OCR: 
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 80021fc:	2100      	movs	r1, #0
 80021fe:	207a      	movs	r0, #122	@ 0x7a
 8002200:	f7ff fcc2 	bl	8001b88 <SD_SendCmd>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d116      	bne.n	8002238 <SD_disk_ioctl+0x230>
      {         
        for (n = 0; n < 4; n++)
 800220a:	2300      	movs	r3, #0
 800220c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002210:	e00b      	b.n	800222a <SD_disk_ioctl+0x222>
        {
          *ptr++ = SPI_RxByte();
 8002212:	6a3c      	ldr	r4, [r7, #32]
 8002214:	1c63      	adds	r3, r4, #1
 8002216:	623b      	str	r3, [r7, #32]
 8002218:	f7ff fb80 	bl	800191c <SPI_RxByte>
 800221c:	4603      	mov	r3, r0
 800221e:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8002220:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002224:	3301      	adds	r3, #1
 8002226:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800222a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800222e:	2b03      	cmp	r3, #3
 8002230:	d9ef      	bls.n	8002212 <SD_disk_ioctl+0x20a>
        }
        
        res = RES_OK;
 8002232:	2300      	movs	r3, #0
 8002234:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }     
      
    default:
      res = RES_PARERR;
 8002238:	2304      	movs	r3, #4
 800223a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800223e:	e006      	b.n	800224e <SD_disk_ioctl+0x246>
      break;
 8002240:	bf00      	nop
 8002242:	e004      	b.n	800224e <SD_disk_ioctl+0x246>
      break;
 8002244:	bf00      	nop
 8002246:	e002      	b.n	800224e <SD_disk_ioctl+0x246>
      break;
 8002248:	bf00      	nop
 800224a:	e000      	b.n	800224e <SD_disk_ioctl+0x246>
      break;
 800224c:	bf00      	nop
    }
    
    DESELECT();
 800224e:	f7ff fb3f 	bl	80018d0 <DESELECT>
    SPI_RxByte();
 8002252:	f7ff fb63 	bl	800191c <SPI_RxByte>
  }
  
  return res;
 8002256:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800225a:	4618      	mov	r0, r3
 800225c:	372c      	adds	r7, #44	@ 0x2c
 800225e:	46bd      	mov	sp, r7
 8002260:	bd90      	pop	{r4, r7, pc}
 8002262:	bf00      	nop
 8002264:	20000000 	.word	0x20000000

08002268 <HAL_TIM_PeriodElapsedCallback>:
// External Torque Estimations
float Text1, Text2;
HAL_StatusTypeDef status;
uint16_t OutputVref=5000;
DFRobot_GP8XXX_IIC gp8xxx;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af02      	add	r7, sp, #8
 800226e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM13) {
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a27      	ldr	r2, [pc, #156]	@ (8002314 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d148      	bne.n	800230c <HAL_TIM_PeriodElapsedCallback+0xa4>
        SDCardCount++;
 800227a:	4b27      	ldr	r3, [pc, #156]	@ (8002318 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	3301      	adds	r3, #1
 8002280:	4a25      	ldr	r2, [pc, #148]	@ (8002318 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002282:	6013      	str	r3, [r2, #0]
        if (EncoderUpdated == 1) {
 8002284:	4b25      	ldr	r3, [pc, #148]	@ (800231c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d13f      	bne.n	800230c <HAL_TIM_PeriodElapsedCallback+0xa4>
            FRESULT fr;
            UINT bytes_written;

            // Open the file for appending
            fr = f_open(&fil, "Data.txt", FA_OPEN_APPEND | FA_WRITE);
 800228c:	2232      	movs	r2, #50	@ 0x32
 800228e:	4924      	ldr	r1, [pc, #144]	@ (8002320 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002290:	4824      	ldr	r0, [pc, #144]	@ (8002324 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002292:	f005 fb0d 	bl	80078b0 <f_open>
 8002296:	4603      	mov	r3, r0
 8002298:	73fb      	strb	r3, [r7, #15]
            if (fr != FR_OK) {
 800229a:	7bfb      	ldrb	r3, [r7, #15]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d132      	bne.n	8002306 <HAL_TIM_PeriodElapsedCallback+0x9e>
                // Optional: Handle error (blink LED, set flag, etc.)
                return;
            }

            // Format the record number and encoder tick data into a string
            sprintf(buffer, "R%lu: E1: %lu, E2: %lu\n", SDCardCount, encoder_ticks, encoder_ticks2);
 80022a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002318 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4b20      	ldr	r3, [pc, #128]	@ (8002328 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80022a6:	6819      	ldr	r1, [r3, #0]
 80022a8:	4b20      	ldr	r3, [pc, #128]	@ (800232c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	460b      	mov	r3, r1
 80022b0:	491f      	ldr	r1, [pc, #124]	@ (8002330 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80022b2:	4820      	ldr	r0, [pc, #128]	@ (8002334 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80022b4:	f005 ff5c 	bl	8008170 <siprintf>
            //"R%lu: E1: %lu, E2: %lu\n"
            // Write to the file
            fr = f_write(&fil, buffer, strlen(buffer), &bytes_written);
 80022b8:	481e      	ldr	r0, [pc, #120]	@ (8002334 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80022ba:	f7fd ffa9 	bl	8000210 <strlen>
 80022be:	4602      	mov	r2, r0
 80022c0:	f107 0308 	add.w	r3, r7, #8
 80022c4:	491b      	ldr	r1, [pc, #108]	@ (8002334 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80022c6:	4817      	ldr	r0, [pc, #92]	@ (8002324 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80022c8:	f005 fcba 	bl	8007c40 <f_write>
 80022cc:	4603      	mov	r3, r0
 80022ce:	73fb      	strb	r3, [r7, #15]
            if (fr != FR_OK || bytes_written == 0) {
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <HAL_TIM_PeriodElapsedCallback+0x74>
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d103      	bne.n	80022e4 <HAL_TIM_PeriodElapsedCallback+0x7c>
                f_close(&fil);  // Close anyway if open
 80022dc:	4811      	ldr	r0, [pc, #68]	@ (8002324 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80022de:	f005 fec1 	bl	8008064 <f_close>
                return;
 80022e2:	e013      	b.n	800230c <HAL_TIM_PeriodElapsedCallback+0xa4>
            }

            // Close the file
            fr = f_close(&fil);
 80022e4:	480f      	ldr	r0, [pc, #60]	@ (8002324 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80022e6:	f005 febd 	bl	8008064 <f_close>
 80022ea:	4603      	mov	r3, r0
 80022ec:	73fb      	strb	r3, [r7, #15]
            if (fr != FR_OK) {
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10a      	bne.n	800230a <HAL_TIM_PeriodElapsedCallback+0xa2>
                return;
            }

            EncoderUpdated = 0;
 80022f4:	4b09      	ldr	r3, [pc, #36]	@ (800231c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]
            record_number++;
 80022fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002338 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	3301      	adds	r3, #1
 8002300:	4a0d      	ldr	r2, [pc, #52]	@ (8002338 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002302:	6013      	str	r3, [r2, #0]
 8002304:	e002      	b.n	800230c <HAL_TIM_PeriodElapsedCallback+0xa4>
                return;
 8002306:	bf00      	nop
 8002308:	e000      	b.n	800230c <HAL_TIM_PeriodElapsedCallback+0xa4>
                return;
 800230a:	bf00      	nop
        }
    }
}
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40001c00 	.word	0x40001c00
 8002318:	20000280 	.word	0x20000280
 800231c:	20002aec 	.word	0x20002aec
 8002320:	08008ac8 	.word	0x08008ac8
 8002324:	200012b8 	.word	0x200012b8
 8002328:	20000274 	.word	0x20000274
 800232c:	20000278 	.word	0x20000278
 8002330:	08008ad4 	.word	0x08008ad4
 8002334:	200022ec 	.word	0x200022ec
 8002338:	20000004 	.word	0x20000004

0800233c <applyLowPassFilterVelocity>:
float applyLowPassFilterVelocity(float X, float Y_old) {
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	ed87 0a01 	vstr	s0, [r7, #4]
 8002346:	edc7 0a00 	vstr	s1, [r7]
    // Apply the first-order low-pass filter formula
    float Y = Y_old + G * (X - Y_old);
 800234a:	ed97 7a01 	vldr	s14, [r7, #4]
 800234e:	edd7 7a00 	vldr	s15, [r7]
 8002352:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002356:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8002380 <applyLowPassFilterVelocity+0x44>
 800235a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800235e:	ed97 7a00 	vldr	s14, [r7]
 8002362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002366:	edc7 7a03 	vstr	s15, [r7, #12]

    // Return the filtered output
    return Y;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	ee07 3a90 	vmov	s15, r3
}
 8002370:	eeb0 0a67 	vmov.f32	s0, s15
 8002374:	3714      	adds	r7, #20
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	3dcccccd 	.word	0x3dcccccd
 8002384:	00000000 	.word	0x00000000

08002388 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b08c      	sub	sp, #48	@ 0x30
 800238c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800238e:	f000 fd51 	bl	8002e34 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002392:	f000 ff44 	bl	800321e <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002396:	f000 fb03 	bl	80029a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800239a:	f000 fcc7 	bl	8002d2c <MX_GPIO_Init>
  MX_TIM1_Init();
 800239e:	f000 fba3 	bl	8002ae8 <MX_TIM1_Init>
  MX_TIM4_Init();
 80023a2:	f000 fc49 	bl	8002c38 <MX_TIM4_Init>
  MX_TIM13_Init();
 80023a6:	f000 fc9d 	bl	8002ce4 <MX_TIM13_Init>
  MX_SPI4_Init();
 80023aa:	f000 fb5f 	bl	8002a6c <MX_SPI4_Init>
  MX_FATFS_Init();
 80023ae:	f003 fbd3 	bl	8005b58 <MX_FATFS_Init>
  MX_TIM2_Init();
 80023b2:	f000 fbf3 	bl	8002b9c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // Start encoder timers
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80023b6:	213c      	movs	r1, #60	@ 0x3c
 80023b8:	48bd      	ldr	r0, [pc, #756]	@ (80026b0 <main+0x328>)
 80023ba:	f002 ff2d 	bl	8005218 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80023be:	213c      	movs	r1, #60	@ 0x3c
 80023c0:	48bc      	ldr	r0, [pc, #752]	@ (80026b4 <main+0x32c>)
 80023c2:	f002 ff29 	bl	8005218 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim13);  // Start TIM2 in interrupt mode
 80023c6:	48bc      	ldr	r0, [pc, #752]	@ (80026b8 <main+0x330>)
 80023c8:	f002 fe08 	bl	8004fdc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim2);
 80023cc:	48bb      	ldr	r0, [pc, #748]	@ (80026bc <main+0x334>)
 80023ce:	f002 fd95 	bl	8004efc <HAL_TIM_Base_Start>

  // Mount the filesystem
  fresult = f_mount(&fs, "", 1);
 80023d2:	2201      	movs	r2, #1
 80023d4:	49ba      	ldr	r1, [pc, #744]	@ (80026c0 <main+0x338>)
 80023d6:	48bb      	ldr	r0, [pc, #748]	@ (80026c4 <main+0x33c>)
 80023d8:	f005 fa24 	bl	8007824 <f_mount>
 80023dc:	4603      	mov	r3, r0
 80023de:	461a      	mov	r2, r3
 80023e0:	4bb9      	ldr	r3, [pc, #740]	@ (80026c8 <main+0x340>)
 80023e2:	701a      	strb	r2, [r3, #0]
  if (fresult != FR_OK) {
 80023e4:	4bb8      	ldr	r3, [pc, #736]	@ (80026c8 <main+0x340>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d113      	bne.n	8002414 <main+0x8c>
      // Optional: Handle mount failure
      // e.g., flash LED or set flag to disable SD logging
      // while (1);  // You can also skip this if you want MCU to continue
  } else {
      // Create a new file if mount was successful
      fresult = f_open(&fil, "Data.txt", FA_CREATE_ALWAYS | FA_WRITE);
 80023ec:	220a      	movs	r2, #10
 80023ee:	49b7      	ldr	r1, [pc, #732]	@ (80026cc <main+0x344>)
 80023f0:	48b7      	ldr	r0, [pc, #732]	@ (80026d0 <main+0x348>)
 80023f2:	f005 fa5d 	bl	80078b0 <f_open>
 80023f6:	4603      	mov	r3, r0
 80023f8:	461a      	mov	r2, r3
 80023fa:	4bb3      	ldr	r3, [pc, #716]	@ (80026c8 <main+0x340>)
 80023fc:	701a      	strb	r2, [r3, #0]
      if (fresult == FR_OK) {
 80023fe:	4bb2      	ldr	r3, [pc, #712]	@ (80026c8 <main+0x340>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d106      	bne.n	8002414 <main+0x8c>
          fresult = f_close(&fil);
 8002406:	48b2      	ldr	r0, [pc, #712]	@ (80026d0 <main+0x348>)
 8002408:	f005 fe2c 	bl	8008064 <f_close>
 800240c:	4603      	mov	r3, r0
 800240e:	461a      	mov	r2, r3
 8002410:	4bad      	ldr	r3, [pc, #692]	@ (80026c8 <main+0x340>)
 8002412:	701a      	strb	r2, [r3, #0]
      }
  }
  DFRobot_GP8XXX_IIC gp8xxx;  // Declare the DAC object
  GP8XXX_IIC_begin(&gp8xxx, GP8211S_identifier, 0x58, GPIOF, GPIO_PIN_1, GPIOF, GPIO_PIN_0);
 8002414:	1d38      	adds	r0, r7, #4
 8002416:	2301      	movs	r3, #1
 8002418:	9302      	str	r3, [sp, #8]
 800241a:	4bae      	ldr	r3, [pc, #696]	@ (80026d4 <main+0x34c>)
 800241c:	9301      	str	r3, [sp, #4]
 800241e:	2302      	movs	r3, #2
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	4bac      	ldr	r3, [pc, #688]	@ (80026d4 <main+0x34c>)
 8002424:	2258      	movs	r2, #88	@ 0x58
 8002426:	2101      	movs	r1, #1
 8002428:	f7fe fe24 	bl	8001074 <GP8XXX_IIC_begin>


  // Set the DAC output voltage
  GP8XXX_IIC_setDACOutVoltage(&gp8xxx, 5000, 0);  // Example voltage for 12-bit resolution
 800242c:	1d3b      	adds	r3, r7, #4
 800242e:	2200      	movs	r2, #0
 8002430:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff f86f 	bl	8001518 <GP8XXX_IIC_setDACOutVoltage>

  // Store the settings
  GP8XXX_IIC_store(&gp8xxx);
 800243a:	1d3b      	adds	r3, r7, #4
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff f910 	bl	8001662 <GP8XXX_IIC_store>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint32_t time_start = __HAL_TIM_GET_COUNTER(&htim2);
 8002442:	4b9e      	ldr	r3, [pc, #632]	@ (80026bc <main+0x334>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002448:	61fb      	str	r3, [r7, #28]
	  MainloopCount++;
 800244a:	4ba3      	ldr	r3, [pc, #652]	@ (80026d8 <main+0x350>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	3301      	adds	r3, #1
 8002450:	4aa1      	ldr	r2, [pc, #644]	@ (80026d8 <main+0x350>)
 8002452:	6013      	str	r3, [r2, #0]
	  OutputVref++;
 8002454:	4ba1      	ldr	r3, [pc, #644]	@ (80026dc <main+0x354>)
 8002456:	881b      	ldrh	r3, [r3, #0]
 8002458:	3301      	adds	r3, #1
 800245a:	b29a      	uxth	r2, r3
 800245c:	4b9f      	ldr	r3, [pc, #636]	@ (80026dc <main+0x354>)
 800245e:	801a      	strh	r2, [r3, #0]
	  if(OutputVref>30000){
 8002460:	4b9e      	ldr	r3, [pc, #632]	@ (80026dc <main+0x354>)
 8002462:	881b      	ldrh	r3, [r3, #0]
 8002464:	f247 5230 	movw	r2, #30000	@ 0x7530
 8002468:	4293      	cmp	r3, r2
 800246a:	d902      	bls.n	8002472 <main+0xea>
		  OutputVref=0;
 800246c:	4b9b      	ldr	r3, [pc, #620]	@ (80026dc <main+0x354>)
 800246e:	2200      	movs	r2, #0
 8002470:	801a      	strh	r2, [r3, #0]
	  }
	  EncoderUpdated = 0;
 8002472:	4b9b      	ldr	r3, [pc, #620]	@ (80026e0 <main+0x358>)
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
	  encoder_ticks = __HAL_TIM_GET_COUNTER(&htim1);
 8002478:	4b8e      	ldr	r3, [pc, #568]	@ (80026b4 <main+0x32c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247e:	4a99      	ldr	r2, [pc, #612]	@ (80026e4 <main+0x35c>)
 8002480:	6013      	str	r3, [r2, #0]
	  encoder_ticks2 = __HAL_TIM_GET_COUNTER(&htim4);
 8002482:	4b8b      	ldr	r3, [pc, #556]	@ (80026b0 <main+0x328>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002488:	4a97      	ldr	r2, [pc, #604]	@ (80026e8 <main+0x360>)
 800248a:	6013      	str	r3, [r2, #0]
	  EncoderUpdated = 1;
 800248c:	4b94      	ldr	r3, [pc, #592]	@ (80026e0 <main+0x358>)
 800248e:	2201      	movs	r2, #1
 8002490:	601a      	str	r2, [r3, #0]
	  secondFromStart=__HAL_TIM_GET_COUNTER(&htim2)/100000;
 8002492:	4b8a      	ldr	r3, [pc, #552]	@ (80026bc <main+0x334>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002498:	095b      	lsrs	r3, r3, #5
 800249a:	4a94      	ldr	r2, [pc, #592]	@ (80026ec <main+0x364>)
 800249c:	fba2 2303 	umull	r2, r3, r2, r3
 80024a0:	09db      	lsrs	r3, r3, #7
 80024a2:	4a93      	ldr	r2, [pc, #588]	@ (80026f0 <main+0x368>)
 80024a4:	6013      	str	r3, [r2, #0]
	  // Compute **Encoder 1** Position, Velocity, & Acceleration
	  theta1 = (float)(encoder_ticks) * 2.0f * M_PI / (float)CPR;
 80024a6:	4b8f      	ldr	r3, [pc, #572]	@ (80026e4 <main+0x35c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	ee07 3a90 	vmov	s15, r3
 80024ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024b6:	ee17 0a90 	vmov	r0, s15
 80024ba:	f7fe f865 	bl	8000588 <__aeabi_f2d>
 80024be:	a378      	add	r3, pc, #480	@ (adr r3, 80026a0 <main+0x318>)
 80024c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c4:	f7fe f8b8 	bl	8000638 <__aeabi_dmul>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	4610      	mov	r0, r2
 80024ce:	4619      	mov	r1, r3
 80024d0:	a375      	add	r3, pc, #468	@ (adr r3, 80026a8 <main+0x320>)
 80024d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d6:	f7fe f9d9 	bl	800088c <__aeabi_ddiv>
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	4610      	mov	r0, r2
 80024e0:	4619      	mov	r1, r3
 80024e2:	f7fe fabb 	bl	8000a5c <__aeabi_d2f>
 80024e6:	4603      	mov	r3, r0
 80024e8:	4a82      	ldr	r2, [pc, #520]	@ (80026f4 <main+0x36c>)
 80024ea:	6013      	str	r3, [r2, #0]
	  velocity1 = (theta1 - theta1_prev) * 1000000  / time_interval;
 80024ec:	4b81      	ldr	r3, [pc, #516]	@ (80026f4 <main+0x36c>)
 80024ee:	ed93 7a00 	vldr	s14, [r3]
 80024f2:	4b81      	ldr	r3, [pc, #516]	@ (80026f8 <main+0x370>)
 80024f4:	edd3 7a00 	vldr	s15, [r3]
 80024f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024fc:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 80026fc <main+0x374>
 8002500:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002504:	4b7e      	ldr	r3, [pc, #504]	@ (8002700 <main+0x378>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	ee07 3a90 	vmov	s15, r3
 800250c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002510:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002514:	4b7b      	ldr	r3, [pc, #492]	@ (8002704 <main+0x37c>)
 8002516:	edc3 7a00 	vstr	s15, [r3]
	  acceleration1 = (velocity1 - velocity1_prev) * 1000000  / time_interval;
 800251a:	4b7a      	ldr	r3, [pc, #488]	@ (8002704 <main+0x37c>)
 800251c:	ed93 7a00 	vldr	s14, [r3]
 8002520:	4b79      	ldr	r3, [pc, #484]	@ (8002708 <main+0x380>)
 8002522:	edd3 7a00 	vldr	s15, [r3]
 8002526:	ee77 7a67 	vsub.f32	s15, s14, s15
 800252a:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 80026fc <main+0x374>
 800252e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002532:	4b73      	ldr	r3, [pc, #460]	@ (8002700 <main+0x378>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	ee07 3a90 	vmov	s15, r3
 800253a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800253e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002542:	4b72      	ldr	r3, [pc, #456]	@ (800270c <main+0x384>)
 8002544:	edc3 7a00 	vstr	s15, [r3]

	  // Apply low-pass filter on the velocity of Encoder 1
	  velocity1 = applyLowPassFilterVelocity(velocity1, velocity1_prev);  // Filtered velocity
 8002548:	4b6e      	ldr	r3, [pc, #440]	@ (8002704 <main+0x37c>)
 800254a:	edd3 7a00 	vldr	s15, [r3]
 800254e:	4b6e      	ldr	r3, [pc, #440]	@ (8002708 <main+0x380>)
 8002550:	ed93 7a00 	vldr	s14, [r3]
 8002554:	eef0 0a47 	vmov.f32	s1, s14
 8002558:	eeb0 0a67 	vmov.f32	s0, s15
 800255c:	f7ff feee 	bl	800233c <applyLowPassFilterVelocity>
 8002560:	eef0 7a40 	vmov.f32	s15, s0
 8002564:	4b67      	ldr	r3, [pc, #412]	@ (8002704 <main+0x37c>)
 8002566:	edc3 7a00 	vstr	s15, [r3]

	  theta1_prev = theta1;
 800256a:	4b62      	ldr	r3, [pc, #392]	@ (80026f4 <main+0x36c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a62      	ldr	r2, [pc, #392]	@ (80026f8 <main+0x370>)
 8002570:	6013      	str	r3, [r2, #0]
	  velocity1_prev = velocity1;
 8002572:	4b64      	ldr	r3, [pc, #400]	@ (8002704 <main+0x37c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a64      	ldr	r2, [pc, #400]	@ (8002708 <main+0x380>)
 8002578:	6013      	str	r3, [r2, #0]

	  // Compute **Encoder 2** Position, Velocity, & Acceleration
	  theta2 = (float)(encoder_ticks2) * 2.0f * M_PI / (float)CPR;
 800257a:	4b5b      	ldr	r3, [pc, #364]	@ (80026e8 <main+0x360>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	ee07 3a90 	vmov	s15, r3
 8002582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002586:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800258a:	ee17 0a90 	vmov	r0, s15
 800258e:	f7fd fffb 	bl	8000588 <__aeabi_f2d>
 8002592:	a343      	add	r3, pc, #268	@ (adr r3, 80026a0 <main+0x318>)
 8002594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002598:	f7fe f84e 	bl	8000638 <__aeabi_dmul>
 800259c:	4602      	mov	r2, r0
 800259e:	460b      	mov	r3, r1
 80025a0:	4610      	mov	r0, r2
 80025a2:	4619      	mov	r1, r3
 80025a4:	a340      	add	r3, pc, #256	@ (adr r3, 80026a8 <main+0x320>)
 80025a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025aa:	f7fe f96f 	bl	800088c <__aeabi_ddiv>
 80025ae:	4602      	mov	r2, r0
 80025b0:	460b      	mov	r3, r1
 80025b2:	4610      	mov	r0, r2
 80025b4:	4619      	mov	r1, r3
 80025b6:	f7fe fa51 	bl	8000a5c <__aeabi_d2f>
 80025ba:	4603      	mov	r3, r0
 80025bc:	4a54      	ldr	r2, [pc, #336]	@ (8002710 <main+0x388>)
 80025be:	6013      	str	r3, [r2, #0]
	  velocity2 = (theta2 - theta2_prev) * 1000000  / time_interval;
 80025c0:	4b53      	ldr	r3, [pc, #332]	@ (8002710 <main+0x388>)
 80025c2:	ed93 7a00 	vldr	s14, [r3]
 80025c6:	4b53      	ldr	r3, [pc, #332]	@ (8002714 <main+0x38c>)
 80025c8:	edd3 7a00 	vldr	s15, [r3]
 80025cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025d0:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80026fc <main+0x374>
 80025d4:	ee67 6a87 	vmul.f32	s13, s15, s14
 80025d8:	4b49      	ldr	r3, [pc, #292]	@ (8002700 <main+0x378>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	ee07 3a90 	vmov	s15, r3
 80025e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002718 <main+0x390>)
 80025ea:	edc3 7a00 	vstr	s15, [r3]
	  acceleration2 = (velocity2 - velocity2_prev) * 1000000  / time_interval;
 80025ee:	4b4a      	ldr	r3, [pc, #296]	@ (8002718 <main+0x390>)
 80025f0:	ed93 7a00 	vldr	s14, [r3]
 80025f4:	4b49      	ldr	r3, [pc, #292]	@ (800271c <main+0x394>)
 80025f6:	edd3 7a00 	vldr	s15, [r3]
 80025fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025fe:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80026fc <main+0x374>
 8002602:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002606:	4b3e      	ldr	r3, [pc, #248]	@ (8002700 <main+0x378>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	ee07 3a90 	vmov	s15, r3
 800260e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002612:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002616:	4b42      	ldr	r3, [pc, #264]	@ (8002720 <main+0x398>)
 8002618:	edc3 7a00 	vstr	s15, [r3]

	  // Apply low-pass filter on the velocity of Encoder 2
	  velocity2 = applyLowPassFilterVelocity(velocity2, velocity2_prev);  // Filtered velocity
 800261c:	4b3e      	ldr	r3, [pc, #248]	@ (8002718 <main+0x390>)
 800261e:	edd3 7a00 	vldr	s15, [r3]
 8002622:	4b3e      	ldr	r3, [pc, #248]	@ (800271c <main+0x394>)
 8002624:	ed93 7a00 	vldr	s14, [r3]
 8002628:	eef0 0a47 	vmov.f32	s1, s14
 800262c:	eeb0 0a67 	vmov.f32	s0, s15
 8002630:	f7ff fe84 	bl	800233c <applyLowPassFilterVelocity>
 8002634:	eef0 7a40 	vmov.f32	s15, s0
 8002638:	4b37      	ldr	r3, [pc, #220]	@ (8002718 <main+0x390>)
 800263a:	edc3 7a00 	vstr	s15, [r3]
	  theta2_prev = theta2;
 800263e:	4b34      	ldr	r3, [pc, #208]	@ (8002710 <main+0x388>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a34      	ldr	r2, [pc, #208]	@ (8002714 <main+0x38c>)
 8002644:	6013      	str	r3, [r2, #0]
	  velocity2_prev = velocity2;
 8002646:	4b34      	ldr	r3, [pc, #208]	@ (8002718 <main+0x390>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a34      	ldr	r2, [pc, #208]	@ (800271c <main+0x394>)
 800264c:	6013      	str	r3, [r2, #0]
	  // Disturbance Observers //
	  Tdis1 = (Icmd1 * Ktn1 + velocity1 * Jn1 * Gdis1) * Gdis1 / (time_interval + Gdis1) - velocity1 * Jn1 * Gdis1;
 800264e:	4b35      	ldr	r3, [pc, #212]	@ (8002724 <main+0x39c>)
 8002650:	ed93 7a00 	vldr	s14, [r3]
 8002654:	4b34      	ldr	r3, [pc, #208]	@ (8002728 <main+0x3a0>)
 8002656:	edd3 7a00 	vldr	s15, [r3]
 800265a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800265e:	4b29      	ldr	r3, [pc, #164]	@ (8002704 <main+0x37c>)
 8002660:	edd3 6a00 	vldr	s13, [r3]
 8002664:	4b31      	ldr	r3, [pc, #196]	@ (800272c <main+0x3a4>)
 8002666:	edd3 7a00 	vldr	s15, [r3]
 800266a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800266e:	4b30      	ldr	r3, [pc, #192]	@ (8002730 <main+0x3a8>)
 8002670:	edd3 7a00 	vldr	s15, [r3]
 8002674:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002678:	ee37 7a27 	vadd.f32	s14, s14, s15
 800267c:	4b2c      	ldr	r3, [pc, #176]	@ (8002730 <main+0x3a8>)
 800267e:	edd3 7a00 	vldr	s15, [r3]
 8002682:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002686:	4b1e      	ldr	r3, [pc, #120]	@ (8002700 <main+0x378>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	ee07 3a90 	vmov	s15, r3
 800268e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002692:	4b27      	ldr	r3, [pc, #156]	@ (8002730 <main+0x3a8>)
 8002694:	edd3 7a00 	vldr	s15, [r3]
 8002698:	e04c      	b.n	8002734 <main+0x3ac>
 800269a:	bf00      	nop
 800269c:	f3af 8000 	nop.w
 80026a0:	54442d18 	.word	0x54442d18
 80026a4:	400921fb 	.word	0x400921fb
 80026a8:	00000000 	.word	0x00000000
 80026ac:	40ec2b80 	.word	0x40ec2b80
 80026b0:	200001dc 	.word	0x200001dc
 80026b4:	20000144 	.word	0x20000144
 80026b8:	20000228 	.word	0x20000228
 80026bc:	20000190 	.word	0x20000190
 80026c0:	08008aec 	.word	0x08008aec
 80026c4:	20000284 	.word	0x20000284
 80026c8:	200022e8 	.word	0x200022e8
 80026cc:	08008ac8 	.word	0x08008ac8
 80026d0:	200012b8 	.word	0x200012b8
 80026d4:	40021400 	.word	0x40021400
 80026d8:	2000027c 	.word	0x2000027c
 80026dc:	2000004c 	.word	0x2000004c
 80026e0:	20002aec 	.word	0x20002aec
 80026e4:	20000274 	.word	0x20000274
 80026e8:	20000278 	.word	0x20000278
 80026ec:	0a7c5ac5 	.word	0x0a7c5ac5
 80026f0:	20002af0 	.word	0x20002af0
 80026f4:	20002af4 	.word	0x20002af4
 80026f8:	20002afc 	.word	0x20002afc
 80026fc:	49742400 	.word	0x49742400
 8002700:	20000008 	.word	0x20000008
 8002704:	20002b04 	.word	0x20002b04
 8002708:	20002b0c 	.word	0x20002b0c
 800270c:	20002b14 	.word	0x20002b14
 8002710:	20002af8 	.word	0x20002af8
 8002714:	20002b00 	.word	0x20002b00
 8002718:	20002b08 	.word	0x20002b08
 800271c:	20002b10 	.word	0x20002b10
 8002720:	20002b18 	.word	0x20002b18
 8002724:	2000000c 	.word	0x2000000c
 8002728:	20000010 	.word	0x20000010
 800272c:	20000014 	.word	0x20000014
 8002730:	20000018 	.word	0x20000018
 8002734:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002738:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800273c:	4b7f      	ldr	r3, [pc, #508]	@ (800293c <main+0x5b4>)
 800273e:	edd3 6a00 	vldr	s13, [r3]
 8002742:	4b7f      	ldr	r3, [pc, #508]	@ (8002940 <main+0x5b8>)
 8002744:	edd3 7a00 	vldr	s15, [r3]
 8002748:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800274c:	4b7d      	ldr	r3, [pc, #500]	@ (8002944 <main+0x5bc>)
 800274e:	edd3 7a00 	vldr	s15, [r3]
 8002752:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002756:	ee77 7a67 	vsub.f32	s15, s14, s15
 800275a:	4b7b      	ldr	r3, [pc, #492]	@ (8002948 <main+0x5c0>)
 800275c:	edc3 7a00 	vstr	s15, [r3]
	  Tdis2 = (Icmd2 * Ktn2 + velocity2 * Jn2 * Gdis2) * Gdis2 / (time_interval + Gdis2) - velocity2 * Jn2 * Gdis2;
 8002760:	4b7a      	ldr	r3, [pc, #488]	@ (800294c <main+0x5c4>)
 8002762:	ed93 7a00 	vldr	s14, [r3]
 8002766:	4b7a      	ldr	r3, [pc, #488]	@ (8002950 <main+0x5c8>)
 8002768:	edd3 7a00 	vldr	s15, [r3]
 800276c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002770:	4b78      	ldr	r3, [pc, #480]	@ (8002954 <main+0x5cc>)
 8002772:	edd3 6a00 	vldr	s13, [r3]
 8002776:	4b78      	ldr	r3, [pc, #480]	@ (8002958 <main+0x5d0>)
 8002778:	edd3 7a00 	vldr	s15, [r3]
 800277c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002780:	4b76      	ldr	r3, [pc, #472]	@ (800295c <main+0x5d4>)
 8002782:	edd3 7a00 	vldr	s15, [r3]
 8002786:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800278a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800278e:	4b73      	ldr	r3, [pc, #460]	@ (800295c <main+0x5d4>)
 8002790:	edd3 7a00 	vldr	s15, [r3]
 8002794:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002798:	4b71      	ldr	r3, [pc, #452]	@ (8002960 <main+0x5d8>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	ee07 3a90 	vmov	s15, r3
 80027a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027a4:	4b6d      	ldr	r3, [pc, #436]	@ (800295c <main+0x5d4>)
 80027a6:	edd3 7a00 	vldr	s15, [r3]
 80027aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027b2:	4b68      	ldr	r3, [pc, #416]	@ (8002954 <main+0x5cc>)
 80027b4:	edd3 6a00 	vldr	s13, [r3]
 80027b8:	4b67      	ldr	r3, [pc, #412]	@ (8002958 <main+0x5d0>)
 80027ba:	edd3 7a00 	vldr	s15, [r3]
 80027be:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80027c2:	4b66      	ldr	r3, [pc, #408]	@ (800295c <main+0x5d4>)
 80027c4:	edd3 7a00 	vldr	s15, [r3]
 80027c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027d0:	4b64      	ldr	r3, [pc, #400]	@ (8002964 <main+0x5dc>)
 80027d2:	edc3 7a00 	vstr	s15, [r3]
	  Idis1=Tdis1*Kt1;
 80027d6:	4b5c      	ldr	r3, [pc, #368]	@ (8002948 <main+0x5c0>)
 80027d8:	ed93 7a00 	vldr	s14, [r3]
 80027dc:	4b62      	ldr	r3, [pc, #392]	@ (8002968 <main+0x5e0>)
 80027de:	edd3 7a00 	vldr	s15, [r3]
 80027e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027e6:	4b61      	ldr	r3, [pc, #388]	@ (800296c <main+0x5e4>)
 80027e8:	edc3 7a00 	vstr	s15, [r3]
	  Idis2=Tdis2*Kt2;
 80027ec:	4b5d      	ldr	r3, [pc, #372]	@ (8002964 <main+0x5dc>)
 80027ee:	ed93 7a00 	vldr	s14, [r3]
 80027f2:	4b5f      	ldr	r3, [pc, #380]	@ (8002970 <main+0x5e8>)
 80027f4:	edd3 7a00 	vldr	s15, [r3]
 80027f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027fc:	4b5d      	ldr	r3, [pc, #372]	@ (8002974 <main+0x5ec>)
 80027fe:	edc3 7a00 	vstr	s15, [r3]
	  Text1=(Icmd1*(1/Kt1)+velocity1 * Jn1 * Grtob1-(Fint+Ffric))*Grtob1/(time_interval + Grtob1)-velocity1 * Jn1 * Grtob1;
 8002802:	4b59      	ldr	r3, [pc, #356]	@ (8002968 <main+0x5e0>)
 8002804:	edd3 7a00 	vldr	s15, [r3]
 8002808:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800280c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002810:	4b59      	ldr	r3, [pc, #356]	@ (8002978 <main+0x5f0>)
 8002812:	edd3 7a00 	vldr	s15, [r3]
 8002816:	ee27 7a27 	vmul.f32	s14, s14, s15
 800281a:	4b48      	ldr	r3, [pc, #288]	@ (800293c <main+0x5b4>)
 800281c:	edd3 6a00 	vldr	s13, [r3]
 8002820:	4b47      	ldr	r3, [pc, #284]	@ (8002940 <main+0x5b8>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800282a:	4b54      	ldr	r3, [pc, #336]	@ (800297c <main+0x5f4>)
 800282c:	edd3 7a00 	vldr	s15, [r3]
 8002830:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002834:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002838:	4b51      	ldr	r3, [pc, #324]	@ (8002980 <main+0x5f8>)
 800283a:	edd3 6a00 	vldr	s13, [r3]
 800283e:	4b51      	ldr	r3, [pc, #324]	@ (8002984 <main+0x5fc>)
 8002840:	edd3 7a00 	vldr	s15, [r3]
 8002844:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002848:	ee37 7a67 	vsub.f32	s14, s14, s15
 800284c:	4b4b      	ldr	r3, [pc, #300]	@ (800297c <main+0x5f4>)
 800284e:	edd3 7a00 	vldr	s15, [r3]
 8002852:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002856:	4b42      	ldr	r3, [pc, #264]	@ (8002960 <main+0x5d8>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	ee07 3a90 	vmov	s15, r3
 800285e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002862:	4b46      	ldr	r3, [pc, #280]	@ (800297c <main+0x5f4>)
 8002864:	edd3 7a00 	vldr	s15, [r3]
 8002868:	ee77 7a27 	vadd.f32	s15, s14, s15
 800286c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002870:	4b32      	ldr	r3, [pc, #200]	@ (800293c <main+0x5b4>)
 8002872:	edd3 6a00 	vldr	s13, [r3]
 8002876:	4b32      	ldr	r3, [pc, #200]	@ (8002940 <main+0x5b8>)
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002880:	4b3e      	ldr	r3, [pc, #248]	@ (800297c <main+0x5f4>)
 8002882:	edd3 7a00 	vldr	s15, [r3]
 8002886:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800288a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800288e:	4b3e      	ldr	r3, [pc, #248]	@ (8002988 <main+0x600>)
 8002890:	edc3 7a00 	vstr	s15, [r3]
	  Text2 = (Icmd2 * (1 / Kt2) + velocity2 * Jn2 * Grtob2 - (Fint2 + Ffric2)) * Grtob2 / (time_interval + Grtob2) - velocity2 * Jn2 * Grtob2;
 8002894:	4b36      	ldr	r3, [pc, #216]	@ (8002970 <main+0x5e8>)
 8002896:	edd3 7a00 	vldr	s15, [r3]
 800289a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800289e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028a2:	4b2a      	ldr	r3, [pc, #168]	@ (800294c <main+0x5c4>)
 80028a4:	edd3 7a00 	vldr	s15, [r3]
 80028a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028ac:	4b29      	ldr	r3, [pc, #164]	@ (8002954 <main+0x5cc>)
 80028ae:	edd3 6a00 	vldr	s13, [r3]
 80028b2:	4b29      	ldr	r3, [pc, #164]	@ (8002958 <main+0x5d0>)
 80028b4:	edd3 7a00 	vldr	s15, [r3]
 80028b8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028bc:	4b33      	ldr	r3, [pc, #204]	@ (800298c <main+0x604>)
 80028be:	edd3 7a00 	vldr	s15, [r3]
 80028c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028ca:	4b31      	ldr	r3, [pc, #196]	@ (8002990 <main+0x608>)
 80028cc:	edd3 6a00 	vldr	s13, [r3]
 80028d0:	4b30      	ldr	r3, [pc, #192]	@ (8002994 <main+0x60c>)
 80028d2:	edd3 7a00 	vldr	s15, [r3]
 80028d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028de:	4b2b      	ldr	r3, [pc, #172]	@ (800298c <main+0x604>)
 80028e0:	edd3 7a00 	vldr	s15, [r3]
 80028e4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80028e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002960 <main+0x5d8>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	ee07 3a90 	vmov	s15, r3
 80028f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028f4:	4b25      	ldr	r3, [pc, #148]	@ (800298c <main+0x604>)
 80028f6:	edd3 7a00 	vldr	s15, [r3]
 80028fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002902:	4b14      	ldr	r3, [pc, #80]	@ (8002954 <main+0x5cc>)
 8002904:	edd3 6a00 	vldr	s13, [r3]
 8002908:	4b13      	ldr	r3, [pc, #76]	@ (8002958 <main+0x5d0>)
 800290a:	edd3 7a00 	vldr	s15, [r3]
 800290e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002912:	4b1e      	ldr	r3, [pc, #120]	@ (800298c <main+0x604>)
 8002914:	edd3 7a00 	vldr	s15, [r3]
 8002918:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800291c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002920:	4b1d      	ldr	r3, [pc, #116]	@ (8002998 <main+0x610>)
 8002922:	edc3 7a00 	vstr	s15, [r3]
	  uint32_t time_end = __HAL_TIM_GET_COUNTER(&htim2);
 8002926:	4b1d      	ldr	r3, [pc, #116]	@ (800299c <main+0x614>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292c:	61bb      	str	r3, [r7, #24]
	  time_interval = time_end - time_start;
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	4a0a      	ldr	r2, [pc, #40]	@ (8002960 <main+0x5d8>)
 8002936:	6013      	str	r3, [r2, #0]
  {
 8002938:	e583      	b.n	8002442 <main+0xba>
 800293a:	bf00      	nop
 800293c:	20002b04 	.word	0x20002b04
 8002940:	20000014 	.word	0x20000014
 8002944:	20000018 	.word	0x20000018
 8002948:	20002b1c 	.word	0x20002b1c
 800294c:	2000002c 	.word	0x2000002c
 8002950:	20000030 	.word	0x20000030
 8002954:	20002b08 	.word	0x20002b08
 8002958:	20000034 	.word	0x20000034
 800295c:	20000038 	.word	0x20000038
 8002960:	20000008 	.word	0x20000008
 8002964:	20002b20 	.word	0x20002b20
 8002968:	2000001c 	.word	0x2000001c
 800296c:	20002b24 	.word	0x20002b24
 8002970:	2000003c 	.word	0x2000003c
 8002974:	20002b28 	.word	0x20002b28
 8002978:	2000000c 	.word	0x2000000c
 800297c:	20000020 	.word	0x20000020
 8002980:	20000024 	.word	0x20000024
 8002984:	20000028 	.word	0x20000028
 8002988:	20002b2c 	.word	0x20002b2c
 800298c:	20000040 	.word	0x20000040
 8002990:	20000044 	.word	0x20000044
 8002994:	20000048 	.word	0x20000048
 8002998:	20002b30 	.word	0x20002b30
 800299c:	20000190 	.word	0x20000190

080029a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b094      	sub	sp, #80	@ 0x50
 80029a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029a6:	f107 0320 	add.w	r3, r7, #32
 80029aa:	2230      	movs	r2, #48	@ 0x30
 80029ac:	2100      	movs	r1, #0
 80029ae:	4618      	mov	r0, r3
 80029b0:	f005 fc00 	bl	80081b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029b4:	f107 030c 	add.w	r3, r7, #12
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	605a      	str	r2, [r3, #4]
 80029be:	609a      	str	r2, [r3, #8]
 80029c0:	60da      	str	r2, [r3, #12]
 80029c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029c4:	4b27      	ldr	r3, [pc, #156]	@ (8002a64 <SystemClock_Config+0xc4>)
 80029c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c8:	4a26      	ldr	r2, [pc, #152]	@ (8002a64 <SystemClock_Config+0xc4>)
 80029ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80029d0:	4b24      	ldr	r3, [pc, #144]	@ (8002a64 <SystemClock_Config+0xc4>)
 80029d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029d8:	60bb      	str	r3, [r7, #8]
 80029da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80029dc:	4b22      	ldr	r3, [pc, #136]	@ (8002a68 <SystemClock_Config+0xc8>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80029e4:	4a20      	ldr	r2, [pc, #128]	@ (8002a68 <SystemClock_Config+0xc8>)
 80029e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029ea:	6013      	str	r3, [r2, #0]
 80029ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002a68 <SystemClock_Config+0xc8>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80029f4:	607b      	str	r3, [r7, #4]
 80029f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029f8:	2301      	movs	r3, #1
 80029fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a02:	2302      	movs	r3, #2
 8002a04:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a06:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002a0c:	2319      	movs	r3, #25
 8002a0e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8002a10:	2390      	movs	r3, #144	@ 0x90
 8002a12:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a14:	2302      	movs	r3, #2
 8002a16:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a1c:	f107 0320 	add.w	r3, r7, #32
 8002a20:	4618      	mov	r0, r3
 8002a22:	f000 ffe5 	bl	80039f0 <HAL_RCC_OscConfig>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002a2c:	f000 fa2e 	bl	8002e8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a30:	230f      	movs	r3, #15
 8002a32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a34:	2302      	movs	r3, #2
 8002a36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a42:	2300      	movs	r3, #0
 8002a44:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002a46:	f107 030c 	add.w	r3, r7, #12
 8002a4a:	2102      	movs	r1, #2
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f001 fa73 	bl	8003f38 <HAL_RCC_ClockConfig>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002a58:	f000 fa18 	bl	8002e8c <Error_Handler>
  }
}
 8002a5c:	bf00      	nop
 8002a5e:	3750      	adds	r7, #80	@ 0x50
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40023800 	.word	0x40023800
 8002a68:	40007000 	.word	0x40007000

08002a6c <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8002a70:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002a72:	4a1c      	ldr	r2, [pc, #112]	@ (8002ae4 <MX_SPI4_Init+0x78>)
 8002a74:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002a76:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002a78:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a7c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002a7e:	4b18      	ldr	r3, [pc, #96]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a84:	4b16      	ldr	r3, [pc, #88]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002a86:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002a8a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a92:	4b13      	ldr	r3, [pc, #76]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002a98:	4b11      	ldr	r3, [pc, #68]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002a9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a9e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002aa2:	2228      	movs	r2, #40	@ 0x28
 8002aa4:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002ab8:	4b09      	ldr	r3, [pc, #36]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002aba:	2207      	movs	r2, #7
 8002abc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002abe:	4b08      	ldr	r3, [pc, #32]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ac4:	4b06      	ldr	r3, [pc, #24]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002ac6:	2208      	movs	r2, #8
 8002ac8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002aca:	4805      	ldr	r0, [pc, #20]	@ (8002ae0 <MX_SPI4_Init+0x74>)
 8002acc:	f001 fbe6 	bl	800429c <HAL_SPI_Init>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8002ad6:	f000 f9d9 	bl	8002e8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	200000e0 	.word	0x200000e0
 8002ae4:	40013400 	.word	0x40013400

08002ae8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08c      	sub	sp, #48	@ 0x30
 8002aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002aee:	f107 030c 	add.w	r3, r7, #12
 8002af2:	2224      	movs	r2, #36	@ 0x24
 8002af4:	2100      	movs	r1, #0
 8002af6:	4618      	mov	r0, r3
 8002af8:	f005 fb5c 	bl	80081b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002afc:	463b      	mov	r3, r7
 8002afe:	2200      	movs	r2, #0
 8002b00:	601a      	str	r2, [r3, #0]
 8002b02:	605a      	str	r2, [r3, #4]
 8002b04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b06:	4b23      	ldr	r3, [pc, #140]	@ (8002b94 <MX_TIM1_Init+0xac>)
 8002b08:	4a23      	ldr	r2, [pc, #140]	@ (8002b98 <MX_TIM1_Init+0xb0>)
 8002b0a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002b0c:	4b21      	ldr	r3, [pc, #132]	@ (8002b94 <MX_TIM1_Init+0xac>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b12:	4b20      	ldr	r3, [pc, #128]	@ (8002b94 <MX_TIM1_Init+0xac>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002b18:	4b1e      	ldr	r3, [pc, #120]	@ (8002b94 <MX_TIM1_Init+0xac>)
 8002b1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b1e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b20:	4b1c      	ldr	r3, [pc, #112]	@ (8002b94 <MX_TIM1_Init+0xac>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b26:	4b1b      	ldr	r3, [pc, #108]	@ (8002b94 <MX_TIM1_Init+0xac>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b2c:	4b19      	ldr	r3, [pc, #100]	@ (8002b94 <MX_TIM1_Init+0xac>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002b32:	2303      	movs	r3, #3
 8002b34:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002b36:	2302      	movs	r3, #2
 8002b38:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8002b42:	2304      	movs	r3, #4
 8002b44:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002b46:	2302      	movs	r3, #2
 8002b48:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8002b52:	2304      	movs	r3, #4
 8002b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002b56:	f107 030c 	add.w	r3, r7, #12
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	480d      	ldr	r0, [pc, #52]	@ (8002b94 <MX_TIM1_Init+0xac>)
 8002b5e:	f002 fab5 	bl	80050cc <HAL_TIM_Encoder_Init>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002b68:	f000 f990 	bl	8002e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002b70:	2300      	movs	r3, #0
 8002b72:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b78:	463b      	mov	r3, r7
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4805      	ldr	r0, [pc, #20]	@ (8002b94 <MX_TIM1_Init+0xac>)
 8002b7e:	f002 ff3f 	bl	8005a00 <HAL_TIMEx_MasterConfigSynchronization>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002b88:	f000 f980 	bl	8002e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002b8c:	bf00      	nop
 8002b8e:	3730      	adds	r7, #48	@ 0x30
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20000144 	.word	0x20000144
 8002b98:	40010000 	.word	0x40010000

08002b9c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b088      	sub	sp, #32
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ba2:	f107 0310 	add.w	r3, r7, #16
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	605a      	str	r2, [r3, #4]
 8002bac:	609a      	str	r2, [r3, #8]
 8002bae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	605a      	str	r2, [r3, #4]
 8002bb8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002bba:	4b1e      	ldr	r3, [pc, #120]	@ (8002c34 <MX_TIM2_Init+0x98>)
 8002bbc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002bc0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8002bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c34 <MX_TIM2_Init+0x98>)
 8002bc4:	2247      	movs	r2, #71	@ 0x47
 8002bc6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c34 <MX_TIM2_Init+0x98>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 8002bce:	4b19      	ldr	r3, [pc, #100]	@ (8002c34 <MX_TIM2_Init+0x98>)
 8002bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bd6:	4b17      	ldr	r3, [pc, #92]	@ (8002c34 <MX_TIM2_Init+0x98>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bdc:	4b15      	ldr	r3, [pc, #84]	@ (8002c34 <MX_TIM2_Init+0x98>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002be2:	4814      	ldr	r0, [pc, #80]	@ (8002c34 <MX_TIM2_Init+0x98>)
 8002be4:	f002 f932 	bl	8004e4c <HAL_TIM_Base_Init>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002bee:	f000 f94d 	bl	8002e8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bf2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bf6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002bf8:	f107 0310 	add.w	r3, r7, #16
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	480d      	ldr	r0, [pc, #52]	@ (8002c34 <MX_TIM2_Init+0x98>)
 8002c00:	f002 fca0 	bl	8005544 <HAL_TIM_ConfigClockSource>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002c0a:	f000 f93f 	bl	8002e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c12:	2300      	movs	r3, #0
 8002c14:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c16:	1d3b      	adds	r3, r7, #4
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4806      	ldr	r0, [pc, #24]	@ (8002c34 <MX_TIM2_Init+0x98>)
 8002c1c:	f002 fef0 	bl	8005a00 <HAL_TIMEx_MasterConfigSynchronization>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002c26:	f000 f931 	bl	8002e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c2a:	bf00      	nop
 8002c2c:	3720      	adds	r7, #32
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	20000190 	.word	0x20000190

08002c38 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08c      	sub	sp, #48	@ 0x30
 8002c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002c3e:	f107 030c 	add.w	r3, r7, #12
 8002c42:	2224      	movs	r2, #36	@ 0x24
 8002c44:	2100      	movs	r1, #0
 8002c46:	4618      	mov	r0, r3
 8002c48:	f005 fab4 	bl	80081b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c4c:	463b      	mov	r3, r7
 8002c4e:	2200      	movs	r2, #0
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	605a      	str	r2, [r3, #4]
 8002c54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c56:	4b21      	ldr	r3, [pc, #132]	@ (8002cdc <MX_TIM4_Init+0xa4>)
 8002c58:	4a21      	ldr	r2, [pc, #132]	@ (8002ce0 <MX_TIM4_Init+0xa8>)
 8002c5a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cdc <MX_TIM4_Init+0xa4>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c62:	4b1e      	ldr	r3, [pc, #120]	@ (8002cdc <MX_TIM4_Init+0xa4>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002c68:	4b1c      	ldr	r3, [pc, #112]	@ (8002cdc <MX_TIM4_Init+0xa4>)
 8002c6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c6e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c70:	4b1a      	ldr	r3, [pc, #104]	@ (8002cdc <MX_TIM4_Init+0xa4>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c76:	4b19      	ldr	r3, [pc, #100]	@ (8002cdc <MX_TIM4_Init+0xa4>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002c80:	2302      	movs	r3, #2
 8002c82:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002c84:	2301      	movs	r3, #1
 8002c86:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 8002c8c:	2308      	movs	r3, #8
 8002c8e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002c90:	2302      	movs	r3, #2
 8002c92:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002c94:	2301      	movs	r3, #1
 8002c96:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 8;
 8002c9c:	2308      	movs	r3, #8
 8002c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002ca0:	f107 030c 	add.w	r3, r7, #12
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	480d      	ldr	r0, [pc, #52]	@ (8002cdc <MX_TIM4_Init+0xa4>)
 8002ca8:	f002 fa10 	bl	80050cc <HAL_TIM_Encoder_Init>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002cb2:	f000 f8eb 	bl	8002e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002cbe:	463b      	mov	r3, r7
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4806      	ldr	r0, [pc, #24]	@ (8002cdc <MX_TIM4_Init+0xa4>)
 8002cc4:	f002 fe9c 	bl	8005a00 <HAL_TIMEx_MasterConfigSynchronization>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002cce:	f000 f8dd 	bl	8002e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002cd2:	bf00      	nop
 8002cd4:	3730      	adds	r7, #48	@ 0x30
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	200001dc 	.word	0x200001dc
 8002ce0:	40000800 	.word	0x40000800

08002ce4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8002d24 <MX_TIM13_Init+0x40>)
 8002cea:	4a0f      	ldr	r2, [pc, #60]	@ (8002d28 <MX_TIM13_Init+0x44>)
 8002cec:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 14400-1;
 8002cee:	4b0d      	ldr	r3, [pc, #52]	@ (8002d24 <MX_TIM13_Init+0x40>)
 8002cf0:	f643 023f 	movw	r2, #14399	@ 0x383f
 8002cf4:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d24 <MX_TIM13_Init+0x40>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 999;
 8002cfc:	4b09      	ldr	r3, [pc, #36]	@ (8002d24 <MX_TIM13_Init+0x40>)
 8002cfe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d02:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d04:	4b07      	ldr	r3, [pc, #28]	@ (8002d24 <MX_TIM13_Init+0x40>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d0a:	4b06      	ldr	r3, [pc, #24]	@ (8002d24 <MX_TIM13_Init+0x40>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002d10:	4804      	ldr	r0, [pc, #16]	@ (8002d24 <MX_TIM13_Init+0x40>)
 8002d12:	f002 f89b 	bl	8004e4c <HAL_TIM_Base_Init>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8002d1c:	f000 f8b6 	bl	8002e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002d20:	bf00      	nop
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	20000228 	.word	0x20000228
 8002d28:	40001c00 	.word	0x40001c00

08002d2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b08c      	sub	sp, #48	@ 0x30
 8002d30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d32:	f107 031c 	add.w	r3, r7, #28
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	605a      	str	r2, [r3, #4]
 8002d3c:	609a      	str	r2, [r3, #8]
 8002d3e:	60da      	str	r2, [r3, #12]
 8002d40:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d42:	4b39      	ldr	r3, [pc, #228]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	4a38      	ldr	r2, [pc, #224]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d48:	f043 0310 	orr.w	r3, r3, #16
 8002d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4e:	4b36      	ldr	r3, [pc, #216]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	61bb      	str	r3, [r7, #24]
 8002d58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d5a:	4b33      	ldr	r3, [pc, #204]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5e:	4a32      	ldr	r2, [pc, #200]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d60:	f043 0320 	orr.w	r3, r3, #32
 8002d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d66:	4b30      	ldr	r3, [pc, #192]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	f003 0320 	and.w	r3, r3, #32
 8002d6e:	617b      	str	r3, [r7, #20]
 8002d70:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d72:	4b2d      	ldr	r3, [pc, #180]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	4a2c      	ldr	r2, [pc, #176]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d7e:	4b2a      	ldr	r3, [pc, #168]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d86:	613b      	str	r3, [r7, #16]
 8002d88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d8a:	4b27      	ldr	r3, [pc, #156]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8e:	4a26      	ldr	r2, [pc, #152]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d90:	f043 0302 	orr.w	r3, r3, #2
 8002d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d96:	4b24      	ldr	r3, [pc, #144]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	60fb      	str	r3, [r7, #12]
 8002da0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002da2:	4b21      	ldr	r3, [pc, #132]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da6:	4a20      	ldr	r2, [pc, #128]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002da8:	f043 0308 	orr.w	r3, r3, #8
 8002dac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dae:	4b1e      	ldr	r3, [pc, #120]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db2:	f003 0308 	and.w	r3, r3, #8
 8002db6:	60bb      	str	r3, [r7, #8]
 8002db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dba:	4b1b      	ldr	r3, [pc, #108]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dc6:	4b18      	ldr	r3, [pc, #96]	@ (8002e28 <MX_GPIO_Init+0xfc>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	607b      	str	r3, [r7, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	2103      	movs	r1, #3
 8002dd6:	4815      	ldr	r0, [pc, #84]	@ (8002e2c <MX_GPIO_Init+0x100>)
 8002dd8:	f000 fdf0 	bl	80039bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2101      	movs	r1, #1
 8002de0:	4813      	ldr	r0, [pc, #76]	@ (8002e30 <MX_GPIO_Init+0x104>)
 8002de2:	f000 fdeb 	bl	80039bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002de6:	2303      	movs	r3, #3
 8002de8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dea:	2301      	movs	r3, #1
 8002dec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df2:	2300      	movs	r3, #0
 8002df4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002df6:	f107 031c 	add.w	r3, r7, #28
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	480b      	ldr	r0, [pc, #44]	@ (8002e2c <MX_GPIO_Init+0x100>)
 8002dfe:	f000 fc19 	bl	8003634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e02:	2301      	movs	r3, #1
 8002e04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e06:	2301      	movs	r3, #1
 8002e08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e12:	f107 031c 	add.w	r3, r7, #28
 8002e16:	4619      	mov	r1, r3
 8002e18:	4805      	ldr	r0, [pc, #20]	@ (8002e30 <MX_GPIO_Init+0x104>)
 8002e1a:	f000 fc0b 	bl	8003634 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002e1e:	bf00      	nop
 8002e20:	3730      	adds	r7, #48	@ 0x30
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	40021400 	.word	0x40021400
 8002e30:	40020400 	.word	0x40020400

08002e34 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002e3a:	463b      	mov	r3, r7
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
 8002e40:	605a      	str	r2, [r3, #4]
 8002e42:	609a      	str	r2, [r3, #8]
 8002e44:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002e46:	f000 fb7d 	bl	8003544 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002e56:	231f      	movs	r3, #31
 8002e58:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002e5a:	2387      	movs	r3, #135	@ 0x87
 8002e5c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002e62:	2300      	movs	r3, #0
 8002e64:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002e66:	2301      	movs	r3, #1
 8002e68:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002e72:	2300      	movs	r3, #0
 8002e74:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002e76:	463b      	mov	r3, r7
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f000 fb9b 	bl	80035b4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002e7e:	2004      	movs	r0, #4
 8002e80:	f000 fb78 	bl	8003574 <HAL_MPU_Enable>

}
 8002e84:	bf00      	nop
 8002e86:	3710      	adds	r7, #16
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e90:	b672      	cpsid	i
}
 8002e92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e94:	bf00      	nop
 8002e96:	e7fd      	b.n	8002e94 <Error_Handler+0x8>

08002e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002edc <HAL_MspInit+0x44>)
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea2:	4a0e      	ldr	r2, [pc, #56]	@ (8002edc <HAL_MspInit+0x44>)
 8002ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ea8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8002edc <HAL_MspInit+0x44>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb2:	607b      	str	r3, [r7, #4]
 8002eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eb6:	4b09      	ldr	r3, [pc, #36]	@ (8002edc <HAL_MspInit+0x44>)
 8002eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eba:	4a08      	ldr	r2, [pc, #32]	@ (8002edc <HAL_MspInit+0x44>)
 8002ebc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ec0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ec2:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <HAL_MspInit+0x44>)
 8002ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eca:	603b      	str	r3, [r7, #0]
 8002ecc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ece:	bf00      	nop
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	40023800 	.word	0x40023800

08002ee0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b08a      	sub	sp, #40	@ 0x28
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee8:	f107 0314 	add.w	r3, r7, #20
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	605a      	str	r2, [r3, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	60da      	str	r2, [r3, #12]
 8002ef6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a17      	ldr	r2, [pc, #92]	@ (8002f5c <HAL_SPI_MspInit+0x7c>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d127      	bne.n	8002f52 <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI4_MspInit 0 */

    /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002f02:	4b17      	ldr	r3, [pc, #92]	@ (8002f60 <HAL_SPI_MspInit+0x80>)
 8002f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f06:	4a16      	ldr	r2, [pc, #88]	@ (8002f60 <HAL_SPI_MspInit+0x80>)
 8002f08:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002f0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f0e:	4b14      	ldr	r3, [pc, #80]	@ (8002f60 <HAL_SPI_MspInit+0x80>)
 8002f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f16:	613b      	str	r3, [r7, #16]
 8002f18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f1a:	4b11      	ldr	r3, [pc, #68]	@ (8002f60 <HAL_SPI_MspInit+0x80>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1e:	4a10      	ldr	r2, [pc, #64]	@ (8002f60 <HAL_SPI_MspInit+0x80>)
 8002f20:	f043 0310 	orr.w	r3, r3, #16
 8002f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f26:	4b0e      	ldr	r3, [pc, #56]	@ (8002f60 <HAL_SPI_MspInit+0x80>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2a:	f003 0310 	and.w	r3, r3, #16
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8002f32:	2364      	movs	r3, #100	@ 0x64
 8002f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f36:	2302      	movs	r3, #2
 8002f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002f42:	2305      	movs	r3, #5
 8002f44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f46:	f107 0314 	add.w	r3, r7, #20
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4805      	ldr	r0, [pc, #20]	@ (8002f64 <HAL_SPI_MspInit+0x84>)
 8002f4e:	f000 fb71 	bl	8003634 <HAL_GPIO_Init>

    /* USER CODE END SPI4_MspInit 1 */

  }

}
 8002f52:	bf00      	nop
 8002f54:	3728      	adds	r7, #40	@ 0x28
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40013400 	.word	0x40013400
 8002f60:	40023800 	.word	0x40023800
 8002f64:	40021000 	.word	0x40021000

08002f68 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08c      	sub	sp, #48	@ 0x30
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f70:	f107 031c 	add.w	r3, r7, #28
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a2f      	ldr	r2, [pc, #188]	@ (8003044 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d129      	bne.n	8002fde <HAL_TIM_Encoder_MspInit+0x76>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8e:	4a2e      	ldr	r2, [pc, #184]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002f90:	f043 0301 	orr.w	r3, r3, #1
 8002f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f96:	4b2c      	ldr	r3, [pc, #176]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	61bb      	str	r3, [r7, #24]
 8002fa0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002fa2:	4b29      	ldr	r3, [pc, #164]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa6:	4a28      	ldr	r2, [pc, #160]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002fa8:	f043 0310 	orr.w	r3, r3, #16
 8002fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fae:	4b26      	ldr	r3, [pc, #152]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb2:	f003 0310 	and.w	r3, r3, #16
 8002fb6:	617b      	str	r3, [r7, #20]
 8002fb8:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002fba:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fd0:	f107 031c 	add.w	r3, r7, #28
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	481d      	ldr	r0, [pc, #116]	@ (800304c <HAL_TIM_Encoder_MspInit+0xe4>)
 8002fd8:	f000 fb2c 	bl	8003634 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002fdc:	e02d      	b.n	800303a <HAL_TIM_Encoder_MspInit+0xd2>
  else if(htim_encoder->Instance==TIM4)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a1b      	ldr	r2, [pc, #108]	@ (8003050 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d128      	bne.n	800303a <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002fe8:	4b17      	ldr	r3, [pc, #92]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fec:	4a16      	ldr	r2, [pc, #88]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002fee:	f043 0304 	orr.w	r3, r3, #4
 8002ff2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ff4:	4b14      	ldr	r3, [pc, #80]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003000:	4b11      	ldr	r3, [pc, #68]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003004:	4a10      	ldr	r2, [pc, #64]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003006:	f043 0308 	orr.w	r3, r3, #8
 800300a:	6313      	str	r3, [r2, #48]	@ 0x30
 800300c:	4b0e      	ldr	r3, [pc, #56]	@ (8003048 <HAL_TIM_Encoder_MspInit+0xe0>)
 800300e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003010:	f003 0308 	and.w	r3, r3, #8
 8003014:	60fb      	str	r3, [r7, #12]
 8003016:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003018:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800301c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301e:	2302      	movs	r3, #2
 8003020:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003022:	2300      	movs	r3, #0
 8003024:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003026:	2300      	movs	r3, #0
 8003028:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800302a:	2302      	movs	r3, #2
 800302c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800302e:	f107 031c 	add.w	r3, r7, #28
 8003032:	4619      	mov	r1, r3
 8003034:	4807      	ldr	r0, [pc, #28]	@ (8003054 <HAL_TIM_Encoder_MspInit+0xec>)
 8003036:	f000 fafd 	bl	8003634 <HAL_GPIO_Init>
}
 800303a:	bf00      	nop
 800303c:	3730      	adds	r7, #48	@ 0x30
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	40010000 	.word	0x40010000
 8003048:	40023800 	.word	0x40023800
 800304c:	40021000 	.word	0x40021000
 8003050:	40000800 	.word	0x40000800
 8003054:	40020c00 	.word	0x40020c00

08003058 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003068:	d10c      	bne.n	8003084 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800306a:	4b15      	ldr	r3, [pc, #84]	@ (80030c0 <HAL_TIM_Base_MspInit+0x68>)
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	4a14      	ldr	r2, [pc, #80]	@ (80030c0 <HAL_TIM_Base_MspInit+0x68>)
 8003070:	f043 0301 	orr.w	r3, r3, #1
 8003074:	6413      	str	r3, [r2, #64]	@ 0x40
 8003076:	4b12      	ldr	r3, [pc, #72]	@ (80030c0 <HAL_TIM_Base_MspInit+0x68>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM13_MspInit 1 */

    /* USER CODE END TIM13_MspInit 1 */
  }

}
 8003082:	e018      	b.n	80030b6 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM13)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a0e      	ldr	r2, [pc, #56]	@ (80030c4 <HAL_TIM_Base_MspInit+0x6c>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d113      	bne.n	80030b6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800308e:	4b0c      	ldr	r3, [pc, #48]	@ (80030c0 <HAL_TIM_Base_MspInit+0x68>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003092:	4a0b      	ldr	r2, [pc, #44]	@ (80030c0 <HAL_TIM_Base_MspInit+0x68>)
 8003094:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003098:	6413      	str	r3, [r2, #64]	@ 0x40
 800309a:	4b09      	ldr	r3, [pc, #36]	@ (80030c0 <HAL_TIM_Base_MspInit+0x68>)
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030a2:	60bb      	str	r3, [r7, #8]
 80030a4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80030a6:	2200      	movs	r2, #0
 80030a8:	2100      	movs	r1, #0
 80030aa:	202c      	movs	r0, #44	@ 0x2c
 80030ac:	f000 fa13 	bl	80034d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80030b0:	202c      	movs	r0, #44	@ 0x2c
 80030b2:	f000 fa2c 	bl	800350e <HAL_NVIC_EnableIRQ>
}
 80030b6:	bf00      	nop
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40023800 	.word	0x40023800
 80030c4:	40001c00 	.word	0x40001c00

080030c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030cc:	bf00      	nop
 80030ce:	e7fd      	b.n	80030cc <NMI_Handler+0x4>

080030d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030d4:	bf00      	nop
 80030d6:	e7fd      	b.n	80030d4 <HardFault_Handler+0x4>

080030d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030dc:	bf00      	nop
 80030de:	e7fd      	b.n	80030dc <MemManage_Handler+0x4>

080030e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030e4:	bf00      	nop
 80030e6:	e7fd      	b.n	80030e4 <BusFault_Handler+0x4>

080030e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030ec:	bf00      	nop
 80030ee:	e7fd      	b.n	80030ec <UsageFault_Handler+0x4>

080030f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr

080030fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030fe:	b480      	push	{r7}
 8003100:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003102:	bf00      	nop
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003110:	bf00      	nop
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800311e:	f000 f8bb 	bl	8003298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003122:	bf00      	nop
 8003124:	bd80      	pop	{r7, pc}
	...

08003128 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 800312c:	4802      	ldr	r0, [pc, #8]	@ (8003138 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800312e:	f002 f901 	bl	8005334 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000228 	.word	0x20000228

0800313c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003144:	4a14      	ldr	r2, [pc, #80]	@ (8003198 <_sbrk+0x5c>)
 8003146:	4b15      	ldr	r3, [pc, #84]	@ (800319c <_sbrk+0x60>)
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003150:	4b13      	ldr	r3, [pc, #76]	@ (80031a0 <_sbrk+0x64>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d102      	bne.n	800315e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003158:	4b11      	ldr	r3, [pc, #68]	@ (80031a0 <_sbrk+0x64>)
 800315a:	4a12      	ldr	r2, [pc, #72]	@ (80031a4 <_sbrk+0x68>)
 800315c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800315e:	4b10      	ldr	r3, [pc, #64]	@ (80031a0 <_sbrk+0x64>)
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4413      	add	r3, r2
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	429a      	cmp	r2, r3
 800316a:	d207      	bcs.n	800317c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800316c:	f005 f82a 	bl	80081c4 <__errno>
 8003170:	4603      	mov	r3, r0
 8003172:	220c      	movs	r2, #12
 8003174:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003176:	f04f 33ff 	mov.w	r3, #4294967295
 800317a:	e009      	b.n	8003190 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800317c:	4b08      	ldr	r3, [pc, #32]	@ (80031a0 <_sbrk+0x64>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003182:	4b07      	ldr	r3, [pc, #28]	@ (80031a0 <_sbrk+0x64>)
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4413      	add	r3, r2
 800318a:	4a05      	ldr	r2, [pc, #20]	@ (80031a0 <_sbrk+0x64>)
 800318c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800318e:	68fb      	ldr	r3, [r7, #12]
}
 8003190:	4618      	mov	r0, r3
 8003192:	3718      	adds	r7, #24
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	20050000 	.word	0x20050000
 800319c:	00000400 	.word	0x00000400
 80031a0:	20002b38 	.word	0x20002b38
 80031a4:	20002cc8 	.word	0x20002cc8

080031a8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031ac:	4b06      	ldr	r3, [pc, #24]	@ (80031c8 <SystemInit+0x20>)
 80031ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b2:	4a05      	ldr	r2, [pc, #20]	@ (80031c8 <SystemInit+0x20>)
 80031b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031bc:	bf00      	nop
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	e000ed00 	.word	0xe000ed00

080031cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80031cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003204 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031d0:	f7ff ffea 	bl	80031a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031d4:	480c      	ldr	r0, [pc, #48]	@ (8003208 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80031d6:	490d      	ldr	r1, [pc, #52]	@ (800320c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80031d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003210 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80031da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031dc:	e002      	b.n	80031e4 <LoopCopyDataInit>

080031de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031e2:	3304      	adds	r3, #4

080031e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031e8:	d3f9      	bcc.n	80031de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003214 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80031ec:	4c0a      	ldr	r4, [pc, #40]	@ (8003218 <LoopFillZerobss+0x22>)
  movs r3, #0
 80031ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031f0:	e001      	b.n	80031f6 <LoopFillZerobss>

080031f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031f4:	3204      	adds	r2, #4

080031f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031f8:	d3fb      	bcc.n	80031f2 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80031fa:	f004 ffe9 	bl	80081d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031fe:	f7ff f8c3 	bl	8002388 <main>
  bx  lr    
 8003202:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003204:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003208:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800320c:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8003210:	08008c08 	.word	0x08008c08
  ldr r2, =_sbss
 8003214:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8003218:	20002cc4 	.word	0x20002cc4

0800321c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800321c:	e7fe      	b.n	800321c <ADC_IRQHandler>

0800321e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800321e:	b580      	push	{r7, lr}
 8003220:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003222:	2003      	movs	r0, #3
 8003224:	f000 f94c 	bl	80034c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003228:	200f      	movs	r0, #15
 800322a:	f000 f805 	bl	8003238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800322e:	f7ff fe33 	bl	8002e98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}

08003238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003240:	4b12      	ldr	r3, [pc, #72]	@ (800328c <HAL_InitTick+0x54>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	4b12      	ldr	r3, [pc, #72]	@ (8003290 <HAL_InitTick+0x58>)
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	4619      	mov	r1, r3
 800324a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800324e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003252:	fbb2 f3f3 	udiv	r3, r2, r3
 8003256:	4618      	mov	r0, r3
 8003258:	f000 f967 	bl	800352a <HAL_SYSTICK_Config>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e00e      	b.n	8003284 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2b0f      	cmp	r3, #15
 800326a:	d80a      	bhi.n	8003282 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800326c:	2200      	movs	r2, #0
 800326e:	6879      	ldr	r1, [r7, #4]
 8003270:	f04f 30ff 	mov.w	r0, #4294967295
 8003274:	f000 f92f 	bl	80034d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003278:	4a06      	ldr	r2, [pc, #24]	@ (8003294 <HAL_InitTick+0x5c>)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800327e:	2300      	movs	r3, #0
 8003280:	e000      	b.n	8003284 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
}
 8003284:	4618      	mov	r0, r3
 8003286:	3708      	adds	r7, #8
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	20000050 	.word	0x20000050
 8003290:	20000058 	.word	0x20000058
 8003294:	20000054 	.word	0x20000054

08003298 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800329c:	4b06      	ldr	r3, [pc, #24]	@ (80032b8 <HAL_IncTick+0x20>)
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	461a      	mov	r2, r3
 80032a2:	4b06      	ldr	r3, [pc, #24]	@ (80032bc <HAL_IncTick+0x24>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4413      	add	r3, r2
 80032a8:	4a04      	ldr	r2, [pc, #16]	@ (80032bc <HAL_IncTick+0x24>)
 80032aa:	6013      	str	r3, [r2, #0]
}
 80032ac:	bf00      	nop
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	20000058 	.word	0x20000058
 80032bc:	20002b3c 	.word	0x20002b3c

080032c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  return uwTick;
 80032c4:	4b03      	ldr	r3, [pc, #12]	@ (80032d4 <HAL_GetTick+0x14>)
 80032c6:	681b      	ldr	r3, [r3, #0]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	20002b3c 	.word	0x20002b3c

080032d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032e0:	f7ff ffee 	bl	80032c0 <HAL_GetTick>
 80032e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f0:	d005      	beq.n	80032fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032f2:	4b0a      	ldr	r3, [pc, #40]	@ (800331c <HAL_Delay+0x44>)
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	461a      	mov	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	4413      	add	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032fe:	bf00      	nop
 8003300:	f7ff ffde 	bl	80032c0 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	429a      	cmp	r2, r3
 800330e:	d8f7      	bhi.n	8003300 <HAL_Delay+0x28>
  {
  }
}
 8003310:	bf00      	nop
 8003312:	bf00      	nop
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	20000058 	.word	0x20000058

08003320 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003330:	4b0b      	ldr	r3, [pc, #44]	@ (8003360 <__NVIC_SetPriorityGrouping+0x40>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800333c:	4013      	ands	r3, r2
 800333e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003348:	4b06      	ldr	r3, [pc, #24]	@ (8003364 <__NVIC_SetPriorityGrouping+0x44>)
 800334a:	4313      	orrs	r3, r2
 800334c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800334e:	4a04      	ldr	r2, [pc, #16]	@ (8003360 <__NVIC_SetPriorityGrouping+0x40>)
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	60d3      	str	r3, [r2, #12]
}
 8003354:	bf00      	nop
 8003356:	3714      	adds	r7, #20
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr
 8003360:	e000ed00 	.word	0xe000ed00
 8003364:	05fa0000 	.word	0x05fa0000

08003368 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800336c:	4b04      	ldr	r3, [pc, #16]	@ (8003380 <__NVIC_GetPriorityGrouping+0x18>)
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	0a1b      	lsrs	r3, r3, #8
 8003372:	f003 0307 	and.w	r3, r3, #7
}
 8003376:	4618      	mov	r0, r3
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	e000ed00 	.word	0xe000ed00

08003384 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	4603      	mov	r3, r0
 800338c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800338e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003392:	2b00      	cmp	r3, #0
 8003394:	db0b      	blt.n	80033ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003396:	79fb      	ldrb	r3, [r7, #7]
 8003398:	f003 021f 	and.w	r2, r3, #31
 800339c:	4907      	ldr	r1, [pc, #28]	@ (80033bc <__NVIC_EnableIRQ+0x38>)
 800339e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a2:	095b      	lsrs	r3, r3, #5
 80033a4:	2001      	movs	r0, #1
 80033a6:	fa00 f202 	lsl.w	r2, r0, r2
 80033aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033ae:	bf00      	nop
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	e000e100 	.word	0xe000e100

080033c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	6039      	str	r1, [r7, #0]
 80033ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	db0a      	blt.n	80033ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	b2da      	uxtb	r2, r3
 80033d8:	490c      	ldr	r1, [pc, #48]	@ (800340c <__NVIC_SetPriority+0x4c>)
 80033da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033de:	0112      	lsls	r2, r2, #4
 80033e0:	b2d2      	uxtb	r2, r2
 80033e2:	440b      	add	r3, r1
 80033e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033e8:	e00a      	b.n	8003400 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	b2da      	uxtb	r2, r3
 80033ee:	4908      	ldr	r1, [pc, #32]	@ (8003410 <__NVIC_SetPriority+0x50>)
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	f003 030f 	and.w	r3, r3, #15
 80033f6:	3b04      	subs	r3, #4
 80033f8:	0112      	lsls	r2, r2, #4
 80033fa:	b2d2      	uxtb	r2, r2
 80033fc:	440b      	add	r3, r1
 80033fe:	761a      	strb	r2, [r3, #24]
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	e000e100 	.word	0xe000e100
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003414:	b480      	push	{r7}
 8003416:	b089      	sub	sp, #36	@ 0x24
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	f1c3 0307 	rsb	r3, r3, #7
 800342e:	2b04      	cmp	r3, #4
 8003430:	bf28      	it	cs
 8003432:	2304      	movcs	r3, #4
 8003434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	3304      	adds	r3, #4
 800343a:	2b06      	cmp	r3, #6
 800343c:	d902      	bls.n	8003444 <NVIC_EncodePriority+0x30>
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	3b03      	subs	r3, #3
 8003442:	e000      	b.n	8003446 <NVIC_EncodePriority+0x32>
 8003444:	2300      	movs	r3, #0
 8003446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003448:	f04f 32ff 	mov.w	r2, #4294967295
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	fa02 f303 	lsl.w	r3, r2, r3
 8003452:	43da      	mvns	r2, r3
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	401a      	ands	r2, r3
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800345c:	f04f 31ff 	mov.w	r1, #4294967295
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	fa01 f303 	lsl.w	r3, r1, r3
 8003466:	43d9      	mvns	r1, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800346c:	4313      	orrs	r3, r2
         );
}
 800346e:	4618      	mov	r0, r3
 8003470:	3724      	adds	r7, #36	@ 0x24
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
	...

0800347c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	3b01      	subs	r3, #1
 8003488:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800348c:	d301      	bcc.n	8003492 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800348e:	2301      	movs	r3, #1
 8003490:	e00f      	b.n	80034b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003492:	4a0a      	ldr	r2, [pc, #40]	@ (80034bc <SysTick_Config+0x40>)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	3b01      	subs	r3, #1
 8003498:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800349a:	210f      	movs	r1, #15
 800349c:	f04f 30ff 	mov.w	r0, #4294967295
 80034a0:	f7ff ff8e 	bl	80033c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034a4:	4b05      	ldr	r3, [pc, #20]	@ (80034bc <SysTick_Config+0x40>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034aa:	4b04      	ldr	r3, [pc, #16]	@ (80034bc <SysTick_Config+0x40>)
 80034ac:	2207      	movs	r2, #7
 80034ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	e000e010 	.word	0xe000e010

080034c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f7ff ff29 	bl	8003320 <__NVIC_SetPriorityGrouping>
}
 80034ce:	bf00      	nop
 80034d0:	3708      	adds	r7, #8
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b086      	sub	sp, #24
 80034da:	af00      	add	r7, sp, #0
 80034dc:	4603      	mov	r3, r0
 80034de:	60b9      	str	r1, [r7, #8]
 80034e0:	607a      	str	r2, [r7, #4]
 80034e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80034e4:	2300      	movs	r3, #0
 80034e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034e8:	f7ff ff3e 	bl	8003368 <__NVIC_GetPriorityGrouping>
 80034ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	68b9      	ldr	r1, [r7, #8]
 80034f2:	6978      	ldr	r0, [r7, #20]
 80034f4:	f7ff ff8e 	bl	8003414 <NVIC_EncodePriority>
 80034f8:	4602      	mov	r2, r0
 80034fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034fe:	4611      	mov	r1, r2
 8003500:	4618      	mov	r0, r3
 8003502:	f7ff ff5d 	bl	80033c0 <__NVIC_SetPriority>
}
 8003506:	bf00      	nop
 8003508:	3718      	adds	r7, #24
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800350e:	b580      	push	{r7, lr}
 8003510:	b082      	sub	sp, #8
 8003512:	af00      	add	r7, sp, #0
 8003514:	4603      	mov	r3, r0
 8003516:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff ff31 	bl	8003384 <__NVIC_EnableIRQ>
}
 8003522:	bf00      	nop
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800352a:	b580      	push	{r7, lr}
 800352c:	b082      	sub	sp, #8
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f7ff ffa2 	bl	800347c <SysTick_Config>
 8003538:	4603      	mov	r3, r0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
	...

08003544 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003548:	f3bf 8f5f 	dmb	sy
}
 800354c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800354e:	4b07      	ldr	r3, [pc, #28]	@ (800356c <HAL_MPU_Disable+0x28>)
 8003550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003552:	4a06      	ldr	r2, [pc, #24]	@ (800356c <HAL_MPU_Disable+0x28>)
 8003554:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003558:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800355a:	4b05      	ldr	r3, [pc, #20]	@ (8003570 <HAL_MPU_Disable+0x2c>)
 800355c:	2200      	movs	r2, #0
 800355e:	605a      	str	r2, [r3, #4]
}
 8003560:	bf00      	nop
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	e000ed00 	.word	0xe000ed00
 8003570:	e000ed90 	.word	0xe000ed90

08003574 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800357c:	4a0b      	ldr	r2, [pc, #44]	@ (80035ac <HAL_MPU_Enable+0x38>)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f043 0301 	orr.w	r3, r3, #1
 8003584:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003586:	4b0a      	ldr	r3, [pc, #40]	@ (80035b0 <HAL_MPU_Enable+0x3c>)
 8003588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358a:	4a09      	ldr	r2, [pc, #36]	@ (80035b0 <HAL_MPU_Enable+0x3c>)
 800358c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003590:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003592:	f3bf 8f4f 	dsb	sy
}
 8003596:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003598:	f3bf 8f6f 	isb	sy
}
 800359c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	e000ed90 	.word	0xe000ed90
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	785a      	ldrb	r2, [r3, #1]
 80035c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003630 <HAL_MPU_ConfigRegion+0x7c>)
 80035c2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80035c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003630 <HAL_MPU_ConfigRegion+0x7c>)
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	4a19      	ldr	r2, [pc, #100]	@ (8003630 <HAL_MPU_ConfigRegion+0x7c>)
 80035ca:	f023 0301 	bic.w	r3, r3, #1
 80035ce:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80035d0:	4a17      	ldr	r2, [pc, #92]	@ (8003630 <HAL_MPU_ConfigRegion+0x7c>)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	7b1b      	ldrb	r3, [r3, #12]
 80035dc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	7adb      	ldrb	r3, [r3, #11]
 80035e2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80035e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	7a9b      	ldrb	r3, [r3, #10]
 80035ea:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80035ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	7b5b      	ldrb	r3, [r3, #13]
 80035f2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80035f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	7b9b      	ldrb	r3, [r3, #14]
 80035fa:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80035fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	7bdb      	ldrb	r3, [r3, #15]
 8003602:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003604:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	7a5b      	ldrb	r3, [r3, #9]
 800360a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800360c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	7a1b      	ldrb	r3, [r3, #8]
 8003612:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003614:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	7812      	ldrb	r2, [r2, #0]
 800361a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800361c:	4a04      	ldr	r2, [pc, #16]	@ (8003630 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800361e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003620:	6113      	str	r3, [r2, #16]
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	e000ed90 	.word	0xe000ed90

08003634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003634:	b480      	push	{r7}
 8003636:	b089      	sub	sp, #36	@ 0x24
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800363e:	2300      	movs	r3, #0
 8003640:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003642:	2300      	movs	r3, #0
 8003644:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003646:	2300      	movs	r3, #0
 8003648:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800364a:	2300      	movs	r3, #0
 800364c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800364e:	2300      	movs	r3, #0
 8003650:	61fb      	str	r3, [r7, #28]
 8003652:	e175      	b.n	8003940 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003654:	2201      	movs	r2, #1
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	fa02 f303 	lsl.w	r3, r2, r3
 800365c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	4013      	ands	r3, r2
 8003666:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003668:	693a      	ldr	r2, [r7, #16]
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	429a      	cmp	r2, r3
 800366e:	f040 8164 	bne.w	800393a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	2b01      	cmp	r3, #1
 800367c:	d005      	beq.n	800368a <HAL_GPIO_Init+0x56>
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f003 0303 	and.w	r3, r3, #3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d130      	bne.n	80036ec <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	2203      	movs	r2, #3
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	43db      	mvns	r3, r3
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	4013      	ands	r3, r2
 80036a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	68da      	ldr	r2, [r3, #12]
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	fa02 f303 	lsl.w	r3, r2, r3
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036c0:	2201      	movs	r2, #1
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	43db      	mvns	r3, r3
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4013      	ands	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	091b      	lsrs	r3, r3, #4
 80036d6:	f003 0201 	and.w	r2, r3, #1
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f003 0303 	and.w	r3, r3, #3
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d017      	beq.n	8003728 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	2203      	movs	r2, #3
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	43db      	mvns	r3, r3
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	4013      	ands	r3, r2
 800370e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	4313      	orrs	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 0303 	and.w	r3, r3, #3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d123      	bne.n	800377c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	08da      	lsrs	r2, r3, #3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3208      	adds	r2, #8
 800373c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003740:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	f003 0307 	and.w	r3, r3, #7
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	220f      	movs	r2, #15
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	43db      	mvns	r3, r3
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	4013      	ands	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	691a      	ldr	r2, [r3, #16]
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f003 0307 	and.w	r3, r3, #7
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	fa02 f303 	lsl.w	r3, r2, r3
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	4313      	orrs	r3, r2
 800376c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	08da      	lsrs	r2, r3, #3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	3208      	adds	r2, #8
 8003776:	69b9      	ldr	r1, [r7, #24]
 8003778:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	2203      	movs	r2, #3
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	43db      	mvns	r3, r3
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	4013      	ands	r3, r2
 8003792:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f003 0203 	and.w	r2, r3, #3
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	69ba      	ldr	r2, [r7, #24]
 80037ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 80be 	beq.w	800393a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037be:	4b66      	ldr	r3, [pc, #408]	@ (8003958 <HAL_GPIO_Init+0x324>)
 80037c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c2:	4a65      	ldr	r2, [pc, #404]	@ (8003958 <HAL_GPIO_Init+0x324>)
 80037c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80037ca:	4b63      	ldr	r3, [pc, #396]	@ (8003958 <HAL_GPIO_Init+0x324>)
 80037cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037d2:	60fb      	str	r3, [r7, #12]
 80037d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80037d6:	4a61      	ldr	r2, [pc, #388]	@ (800395c <HAL_GPIO_Init+0x328>)
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	089b      	lsrs	r3, r3, #2
 80037dc:	3302      	adds	r3, #2
 80037de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	220f      	movs	r2, #15
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43db      	mvns	r3, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4013      	ands	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a58      	ldr	r2, [pc, #352]	@ (8003960 <HAL_GPIO_Init+0x32c>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d037      	beq.n	8003872 <HAL_GPIO_Init+0x23e>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a57      	ldr	r2, [pc, #348]	@ (8003964 <HAL_GPIO_Init+0x330>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d031      	beq.n	800386e <HAL_GPIO_Init+0x23a>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a56      	ldr	r2, [pc, #344]	@ (8003968 <HAL_GPIO_Init+0x334>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d02b      	beq.n	800386a <HAL_GPIO_Init+0x236>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a55      	ldr	r2, [pc, #340]	@ (800396c <HAL_GPIO_Init+0x338>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d025      	beq.n	8003866 <HAL_GPIO_Init+0x232>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a54      	ldr	r2, [pc, #336]	@ (8003970 <HAL_GPIO_Init+0x33c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d01f      	beq.n	8003862 <HAL_GPIO_Init+0x22e>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a53      	ldr	r2, [pc, #332]	@ (8003974 <HAL_GPIO_Init+0x340>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d019      	beq.n	800385e <HAL_GPIO_Init+0x22a>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a52      	ldr	r2, [pc, #328]	@ (8003978 <HAL_GPIO_Init+0x344>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d013      	beq.n	800385a <HAL_GPIO_Init+0x226>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a51      	ldr	r2, [pc, #324]	@ (800397c <HAL_GPIO_Init+0x348>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d00d      	beq.n	8003856 <HAL_GPIO_Init+0x222>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a50      	ldr	r2, [pc, #320]	@ (8003980 <HAL_GPIO_Init+0x34c>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d007      	beq.n	8003852 <HAL_GPIO_Init+0x21e>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a4f      	ldr	r2, [pc, #316]	@ (8003984 <HAL_GPIO_Init+0x350>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d101      	bne.n	800384e <HAL_GPIO_Init+0x21a>
 800384a:	2309      	movs	r3, #9
 800384c:	e012      	b.n	8003874 <HAL_GPIO_Init+0x240>
 800384e:	230a      	movs	r3, #10
 8003850:	e010      	b.n	8003874 <HAL_GPIO_Init+0x240>
 8003852:	2308      	movs	r3, #8
 8003854:	e00e      	b.n	8003874 <HAL_GPIO_Init+0x240>
 8003856:	2307      	movs	r3, #7
 8003858:	e00c      	b.n	8003874 <HAL_GPIO_Init+0x240>
 800385a:	2306      	movs	r3, #6
 800385c:	e00a      	b.n	8003874 <HAL_GPIO_Init+0x240>
 800385e:	2305      	movs	r3, #5
 8003860:	e008      	b.n	8003874 <HAL_GPIO_Init+0x240>
 8003862:	2304      	movs	r3, #4
 8003864:	e006      	b.n	8003874 <HAL_GPIO_Init+0x240>
 8003866:	2303      	movs	r3, #3
 8003868:	e004      	b.n	8003874 <HAL_GPIO_Init+0x240>
 800386a:	2302      	movs	r3, #2
 800386c:	e002      	b.n	8003874 <HAL_GPIO_Init+0x240>
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <HAL_GPIO_Init+0x240>
 8003872:	2300      	movs	r3, #0
 8003874:	69fa      	ldr	r2, [r7, #28]
 8003876:	f002 0203 	and.w	r2, r2, #3
 800387a:	0092      	lsls	r2, r2, #2
 800387c:	4093      	lsls	r3, r2
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	4313      	orrs	r3, r2
 8003882:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003884:	4935      	ldr	r1, [pc, #212]	@ (800395c <HAL_GPIO_Init+0x328>)
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	089b      	lsrs	r3, r3, #2
 800388a:	3302      	adds	r3, #2
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003892:	4b3d      	ldr	r3, [pc, #244]	@ (8003988 <HAL_GPIO_Init+0x354>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	43db      	mvns	r3, r3
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	4013      	ands	r3, r2
 80038a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d003      	beq.n	80038b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038b6:	4a34      	ldr	r2, [pc, #208]	@ (8003988 <HAL_GPIO_Init+0x354>)
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038bc:	4b32      	ldr	r3, [pc, #200]	@ (8003988 <HAL_GPIO_Init+0x354>)
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	43db      	mvns	r3, r3
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4013      	ands	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d003      	beq.n	80038e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	4313      	orrs	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038e0:	4a29      	ldr	r2, [pc, #164]	@ (8003988 <HAL_GPIO_Init+0x354>)
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038e6:	4b28      	ldr	r3, [pc, #160]	@ (8003988 <HAL_GPIO_Init+0x354>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	43db      	mvns	r3, r3
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	4013      	ands	r3, r2
 80038f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	4313      	orrs	r3, r2
 8003908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800390a:	4a1f      	ldr	r2, [pc, #124]	@ (8003988 <HAL_GPIO_Init+0x354>)
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003910:	4b1d      	ldr	r3, [pc, #116]	@ (8003988 <HAL_GPIO_Init+0x354>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	43db      	mvns	r3, r3
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4013      	ands	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d003      	beq.n	8003934 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003934:	4a14      	ldr	r2, [pc, #80]	@ (8003988 <HAL_GPIO_Init+0x354>)
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	3301      	adds	r3, #1
 800393e:	61fb      	str	r3, [r7, #28]
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	2b0f      	cmp	r3, #15
 8003944:	f67f ae86 	bls.w	8003654 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003948:	bf00      	nop
 800394a:	bf00      	nop
 800394c:	3724      	adds	r7, #36	@ 0x24
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	40023800 	.word	0x40023800
 800395c:	40013800 	.word	0x40013800
 8003960:	40020000 	.word	0x40020000
 8003964:	40020400 	.word	0x40020400
 8003968:	40020800 	.word	0x40020800
 800396c:	40020c00 	.word	0x40020c00
 8003970:	40021000 	.word	0x40021000
 8003974:	40021400 	.word	0x40021400
 8003978:	40021800 	.word	0x40021800
 800397c:	40021c00 	.word	0x40021c00
 8003980:	40022000 	.word	0x40022000
 8003984:	40022400 	.word	0x40022400
 8003988:	40013c00 	.word	0x40013c00

0800398c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	460b      	mov	r3, r1
 8003996:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	887b      	ldrh	r3, [r7, #2]
 800399e:	4013      	ands	r3, r2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d002      	beq.n	80039aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039a4:	2301      	movs	r3, #1
 80039a6:	73fb      	strb	r3, [r7, #15]
 80039a8:	e001      	b.n	80039ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039aa:	2300      	movs	r3, #0
 80039ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3714      	adds	r7, #20
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	807b      	strh	r3, [r7, #2]
 80039c8:	4613      	mov	r3, r2
 80039ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039cc:	787b      	ldrb	r3, [r7, #1]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d003      	beq.n	80039da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039d2:	887a      	ldrh	r2, [r7, #2]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80039d8:	e003      	b.n	80039e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80039da:	887b      	ldrh	r3, [r7, #2]
 80039dc:	041a      	lsls	r2, r3, #16
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	619a      	str	r2, [r3, #24]
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
	...

080039f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80039f8:	2300      	movs	r3, #0
 80039fa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e291      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 8087 	beq.w	8003b22 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a14:	4b96      	ldr	r3, [pc, #600]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f003 030c 	and.w	r3, r3, #12
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d00c      	beq.n	8003a3a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a20:	4b93      	ldr	r3, [pc, #588]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f003 030c 	and.w	r3, r3, #12
 8003a28:	2b08      	cmp	r3, #8
 8003a2a:	d112      	bne.n	8003a52 <HAL_RCC_OscConfig+0x62>
 8003a2c:	4b90      	ldr	r3, [pc, #576]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a38:	d10b      	bne.n	8003a52 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a3a:	4b8d      	ldr	r3, [pc, #564]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d06c      	beq.n	8003b20 <HAL_RCC_OscConfig+0x130>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d168      	bne.n	8003b20 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e26b      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a5a:	d106      	bne.n	8003a6a <HAL_RCC_OscConfig+0x7a>
 8003a5c:	4b84      	ldr	r3, [pc, #528]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a83      	ldr	r2, [pc, #524]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a66:	6013      	str	r3, [r2, #0]
 8003a68:	e02e      	b.n	8003ac8 <HAL_RCC_OscConfig+0xd8>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10c      	bne.n	8003a8c <HAL_RCC_OscConfig+0x9c>
 8003a72:	4b7f      	ldr	r3, [pc, #508]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a7e      	ldr	r2, [pc, #504]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a7c:	6013      	str	r3, [r2, #0]
 8003a7e:	4b7c      	ldr	r3, [pc, #496]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a7b      	ldr	r2, [pc, #492]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	e01d      	b.n	8003ac8 <HAL_RCC_OscConfig+0xd8>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a94:	d10c      	bne.n	8003ab0 <HAL_RCC_OscConfig+0xc0>
 8003a96:	4b76      	ldr	r3, [pc, #472]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a75      	ldr	r2, [pc, #468]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003aa0:	6013      	str	r3, [r2, #0]
 8003aa2:	4b73      	ldr	r3, [pc, #460]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a72      	ldr	r2, [pc, #456]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	e00b      	b.n	8003ac8 <HAL_RCC_OscConfig+0xd8>
 8003ab0:	4b6f      	ldr	r3, [pc, #444]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a6e      	ldr	r2, [pc, #440]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003ab6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aba:	6013      	str	r3, [r2, #0]
 8003abc:	4b6c      	ldr	r3, [pc, #432]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a6b      	ldr	r2, [pc, #428]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003ac2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ac6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d013      	beq.n	8003af8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad0:	f7ff fbf6 	bl	80032c0 <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ad8:	f7ff fbf2 	bl	80032c0 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b64      	cmp	r3, #100	@ 0x64
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e21f      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aea:	4b61      	ldr	r3, [pc, #388]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d0f0      	beq.n	8003ad8 <HAL_RCC_OscConfig+0xe8>
 8003af6:	e014      	b.n	8003b22 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af8:	f7ff fbe2 	bl	80032c0 <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b00:	f7ff fbde 	bl	80032c0 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b64      	cmp	r3, #100	@ 0x64
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e20b      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b12:	4b57      	ldr	r3, [pc, #348]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d1f0      	bne.n	8003b00 <HAL_RCC_OscConfig+0x110>
 8003b1e:	e000      	b.n	8003b22 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d069      	beq.n	8003c02 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b2e:	4b50      	ldr	r3, [pc, #320]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 030c 	and.w	r3, r3, #12
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00b      	beq.n	8003b52 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b3a:	4b4d      	ldr	r3, [pc, #308]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 030c 	and.w	r3, r3, #12
 8003b42:	2b08      	cmp	r3, #8
 8003b44:	d11c      	bne.n	8003b80 <HAL_RCC_OscConfig+0x190>
 8003b46:	4b4a      	ldr	r3, [pc, #296]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d116      	bne.n	8003b80 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b52:	4b47      	ldr	r3, [pc, #284]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d005      	beq.n	8003b6a <HAL_RCC_OscConfig+0x17a>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d001      	beq.n	8003b6a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e1df      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b6a:	4b41      	ldr	r3, [pc, #260]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	493d      	ldr	r1, [pc, #244]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b7e:	e040      	b.n	8003c02 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d023      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b88:	4b39      	ldr	r3, [pc, #228]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a38      	ldr	r2, [pc, #224]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003b8e:	f043 0301 	orr.w	r3, r3, #1
 8003b92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b94:	f7ff fb94 	bl	80032c0 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b9c:	f7ff fb90 	bl	80032c0 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e1bd      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bae:	4b30      	ldr	r3, [pc, #192]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0f0      	beq.n	8003b9c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bba:	4b2d      	ldr	r3, [pc, #180]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	4929      	ldr	r1, [pc, #164]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	600b      	str	r3, [r1, #0]
 8003bce:	e018      	b.n	8003c02 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd0:	4b27      	ldr	r3, [pc, #156]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a26      	ldr	r2, [pc, #152]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003bd6:	f023 0301 	bic.w	r3, r3, #1
 8003bda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bdc:	f7ff fb70 	bl	80032c0 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be4:	f7ff fb6c 	bl	80032c0 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e199      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0308 	and.w	r3, r3, #8
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d038      	beq.n	8003c80 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d019      	beq.n	8003c4a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c16:	4b16      	ldr	r3, [pc, #88]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003c18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c1a:	4a15      	ldr	r2, [pc, #84]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003c1c:	f043 0301 	orr.w	r3, r3, #1
 8003c20:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c22:	f7ff fb4d 	bl	80032c0 <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c2a:	f7ff fb49 	bl	80032c0 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e176      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003c3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x23a>
 8003c48:	e01a      	b.n	8003c80 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c4a:	4b09      	ldr	r3, [pc, #36]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003c4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c4e:	4a08      	ldr	r2, [pc, #32]	@ (8003c70 <HAL_RCC_OscConfig+0x280>)
 8003c50:	f023 0301 	bic.w	r3, r3, #1
 8003c54:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c56:	f7ff fb33 	bl	80032c0 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c5c:	e00a      	b.n	8003c74 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c5e:	f7ff fb2f 	bl	80032c0 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d903      	bls.n	8003c74 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e15c      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
 8003c70:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c74:	4b91      	ldr	r3, [pc, #580]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003c76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1ee      	bne.n	8003c5e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0304 	and.w	r3, r3, #4
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 80a4 	beq.w	8003dd6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c8e:	4b8b      	ldr	r3, [pc, #556]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10d      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c9a:	4b88      	ldr	r3, [pc, #544]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	4a87      	ldr	r2, [pc, #540]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ca6:	4b85      	ldr	r3, [pc, #532]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cae:	60bb      	str	r3, [r7, #8]
 8003cb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cb6:	4b82      	ldr	r3, [pc, #520]	@ (8003ec0 <HAL_RCC_OscConfig+0x4d0>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d118      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003cc2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ec0 <HAL_RCC_OscConfig+0x4d0>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a7e      	ldr	r2, [pc, #504]	@ (8003ec0 <HAL_RCC_OscConfig+0x4d0>)
 8003cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cce:	f7ff faf7 	bl	80032c0 <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd6:	f7ff faf3 	bl	80032c0 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b64      	cmp	r3, #100	@ 0x64
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e120      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ce8:	4b75      	ldr	r3, [pc, #468]	@ (8003ec0 <HAL_RCC_OscConfig+0x4d0>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0f0      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d106      	bne.n	8003d0a <HAL_RCC_OscConfig+0x31a>
 8003cfc:	4b6f      	ldr	r3, [pc, #444]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d00:	4a6e      	ldr	r2, [pc, #440]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d02:	f043 0301 	orr.w	r3, r3, #1
 8003d06:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d08:	e02d      	b.n	8003d66 <HAL_RCC_OscConfig+0x376>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10c      	bne.n	8003d2c <HAL_RCC_OscConfig+0x33c>
 8003d12:	4b6a      	ldr	r3, [pc, #424]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d16:	4a69      	ldr	r2, [pc, #420]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d18:	f023 0301 	bic.w	r3, r3, #1
 8003d1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d1e:	4b67      	ldr	r3, [pc, #412]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d22:	4a66      	ldr	r2, [pc, #408]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d24:	f023 0304 	bic.w	r3, r3, #4
 8003d28:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d2a:	e01c      	b.n	8003d66 <HAL_RCC_OscConfig+0x376>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	2b05      	cmp	r3, #5
 8003d32:	d10c      	bne.n	8003d4e <HAL_RCC_OscConfig+0x35e>
 8003d34:	4b61      	ldr	r3, [pc, #388]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d38:	4a60      	ldr	r2, [pc, #384]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d3a:	f043 0304 	orr.w	r3, r3, #4
 8003d3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d40:	4b5e      	ldr	r3, [pc, #376]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d44:	4a5d      	ldr	r2, [pc, #372]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d46:	f043 0301 	orr.w	r3, r3, #1
 8003d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d4c:	e00b      	b.n	8003d66 <HAL_RCC_OscConfig+0x376>
 8003d4e:	4b5b      	ldr	r3, [pc, #364]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d52:	4a5a      	ldr	r2, [pc, #360]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d54:	f023 0301 	bic.w	r3, r3, #1
 8003d58:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d5a:	4b58      	ldr	r3, [pc, #352]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d5e:	4a57      	ldr	r2, [pc, #348]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d60:	f023 0304 	bic.w	r3, r3, #4
 8003d64:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d015      	beq.n	8003d9a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d6e:	f7ff faa7 	bl	80032c0 <HAL_GetTick>
 8003d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d74:	e00a      	b.n	8003d8c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d76:	f7ff faa3 	bl	80032c0 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e0ce      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d8c:	4b4b      	ldr	r3, [pc, #300]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0ee      	beq.n	8003d76 <HAL_RCC_OscConfig+0x386>
 8003d98:	e014      	b.n	8003dc4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d9a:	f7ff fa91 	bl	80032c0 <HAL_GetTick>
 8003d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003da0:	e00a      	b.n	8003db8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da2:	f7ff fa8d 	bl	80032c0 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d901      	bls.n	8003db8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e0b8      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003db8:	4b40      	ldr	r3, [pc, #256]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dbc:	f003 0302 	and.w	r3, r3, #2
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1ee      	bne.n	8003da2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003dc4:	7dfb      	ldrb	r3, [r7, #23]
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d105      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dca:	4b3c      	ldr	r3, [pc, #240]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	4a3b      	ldr	r2, [pc, #236]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003dd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dd4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f000 80a4 	beq.w	8003f28 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003de0:	4b36      	ldr	r3, [pc, #216]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 030c 	and.w	r3, r3, #12
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	d06b      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d149      	bne.n	8003e88 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df4:	4b31      	ldr	r3, [pc, #196]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a30      	ldr	r2, [pc, #192]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003dfa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e00:	f7ff fa5e 	bl	80032c0 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e08:	f7ff fa5a 	bl	80032c0 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e087      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e1a:	4b28      	ldr	r3, [pc, #160]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f0      	bne.n	8003e08 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69da      	ldr	r2, [r3, #28]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e34:	019b      	lsls	r3, r3, #6
 8003e36:	431a      	orrs	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e3c:	085b      	lsrs	r3, r3, #1
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	041b      	lsls	r3, r3, #16
 8003e42:	431a      	orrs	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e48:	061b      	lsls	r3, r3, #24
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	4a1b      	ldr	r2, [pc, #108]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003e4e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003e52:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e54:	4b19      	ldr	r3, [pc, #100]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a18      	ldr	r2, [pc, #96]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003e5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e60:	f7ff fa2e 	bl	80032c0 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e68:	f7ff fa2a 	bl	80032c0 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e057      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e7a:	4b10      	ldr	r3, [pc, #64]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0f0      	beq.n	8003e68 <HAL_RCC_OscConfig+0x478>
 8003e86:	e04f      	b.n	8003f28 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e88:	4b0c      	ldr	r3, [pc, #48]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a0b      	ldr	r2, [pc, #44]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003e8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e94:	f7ff fa14 	bl	80032c0 <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e9a:	e008      	b.n	8003eae <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e9c:	f7ff fa10 	bl	80032c0 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e03d      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eae:	4b03      	ldr	r3, [pc, #12]	@ (8003ebc <HAL_RCC_OscConfig+0x4cc>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1f0      	bne.n	8003e9c <HAL_RCC_OscConfig+0x4ac>
 8003eba:	e035      	b.n	8003f28 <HAL_RCC_OscConfig+0x538>
 8003ebc:	40023800 	.word	0x40023800
 8003ec0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8003f34 <HAL_RCC_OscConfig+0x544>)
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d028      	beq.n	8003f24 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d121      	bne.n	8003f24 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d11a      	bne.n	8003f24 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003eee:	68fa      	ldr	r2, [r7, #12]
 8003ef0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003efa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d111      	bne.n	8003f24 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f0a:	085b      	lsrs	r3, r3, #1
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d107      	bne.n	8003f24 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d001      	beq.n	8003f28 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e000      	b.n	8003f2a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3718      	adds	r7, #24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	40023800 	.word	0x40023800

08003f38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003f42:	2300      	movs	r3, #0
 8003f44:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e0d0      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f50:	4b6a      	ldr	r3, [pc, #424]	@ (80040fc <HAL_RCC_ClockConfig+0x1c4>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 030f 	and.w	r3, r3, #15
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d910      	bls.n	8003f80 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f5e:	4b67      	ldr	r3, [pc, #412]	@ (80040fc <HAL_RCC_ClockConfig+0x1c4>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f023 020f 	bic.w	r2, r3, #15
 8003f66:	4965      	ldr	r1, [pc, #404]	@ (80040fc <HAL_RCC_ClockConfig+0x1c4>)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f6e:	4b63      	ldr	r3, [pc, #396]	@ (80040fc <HAL_RCC_ClockConfig+0x1c4>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 030f 	and.w	r3, r3, #15
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d001      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e0b8      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d020      	beq.n	8003fce <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d005      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f98:	4b59      	ldr	r3, [pc, #356]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	4a58      	ldr	r2, [pc, #352]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 8003f9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003fa2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d005      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fb0:	4b53      	ldr	r3, [pc, #332]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	4a52      	ldr	r2, [pc, #328]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 8003fb6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003fba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fbc:	4b50      	ldr	r3, [pc, #320]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	494d      	ldr	r1, [pc, #308]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d040      	beq.n	800405c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d107      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fe2:	4b47      	ldr	r3, [pc, #284]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d115      	bne.n	800401a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e07f      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d107      	bne.n	800400a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ffa:	4b41      	ldr	r3, [pc, #260]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d109      	bne.n	800401a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e073      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800400a:	4b3d      	ldr	r3, [pc, #244]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e06b      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800401a:	4b39      	ldr	r3, [pc, #228]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f023 0203 	bic.w	r2, r3, #3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	4936      	ldr	r1, [pc, #216]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 8004028:	4313      	orrs	r3, r2
 800402a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800402c:	f7ff f948 	bl	80032c0 <HAL_GetTick>
 8004030:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004032:	e00a      	b.n	800404a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004034:	f7ff f944 	bl	80032c0 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004042:	4293      	cmp	r3, r2
 8004044:	d901      	bls.n	800404a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e053      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800404a:	4b2d      	ldr	r3, [pc, #180]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f003 020c 	and.w	r2, r3, #12
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	429a      	cmp	r2, r3
 800405a:	d1eb      	bne.n	8004034 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800405c:	4b27      	ldr	r3, [pc, #156]	@ (80040fc <HAL_RCC_ClockConfig+0x1c4>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 030f 	and.w	r3, r3, #15
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	429a      	cmp	r2, r3
 8004068:	d210      	bcs.n	800408c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800406a:	4b24      	ldr	r3, [pc, #144]	@ (80040fc <HAL_RCC_ClockConfig+0x1c4>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f023 020f 	bic.w	r2, r3, #15
 8004072:	4922      	ldr	r1, [pc, #136]	@ (80040fc <HAL_RCC_ClockConfig+0x1c4>)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	4313      	orrs	r3, r2
 8004078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800407a:	4b20      	ldr	r3, [pc, #128]	@ (80040fc <HAL_RCC_ClockConfig+0x1c4>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 030f 	and.w	r3, r3, #15
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	429a      	cmp	r2, r3
 8004086:	d001      	beq.n	800408c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e032      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0304 	and.w	r3, r3, #4
 8004094:	2b00      	cmp	r3, #0
 8004096:	d008      	beq.n	80040aa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004098:	4b19      	ldr	r3, [pc, #100]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	4916      	ldr	r1, [pc, #88]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d009      	beq.n	80040ca <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040b6:	4b12      	ldr	r3, [pc, #72]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	490e      	ldr	r1, [pc, #56]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040ca:	f000 f821 	bl	8004110 <HAL_RCC_GetSysClockFreq>
 80040ce:	4602      	mov	r2, r0
 80040d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004100 <HAL_RCC_ClockConfig+0x1c8>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	091b      	lsrs	r3, r3, #4
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	490a      	ldr	r1, [pc, #40]	@ (8004104 <HAL_RCC_ClockConfig+0x1cc>)
 80040dc:	5ccb      	ldrb	r3, [r1, r3]
 80040de:	fa22 f303 	lsr.w	r3, r2, r3
 80040e2:	4a09      	ldr	r2, [pc, #36]	@ (8004108 <HAL_RCC_ClockConfig+0x1d0>)
 80040e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040e6:	4b09      	ldr	r3, [pc, #36]	@ (800410c <HAL_RCC_ClockConfig+0x1d4>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7ff f8a4 	bl	8003238 <HAL_InitTick>

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	40023c00 	.word	0x40023c00
 8004100:	40023800 	.word	0x40023800
 8004104:	08008b34 	.word	0x08008b34
 8004108:	20000050 	.word	0x20000050
 800410c:	20000054 	.word	0x20000054

08004110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004114:	b090      	sub	sp, #64	@ 0x40
 8004116:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004118:	2300      	movs	r3, #0
 800411a:	637b      	str	r3, [r7, #52]	@ 0x34
 800411c:	2300      	movs	r3, #0
 800411e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004120:	2300      	movs	r3, #0
 8004122:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8004124:	2300      	movs	r3, #0
 8004126:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004128:	4b59      	ldr	r3, [pc, #356]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x180>)
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f003 030c 	and.w	r3, r3, #12
 8004130:	2b08      	cmp	r3, #8
 8004132:	d00d      	beq.n	8004150 <HAL_RCC_GetSysClockFreq+0x40>
 8004134:	2b08      	cmp	r3, #8
 8004136:	f200 80a1 	bhi.w	800427c <HAL_RCC_GetSysClockFreq+0x16c>
 800413a:	2b00      	cmp	r3, #0
 800413c:	d002      	beq.n	8004144 <HAL_RCC_GetSysClockFreq+0x34>
 800413e:	2b04      	cmp	r3, #4
 8004140:	d003      	beq.n	800414a <HAL_RCC_GetSysClockFreq+0x3a>
 8004142:	e09b      	b.n	800427c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004144:	4b53      	ldr	r3, [pc, #332]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x184>)
 8004146:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004148:	e09b      	b.n	8004282 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800414a:	4b53      	ldr	r3, [pc, #332]	@ (8004298 <HAL_RCC_GetSysClockFreq+0x188>)
 800414c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800414e:	e098      	b.n	8004282 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004150:	4b4f      	ldr	r3, [pc, #316]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x180>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004158:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800415a:	4b4d      	ldr	r3, [pc, #308]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x180>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d028      	beq.n	80041b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004166:	4b4a      	ldr	r3, [pc, #296]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x180>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	099b      	lsrs	r3, r3, #6
 800416c:	2200      	movs	r2, #0
 800416e:	623b      	str	r3, [r7, #32]
 8004170:	627a      	str	r2, [r7, #36]	@ 0x24
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004178:	2100      	movs	r1, #0
 800417a:	4b47      	ldr	r3, [pc, #284]	@ (8004298 <HAL_RCC_GetSysClockFreq+0x188>)
 800417c:	fb03 f201 	mul.w	r2, r3, r1
 8004180:	2300      	movs	r3, #0
 8004182:	fb00 f303 	mul.w	r3, r0, r3
 8004186:	4413      	add	r3, r2
 8004188:	4a43      	ldr	r2, [pc, #268]	@ (8004298 <HAL_RCC_GetSysClockFreq+0x188>)
 800418a:	fba0 1202 	umull	r1, r2, r0, r2
 800418e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004190:	460a      	mov	r2, r1
 8004192:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004194:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004196:	4413      	add	r3, r2
 8004198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800419a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800419c:	2200      	movs	r2, #0
 800419e:	61bb      	str	r3, [r7, #24]
 80041a0:	61fa      	str	r2, [r7, #28]
 80041a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80041aa:	f7fc fca7 	bl	8000afc <__aeabi_uldivmod>
 80041ae:	4602      	mov	r2, r0
 80041b0:	460b      	mov	r3, r1
 80041b2:	4613      	mov	r3, r2
 80041b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041b6:	e053      	b.n	8004260 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041b8:	4b35      	ldr	r3, [pc, #212]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x180>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	099b      	lsrs	r3, r3, #6
 80041be:	2200      	movs	r2, #0
 80041c0:	613b      	str	r3, [r7, #16]
 80041c2:	617a      	str	r2, [r7, #20]
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80041ca:	f04f 0b00 	mov.w	fp, #0
 80041ce:	4652      	mov	r2, sl
 80041d0:	465b      	mov	r3, fp
 80041d2:	f04f 0000 	mov.w	r0, #0
 80041d6:	f04f 0100 	mov.w	r1, #0
 80041da:	0159      	lsls	r1, r3, #5
 80041dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041e0:	0150      	lsls	r0, r2, #5
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	ebb2 080a 	subs.w	r8, r2, sl
 80041ea:	eb63 090b 	sbc.w	r9, r3, fp
 80041ee:	f04f 0200 	mov.w	r2, #0
 80041f2:	f04f 0300 	mov.w	r3, #0
 80041f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004202:	ebb2 0408 	subs.w	r4, r2, r8
 8004206:	eb63 0509 	sbc.w	r5, r3, r9
 800420a:	f04f 0200 	mov.w	r2, #0
 800420e:	f04f 0300 	mov.w	r3, #0
 8004212:	00eb      	lsls	r3, r5, #3
 8004214:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004218:	00e2      	lsls	r2, r4, #3
 800421a:	4614      	mov	r4, r2
 800421c:	461d      	mov	r5, r3
 800421e:	eb14 030a 	adds.w	r3, r4, sl
 8004222:	603b      	str	r3, [r7, #0]
 8004224:	eb45 030b 	adc.w	r3, r5, fp
 8004228:	607b      	str	r3, [r7, #4]
 800422a:	f04f 0200 	mov.w	r2, #0
 800422e:	f04f 0300 	mov.w	r3, #0
 8004232:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004236:	4629      	mov	r1, r5
 8004238:	028b      	lsls	r3, r1, #10
 800423a:	4621      	mov	r1, r4
 800423c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004240:	4621      	mov	r1, r4
 8004242:	028a      	lsls	r2, r1, #10
 8004244:	4610      	mov	r0, r2
 8004246:	4619      	mov	r1, r3
 8004248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800424a:	2200      	movs	r2, #0
 800424c:	60bb      	str	r3, [r7, #8]
 800424e:	60fa      	str	r2, [r7, #12]
 8004250:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004254:	f7fc fc52 	bl	8000afc <__aeabi_uldivmod>
 8004258:	4602      	mov	r2, r0
 800425a:	460b      	mov	r3, r1
 800425c:	4613      	mov	r3, r2
 800425e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004260:	4b0b      	ldr	r3, [pc, #44]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x180>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	0c1b      	lsrs	r3, r3, #16
 8004266:	f003 0303 	and.w	r3, r3, #3
 800426a:	3301      	adds	r3, #1
 800426c:	005b      	lsls	r3, r3, #1
 800426e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004270:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004274:	fbb2 f3f3 	udiv	r3, r2, r3
 8004278:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800427a:	e002      	b.n	8004282 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800427c:	4b05      	ldr	r3, [pc, #20]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x184>)
 800427e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004280:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004284:	4618      	mov	r0, r3
 8004286:	3740      	adds	r7, #64	@ 0x40
 8004288:	46bd      	mov	sp, r7
 800428a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800428e:	bf00      	nop
 8004290:	40023800 	.word	0x40023800
 8004294:	00f42400 	.word	0x00f42400
 8004298:	017d7840 	.word	0x017d7840

0800429c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e09d      	b.n	80043ea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d108      	bne.n	80042c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042be:	d009      	beq.n	80042d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	61da      	str	r2, [r3, #28]
 80042c6:	e005      	b.n	80042d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d106      	bne.n	80042f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7fe fdf6 	bl	8002ee0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800430a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004314:	d902      	bls.n	800431c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004316:	2300      	movs	r3, #0
 8004318:	60fb      	str	r3, [r7, #12]
 800431a:	e002      	b.n	8004322 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800431c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004320:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800432a:	d007      	beq.n	800433c <HAL_SPI_Init+0xa0>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004334:	d002      	beq.n	800433c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800434c:	431a      	orrs	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	431a      	orrs	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	69db      	ldr	r3, [r3, #28]
 8004370:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004374:	431a      	orrs	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800437e:	ea42 0103 	orr.w	r1, r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004386:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	0c1b      	lsrs	r3, r3, #16
 8004398:	f003 0204 	and.w	r2, r3, #4
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a0:	f003 0310 	and.w	r3, r3, #16
 80043a4:	431a      	orrs	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043aa:	f003 0308 	and.w	r3, r3, #8
 80043ae:	431a      	orrs	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80043b8:	ea42 0103 	orr.w	r1, r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	69da      	ldr	r2, [r3, #28]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3710      	adds	r7, #16
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b088      	sub	sp, #32
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	60f8      	str	r0, [r7, #12]
 80043fa:	60b9      	str	r1, [r7, #8]
 80043fc:	603b      	str	r3, [r7, #0]
 80043fe:	4613      	mov	r3, r2
 8004400:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004402:	2300      	movs	r3, #0
 8004404:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800440c:	2b01      	cmp	r3, #1
 800440e:	d101      	bne.n	8004414 <HAL_SPI_Transmit+0x22>
 8004410:	2302      	movs	r3, #2
 8004412:	e15f      	b.n	80046d4 <HAL_SPI_Transmit+0x2e2>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800441c:	f7fe ff50 	bl	80032c0 <HAL_GetTick>
 8004420:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004422:	88fb      	ldrh	r3, [r7, #6]
 8004424:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b01      	cmp	r3, #1
 8004430:	d002      	beq.n	8004438 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004432:	2302      	movs	r3, #2
 8004434:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004436:	e148      	b.n	80046ca <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <HAL_SPI_Transmit+0x52>
 800443e:	88fb      	ldrh	r3, [r7, #6]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d102      	bne.n	800444a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004448:	e13f      	b.n	80046ca <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2203      	movs	r2, #3
 800444e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	88fa      	ldrh	r2, [r7, #6]
 8004462:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	88fa      	ldrh	r2, [r7, #6]
 8004468:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004494:	d10f      	bne.n	80044b6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044c0:	2b40      	cmp	r3, #64	@ 0x40
 80044c2:	d007      	beq.n	80044d4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044dc:	d94f      	bls.n	800457e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d002      	beq.n	80044ec <HAL_SPI_Transmit+0xfa>
 80044e6:	8afb      	ldrh	r3, [r7, #22]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d142      	bne.n	8004572 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f0:	881a      	ldrh	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fc:	1c9a      	adds	r2, r3, #2
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004506:	b29b      	uxth	r3, r3
 8004508:	3b01      	subs	r3, #1
 800450a:	b29a      	uxth	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004510:	e02f      	b.n	8004572 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b02      	cmp	r3, #2
 800451e:	d112      	bne.n	8004546 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004524:	881a      	ldrh	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004530:	1c9a      	adds	r2, r3, #2
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800453a:	b29b      	uxth	r3, r3
 800453c:	3b01      	subs	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004544:	e015      	b.n	8004572 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004546:	f7fe febb 	bl	80032c0 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	429a      	cmp	r2, r3
 8004554:	d803      	bhi.n	800455e <HAL_SPI_Transmit+0x16c>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800455c:	d102      	bne.n	8004564 <HAL_SPI_Transmit+0x172>
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d106      	bne.n	8004572 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004570:	e0ab      	b.n	80046ca <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1ca      	bne.n	8004512 <HAL_SPI_Transmit+0x120>
 800457c:	e080      	b.n	8004680 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d002      	beq.n	800458c <HAL_SPI_Transmit+0x19a>
 8004586:	8afb      	ldrh	r3, [r7, #22]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d174      	bne.n	8004676 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b01      	cmp	r3, #1
 8004594:	d912      	bls.n	80045bc <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800459a:	881a      	ldrh	r2, [r3, #0]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a6:	1c9a      	adds	r2, r3, #2
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	3b02      	subs	r3, #2
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045ba:	e05c      	b.n	8004676 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	330c      	adds	r3, #12
 80045c6:	7812      	ldrb	r2, [r2, #0]
 80045c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ce:	1c5a      	adds	r2, r3, #1
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045d8:	b29b      	uxth	r3, r3
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80045e2:	e048      	b.n	8004676 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d12b      	bne.n	800464a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d912      	bls.n	8004622 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004600:	881a      	ldrh	r2, [r3, #0]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800460c:	1c9a      	adds	r2, r3, #2
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004616:	b29b      	uxth	r3, r3
 8004618:	3b02      	subs	r3, #2
 800461a:	b29a      	uxth	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004620:	e029      	b.n	8004676 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	330c      	adds	r3, #12
 800462c:	7812      	ldrb	r2, [r2, #0]
 800462e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004634:	1c5a      	adds	r2, r3, #1
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800463e:	b29b      	uxth	r3, r3
 8004640:	3b01      	subs	r3, #1
 8004642:	b29a      	uxth	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004648:	e015      	b.n	8004676 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800464a:	f7fe fe39 	bl	80032c0 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	683a      	ldr	r2, [r7, #0]
 8004656:	429a      	cmp	r2, r3
 8004658:	d803      	bhi.n	8004662 <HAL_SPI_Transmit+0x270>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004660:	d102      	bne.n	8004668 <HAL_SPI_Transmit+0x276>
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d106      	bne.n	8004676 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004674:	e029      	b.n	80046ca <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800467a:	b29b      	uxth	r3, r3
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1b1      	bne.n	80045e4 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	6839      	ldr	r1, [r7, #0]
 8004684:	68f8      	ldr	r0, [r7, #12]
 8004686:	f000 fb77 	bl	8004d78 <SPI_EndRxTxTransaction>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d002      	beq.n	8004696 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2220      	movs	r2, #32
 8004694:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10a      	bne.n	80046b4 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800469e:	2300      	movs	r3, #0
 80046a0:	613b      	str	r3, [r7, #16]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	613b      	str	r3, [r7, #16]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	613b      	str	r3, [r7, #16]
 80046b2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d002      	beq.n	80046c2 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	77fb      	strb	r3, [r7, #31]
 80046c0:	e003      	b.n	80046ca <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80046d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3720      	adds	r7, #32
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b08a      	sub	sp, #40	@ 0x28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
 80046e8:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80046ea:	2301      	movs	r3, #1
 80046ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80046ee:	2300      	movs	r3, #0
 80046f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d101      	bne.n	8004702 <HAL_SPI_TransmitReceive+0x26>
 80046fe:	2302      	movs	r3, #2
 8004700:	e20a      	b.n	8004b18 <HAL_SPI_TransmitReceive+0x43c>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800470a:	f7fe fdd9 	bl	80032c0 <HAL_GetTick>
 800470e:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004716:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800471e:	887b      	ldrh	r3, [r7, #2]
 8004720:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004722:	887b      	ldrh	r3, [r7, #2]
 8004724:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004726:	7efb      	ldrb	r3, [r7, #27]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d00e      	beq.n	800474a <HAL_SPI_TransmitReceive+0x6e>
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004732:	d106      	bne.n	8004742 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d102      	bne.n	8004742 <HAL_SPI_TransmitReceive+0x66>
 800473c:	7efb      	ldrb	r3, [r7, #27]
 800473e:	2b04      	cmp	r3, #4
 8004740:	d003      	beq.n	800474a <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004742:	2302      	movs	r3, #2
 8004744:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004748:	e1e0      	b.n	8004b0c <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d005      	beq.n	800475c <HAL_SPI_TransmitReceive+0x80>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d002      	beq.n	800475c <HAL_SPI_TransmitReceive+0x80>
 8004756:	887b      	ldrh	r3, [r7, #2]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d103      	bne.n	8004764 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004762:	e1d3      	b.n	8004b0c <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b04      	cmp	r3, #4
 800476e:	d003      	beq.n	8004778 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2205      	movs	r2, #5
 8004774:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	887a      	ldrh	r2, [r7, #2]
 8004788:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	887a      	ldrh	r2, [r7, #2]
 8004790:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	887a      	ldrh	r2, [r7, #2]
 800479e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	887a      	ldrh	r2, [r7, #2]
 80047a4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047ba:	d802      	bhi.n	80047c2 <HAL_SPI_TransmitReceive+0xe6>
 80047bc:	8a3b      	ldrh	r3, [r7, #16]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d908      	bls.n	80047d4 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80047d0:	605a      	str	r2, [r3, #4]
 80047d2:	e007      	b.n	80047e4 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80047e2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ee:	2b40      	cmp	r3, #64	@ 0x40
 80047f0:	d007      	beq.n	8004802 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004800:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800480a:	f240 8081 	bls.w	8004910 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d002      	beq.n	800481c <HAL_SPI_TransmitReceive+0x140>
 8004816:	8a7b      	ldrh	r3, [r7, #18]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d16d      	bne.n	80048f8 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004820:	881a      	ldrh	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800482c:	1c9a      	adds	r2, r3, #2
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004836:	b29b      	uxth	r3, r3
 8004838:	3b01      	subs	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004840:	e05a      	b.n	80048f8 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 0302 	and.w	r3, r3, #2
 800484c:	2b02      	cmp	r3, #2
 800484e:	d11b      	bne.n	8004888 <HAL_SPI_TransmitReceive+0x1ac>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004854:	b29b      	uxth	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d016      	beq.n	8004888 <HAL_SPI_TransmitReceive+0x1ac>
 800485a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485c:	2b01      	cmp	r3, #1
 800485e:	d113      	bne.n	8004888 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004864:	881a      	ldrh	r2, [r3, #0]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004870:	1c9a      	adds	r2, r3, #2
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800487a:	b29b      	uxth	r3, r3
 800487c:	3b01      	subs	r3, #1
 800487e:	b29a      	uxth	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f003 0301 	and.w	r3, r3, #1
 8004892:	2b01      	cmp	r3, #1
 8004894:	d11c      	bne.n	80048d0 <HAL_SPI_TransmitReceive+0x1f4>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800489c:	b29b      	uxth	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d016      	beq.n	80048d0 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68da      	ldr	r2, [r3, #12]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ac:	b292      	uxth	r2, r2
 80048ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b4:	1c9a      	adds	r2, r3, #2
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	3b01      	subs	r3, #1
 80048c4:	b29a      	uxth	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048cc:	2301      	movs	r3, #1
 80048ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80048d0:	f7fe fcf6 	bl	80032c0 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048dc:	429a      	cmp	r2, r3
 80048de:	d80b      	bhi.n	80048f8 <HAL_SPI_TransmitReceive+0x21c>
 80048e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e6:	d007      	beq.n	80048f8 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80048f6:	e109      	b.n	8004b0c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d19f      	bne.n	8004842 <HAL_SPI_TransmitReceive+0x166>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004908:	b29b      	uxth	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d199      	bne.n	8004842 <HAL_SPI_TransmitReceive+0x166>
 800490e:	e0e3      	b.n	8004ad8 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_SPI_TransmitReceive+0x244>
 8004918:	8a7b      	ldrh	r3, [r7, #18]
 800491a:	2b01      	cmp	r3, #1
 800491c:	f040 80cf 	bne.w	8004abe <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004924:	b29b      	uxth	r3, r3
 8004926:	2b01      	cmp	r3, #1
 8004928:	d912      	bls.n	8004950 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492e:	881a      	ldrh	r2, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493a:	1c9a      	adds	r2, r3, #2
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004944:	b29b      	uxth	r3, r3
 8004946:	3b02      	subs	r3, #2
 8004948:	b29a      	uxth	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800494e:	e0b6      	b.n	8004abe <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	330c      	adds	r3, #12
 800495a:	7812      	ldrb	r2, [r2, #0]
 800495c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004962:	1c5a      	adds	r2, r3, #1
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800496c:	b29b      	uxth	r3, r3
 800496e:	3b01      	subs	r3, #1
 8004970:	b29a      	uxth	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004976:	e0a2      	b.n	8004abe <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	2b02      	cmp	r3, #2
 8004984:	d134      	bne.n	80049f0 <HAL_SPI_TransmitReceive+0x314>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800498a:	b29b      	uxth	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d02f      	beq.n	80049f0 <HAL_SPI_TransmitReceive+0x314>
 8004990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004992:	2b01      	cmp	r3, #1
 8004994:	d12c      	bne.n	80049f0 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800499a:	b29b      	uxth	r3, r3
 800499c:	2b01      	cmp	r3, #1
 800499e:	d912      	bls.n	80049c6 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a4:	881a      	ldrh	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b0:	1c9a      	adds	r2, r3, #2
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	3b02      	subs	r3, #2
 80049be:	b29a      	uxth	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049c4:	e012      	b.n	80049ec <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	330c      	adds	r3, #12
 80049d0:	7812      	ldrb	r2, [r2, #0]
 80049d2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d8:	1c5a      	adds	r2, r3, #1
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	3b01      	subs	r3, #1
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d148      	bne.n	8004a90 <HAL_SPI_TransmitReceive+0x3b4>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d042      	beq.n	8004a90 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d923      	bls.n	8004a5e <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68da      	ldr	r2, [r3, #12]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a20:	b292      	uxth	r2, r2
 8004a22:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	1c9a      	adds	r2, r3, #2
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	3b02      	subs	r3, #2
 8004a38:	b29a      	uxth	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d81f      	bhi.n	8004a8c <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a5a:	605a      	str	r2, [r3, #4]
 8004a5c:	e016      	b.n	8004a8c <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f103 020c 	add.w	r2, r3, #12
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6a:	7812      	ldrb	r2, [r2, #0]
 8004a6c:	b2d2      	uxtb	r2, r2
 8004a6e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a74:	1c5a      	adds	r2, r3, #1
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	3b01      	subs	r3, #1
 8004a84:	b29a      	uxth	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a90:	f7fe fc16 	bl	80032c0 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d803      	bhi.n	8004aa8 <HAL_SPI_TransmitReceive+0x3cc>
 8004aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa6:	d102      	bne.n	8004aae <HAL_SPI_TransmitReceive+0x3d2>
 8004aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d107      	bne.n	8004abe <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004abc:	e026      	b.n	8004b0c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f47f af57 	bne.w	8004978 <HAL_SPI_TransmitReceive+0x29c>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f47f af50 	bne.w	8004978 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ad8:	69fa      	ldr	r2, [r7, #28]
 8004ada:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004adc:	68f8      	ldr	r0, [r7, #12]
 8004ade:	f000 f94b 	bl	8004d78 <SPI_EndRxTxTransaction>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d005      	beq.n	8004af4 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2220      	movs	r2, #32
 8004af2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d003      	beq.n	8004b04 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b02:	e003      	b.n	8004b0c <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004b14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3728      	adds	r7, #40	@ 0x28
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b2e:	b2db      	uxtb	r3, r3
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b088      	sub	sp, #32
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	603b      	str	r3, [r7, #0]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b4c:	f7fe fbb8 	bl	80032c0 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b54:	1a9b      	subs	r3, r3, r2
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	4413      	add	r3, r2
 8004b5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b5c:	f7fe fbb0 	bl	80032c0 <HAL_GetTick>
 8004b60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b62:	4b39      	ldr	r3, [pc, #228]	@ (8004c48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	015b      	lsls	r3, r3, #5
 8004b68:	0d1b      	lsrs	r3, r3, #20
 8004b6a:	69fa      	ldr	r2, [r7, #28]
 8004b6c:	fb02 f303 	mul.w	r3, r2, r3
 8004b70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b72:	e054      	b.n	8004c1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7a:	d050      	beq.n	8004c1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b7c:	f7fe fba0 	bl	80032c0 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	69fa      	ldr	r2, [r7, #28]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d902      	bls.n	8004b92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d13d      	bne.n	8004c0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ba0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004baa:	d111      	bne.n	8004bd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bb4:	d004      	beq.n	8004bc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bbe:	d107      	bne.n	8004bd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bd8:	d10f      	bne.n	8004bfa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004be8:	601a      	str	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bf8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e017      	b.n	8004c3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d101      	bne.n	8004c18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c14:	2300      	movs	r3, #0
 8004c16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	4013      	ands	r3, r2
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	bf0c      	ite	eq
 8004c2e:	2301      	moveq	r3, #1
 8004c30:	2300      	movne	r3, #0
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	461a      	mov	r2, r3
 8004c36:	79fb      	ldrb	r3, [r7, #7]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d19b      	bne.n	8004b74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3720      	adds	r7, #32
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	20000050 	.word	0x20000050

08004c4c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b08a      	sub	sp, #40	@ 0x28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
 8004c58:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004c5e:	f7fe fb2f 	bl	80032c0 <HAL_GetTick>
 8004c62:	4602      	mov	r2, r0
 8004c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c66:	1a9b      	subs	r3, r3, r2
 8004c68:	683a      	ldr	r2, [r7, #0]
 8004c6a:	4413      	add	r3, r2
 8004c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004c6e:	f7fe fb27 	bl	80032c0 <HAL_GetTick>
 8004c72:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	330c      	adds	r3, #12
 8004c7a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004c7c:	4b3d      	ldr	r3, [pc, #244]	@ (8004d74 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	00da      	lsls	r2, r3, #3
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	0d1b      	lsrs	r3, r3, #20
 8004c8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c8e:	fb02 f303 	mul.w	r3, r2, r3
 8004c92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004c94:	e060      	b.n	8004d58 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c9c:	d107      	bne.n	8004cae <SPI_WaitFifoStateUntilTimeout+0x62>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d104      	bne.n	8004cae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004cac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb4:	d050      	beq.n	8004d58 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004cb6:	f7fe fb03 	bl	80032c0 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	6a3b      	ldr	r3, [r7, #32]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d902      	bls.n	8004ccc <SPI_WaitFifoStateUntilTimeout+0x80>
 8004cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d13d      	bne.n	8004d48 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004cda:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ce4:	d111      	bne.n	8004d0a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cee:	d004      	beq.n	8004cfa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cf8:	d107      	bne.n	8004d0a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d12:	d10f      	bne.n	8004d34 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d32:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e010      	b.n	8004d6a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	3b01      	subs	r3, #1
 8004d56:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	689a      	ldr	r2, [r3, #8]
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	4013      	ands	r3, r2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d196      	bne.n	8004c96 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3728      	adds	r7, #40	@ 0x28
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	20000050 	.word	0x20000050

08004d78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b088      	sub	sp, #32
 8004d7c:	af02      	add	r7, sp, #8
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f7ff ff5b 	bl	8004c4c <SPI_WaitFifoStateUntilTimeout>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d007      	beq.n	8004dac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004da0:	f043 0220 	orr.w	r2, r3, #32
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e046      	b.n	8004e3a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004dac:	4b25      	ldr	r3, [pc, #148]	@ (8004e44 <SPI_EndRxTxTransaction+0xcc>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a25      	ldr	r2, [pc, #148]	@ (8004e48 <SPI_EndRxTxTransaction+0xd0>)
 8004db2:	fba2 2303 	umull	r2, r3, r2, r3
 8004db6:	0d5b      	lsrs	r3, r3, #21
 8004db8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004dbc:	fb02 f303 	mul.w	r3, r2, r3
 8004dc0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dca:	d112      	bne.n	8004df2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	9300      	str	r3, [sp, #0]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	2180      	movs	r1, #128	@ 0x80
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f7ff feb0 	bl	8004b3c <SPI_WaitFlagStateUntilTimeout>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d016      	beq.n	8004e10 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004de6:	f043 0220 	orr.w	r2, r3, #32
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e023      	b.n	8004e3a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00a      	beq.n	8004e0e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e08:	2b80      	cmp	r3, #128	@ 0x80
 8004e0a:	d0f2      	beq.n	8004df2 <SPI_EndRxTxTransaction+0x7a>
 8004e0c:	e000      	b.n	8004e10 <SPI_EndRxTxTransaction+0x98>
        break;
 8004e0e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	9300      	str	r3, [sp, #0]
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004e1c:	68f8      	ldr	r0, [r7, #12]
 8004e1e:	f7ff ff15 	bl	8004c4c <SPI_WaitFifoStateUntilTimeout>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d007      	beq.n	8004e38 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e2c:	f043 0220 	orr.w	r2, r3, #32
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e000      	b.n	8004e3a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3718      	adds	r7, #24
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	20000050 	.word	0x20000050
 8004e48:	165e9f81 	.word	0x165e9f81

08004e4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e049      	b.n	8004ef2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d106      	bne.n	8004e78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f7fe f8f0 	bl	8003058 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	3304      	adds	r3, #4
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4610      	mov	r0, r2
 8004e8c:	f000 fc4c 	bl	8005728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
	...

08004efc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d001      	beq.n	8004f14 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e04c      	b.n	8004fae <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2202      	movs	r2, #2
 8004f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a26      	ldr	r2, [pc, #152]	@ (8004fbc <HAL_TIM_Base_Start+0xc0>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d022      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f2e:	d01d      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a22      	ldr	r2, [pc, #136]	@ (8004fc0 <HAL_TIM_Base_Start+0xc4>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d018      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a21      	ldr	r2, [pc, #132]	@ (8004fc4 <HAL_TIM_Base_Start+0xc8>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d013      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a1f      	ldr	r2, [pc, #124]	@ (8004fc8 <HAL_TIM_Base_Start+0xcc>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d00e      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a1e      	ldr	r2, [pc, #120]	@ (8004fcc <HAL_TIM_Base_Start+0xd0>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d009      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a1c      	ldr	r2, [pc, #112]	@ (8004fd0 <HAL_TIM_Base_Start+0xd4>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d004      	beq.n	8004f6c <HAL_TIM_Base_Start+0x70>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a1b      	ldr	r2, [pc, #108]	@ (8004fd4 <HAL_TIM_Base_Start+0xd8>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d115      	bne.n	8004f98 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689a      	ldr	r2, [r3, #8]
 8004f72:	4b19      	ldr	r3, [pc, #100]	@ (8004fd8 <HAL_TIM_Base_Start+0xdc>)
 8004f74:	4013      	ands	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2b06      	cmp	r3, #6
 8004f7c:	d015      	beq.n	8004faa <HAL_TIM_Base_Start+0xae>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f84:	d011      	beq.n	8004faa <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f042 0201 	orr.w	r2, r2, #1
 8004f94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f96:	e008      	b.n	8004faa <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0201 	orr.w	r2, r2, #1
 8004fa6:	601a      	str	r2, [r3, #0]
 8004fa8:	e000      	b.n	8004fac <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004faa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3714      	adds	r7, #20
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	40010000 	.word	0x40010000
 8004fc0:	40000400 	.word	0x40000400
 8004fc4:	40000800 	.word	0x40000800
 8004fc8:	40000c00 	.word	0x40000c00
 8004fcc:	40010400 	.word	0x40010400
 8004fd0:	40014000 	.word	0x40014000
 8004fd4:	40001800 	.word	0x40001800
 8004fd8:	00010007 	.word	0x00010007

08004fdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d001      	beq.n	8004ff4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e054      	b.n	800509e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a26      	ldr	r2, [pc, #152]	@ (80050ac <HAL_TIM_Base_Start_IT+0xd0>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d022      	beq.n	800505c <HAL_TIM_Base_Start_IT+0x80>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800501e:	d01d      	beq.n	800505c <HAL_TIM_Base_Start_IT+0x80>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a22      	ldr	r2, [pc, #136]	@ (80050b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d018      	beq.n	800505c <HAL_TIM_Base_Start_IT+0x80>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a21      	ldr	r2, [pc, #132]	@ (80050b4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d013      	beq.n	800505c <HAL_TIM_Base_Start_IT+0x80>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a1f      	ldr	r2, [pc, #124]	@ (80050b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d00e      	beq.n	800505c <HAL_TIM_Base_Start_IT+0x80>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a1e      	ldr	r2, [pc, #120]	@ (80050bc <HAL_TIM_Base_Start_IT+0xe0>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d009      	beq.n	800505c <HAL_TIM_Base_Start_IT+0x80>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a1c      	ldr	r2, [pc, #112]	@ (80050c0 <HAL_TIM_Base_Start_IT+0xe4>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d004      	beq.n	800505c <HAL_TIM_Base_Start_IT+0x80>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a1b      	ldr	r2, [pc, #108]	@ (80050c4 <HAL_TIM_Base_Start_IT+0xe8>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d115      	bne.n	8005088 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	4b19      	ldr	r3, [pc, #100]	@ (80050c8 <HAL_TIM_Base_Start_IT+0xec>)
 8005064:	4013      	ands	r3, r2
 8005066:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2b06      	cmp	r3, #6
 800506c:	d015      	beq.n	800509a <HAL_TIM_Base_Start_IT+0xbe>
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005074:	d011      	beq.n	800509a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f042 0201 	orr.w	r2, r2, #1
 8005084:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005086:	e008      	b.n	800509a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f042 0201 	orr.w	r2, r2, #1
 8005096:	601a      	str	r2, [r3, #0]
 8005098:	e000      	b.n	800509c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800509a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3714      	adds	r7, #20
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	40010000 	.word	0x40010000
 80050b0:	40000400 	.word	0x40000400
 80050b4:	40000800 	.word	0x40000800
 80050b8:	40000c00 	.word	0x40000c00
 80050bc:	40010400 	.word	0x40010400
 80050c0:	40014000 	.word	0x40014000
 80050c4:	40001800 	.word	0x40001800
 80050c8:	00010007 	.word	0x00010007

080050cc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d101      	bne.n	80050e0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e08f      	b.n	8005200 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d106      	bne.n	80050fa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f7fd ff37 	bl	8002f68 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2202      	movs	r2, #2
 80050fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	6899      	ldr	r1, [r3, #8]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	4b3e      	ldr	r3, [pc, #248]	@ (8005208 <HAL_TIM_Encoder_Init+0x13c>)
 800510e:	400b      	ands	r3, r1
 8005110:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	3304      	adds	r3, #4
 800511a:	4619      	mov	r1, r3
 800511c:	4610      	mov	r0, r2
 800511e:	f000 fb03 	bl	8005728 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	6a1b      	ldr	r3, [r3, #32]
 8005138:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	4313      	orrs	r3, r2
 8005142:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4b31      	ldr	r3, [pc, #196]	@ (800520c <HAL_TIM_Encoder_Init+0x140>)
 8005148:	4013      	ands	r3, r2
 800514a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	689a      	ldr	r2, [r3, #8]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	021b      	lsls	r3, r3, #8
 8005156:	4313      	orrs	r3, r2
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	4313      	orrs	r3, r2
 800515c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	4b2b      	ldr	r3, [pc, #172]	@ (8005210 <HAL_TIM_Encoder_Init+0x144>)
 8005162:	4013      	ands	r3, r2
 8005164:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005166:	693a      	ldr	r2, [r7, #16]
 8005168:	4b2a      	ldr	r3, [pc, #168]	@ (8005214 <HAL_TIM_Encoder_Init+0x148>)
 800516a:	4013      	ands	r3, r2
 800516c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	68da      	ldr	r2, [r3, #12]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	69db      	ldr	r3, [r3, #28]
 8005176:	021b      	lsls	r3, r3, #8
 8005178:	4313      	orrs	r3, r2
 800517a:	693a      	ldr	r2, [r7, #16]
 800517c:	4313      	orrs	r3, r2
 800517e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	011a      	lsls	r2, r3, #4
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	6a1b      	ldr	r3, [r3, #32]
 800518a:	031b      	lsls	r3, r3, #12
 800518c:	4313      	orrs	r3, r2
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	4313      	orrs	r3, r2
 8005192:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800519a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80051a2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	685a      	ldr	r2, [r3, #4]
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	011b      	lsls	r3, r3, #4
 80051ae:	4313      	orrs	r3, r2
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	68fa      	ldr	r2, [r7, #12]
 80051cc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3718      	adds	r7, #24
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	fffebff8 	.word	0xfffebff8
 800520c:	fffffcfc 	.word	0xfffffcfc
 8005210:	fffff3f3 	.word	0xfffff3f3
 8005214:	ffff0f0f 	.word	0xffff0f0f

08005218 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005228:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005230:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005238:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005240:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d110      	bne.n	800526a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005248:	7bfb      	ldrb	r3, [r7, #15]
 800524a:	2b01      	cmp	r3, #1
 800524c:	d102      	bne.n	8005254 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800524e:	7b7b      	ldrb	r3, [r7, #13]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d001      	beq.n	8005258 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e069      	b.n	800532c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2202      	movs	r2, #2
 800525c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005268:	e031      	b.n	80052ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b04      	cmp	r3, #4
 800526e:	d110      	bne.n	8005292 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005270:	7bbb      	ldrb	r3, [r7, #14]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d102      	bne.n	800527c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005276:	7b3b      	ldrb	r3, [r7, #12]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d001      	beq.n	8005280 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e055      	b.n	800532c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2202      	movs	r2, #2
 8005284:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2202      	movs	r2, #2
 800528c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005290:	e01d      	b.n	80052ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005292:	7bfb      	ldrb	r3, [r7, #15]
 8005294:	2b01      	cmp	r3, #1
 8005296:	d108      	bne.n	80052aa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005298:	7bbb      	ldrb	r3, [r7, #14]
 800529a:	2b01      	cmp	r3, #1
 800529c:	d105      	bne.n	80052aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800529e:	7b7b      	ldrb	r3, [r7, #13]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d102      	bne.n	80052aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80052a4:	7b3b      	ldrb	r3, [r7, #12]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d001      	beq.n	80052ae <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e03e      	b.n	800532c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2202      	movs	r2, #2
 80052b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2202      	movs	r2, #2
 80052ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2202      	movs	r2, #2
 80052c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2202      	movs	r2, #2
 80052ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d003      	beq.n	80052dc <HAL_TIM_Encoder_Start+0xc4>
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	2b04      	cmp	r3, #4
 80052d8:	d008      	beq.n	80052ec <HAL_TIM_Encoder_Start+0xd4>
 80052da:	e00f      	b.n	80052fc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2201      	movs	r2, #1
 80052e2:	2100      	movs	r1, #0
 80052e4:	4618      	mov	r0, r3
 80052e6:	f000 fb65 	bl	80059b4 <TIM_CCxChannelCmd>
      break;
 80052ea:	e016      	b.n	800531a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2201      	movs	r2, #1
 80052f2:	2104      	movs	r1, #4
 80052f4:	4618      	mov	r0, r3
 80052f6:	f000 fb5d 	bl	80059b4 <TIM_CCxChannelCmd>
      break;
 80052fa:	e00e      	b.n	800531a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2201      	movs	r2, #1
 8005302:	2100      	movs	r1, #0
 8005304:	4618      	mov	r0, r3
 8005306:	f000 fb55 	bl	80059b4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2201      	movs	r2, #1
 8005310:	2104      	movs	r1, #4
 8005312:	4618      	mov	r0, r3
 8005314:	f000 fb4e 	bl	80059b4 <TIM_CCxChannelCmd>
      break;
 8005318:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f042 0201 	orr.w	r2, r2, #1
 8005328:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f003 0302 	and.w	r3, r3, #2
 8005352:	2b00      	cmp	r3, #0
 8005354:	d020      	beq.n	8005398 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d01b      	beq.n	8005398 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0202 	mvn.w	r2, #2
 8005368:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2201      	movs	r2, #1
 800536e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f9b4 	bl	80056ec <HAL_TIM_IC_CaptureCallback>
 8005384:	e005      	b.n	8005392 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f9a6 	bl	80056d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f9b7 	bl	8005700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f003 0304 	and.w	r3, r3, #4
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d020      	beq.n	80053e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d01b      	beq.n	80053e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0204 	mvn.w	r2, #4
 80053b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2202      	movs	r2, #2
 80053ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f98e 	bl	80056ec <HAL_TIM_IC_CaptureCallback>
 80053d0:	e005      	b.n	80053de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f980 	bl	80056d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f991 	bl	8005700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f003 0308 	and.w	r3, r3, #8
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d020      	beq.n	8005430 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f003 0308 	and.w	r3, r3, #8
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d01b      	beq.n	8005430 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f06f 0208 	mvn.w	r2, #8
 8005400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2204      	movs	r2, #4
 8005406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	f003 0303 	and.w	r3, r3, #3
 8005412:	2b00      	cmp	r3, #0
 8005414:	d003      	beq.n	800541e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f968 	bl	80056ec <HAL_TIM_IC_CaptureCallback>
 800541c:	e005      	b.n	800542a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f95a 	bl	80056d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 f96b 	bl	8005700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f003 0310 	and.w	r3, r3, #16
 8005436:	2b00      	cmp	r3, #0
 8005438:	d020      	beq.n	800547c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f003 0310 	and.w	r3, r3, #16
 8005440:	2b00      	cmp	r3, #0
 8005442:	d01b      	beq.n	800547c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f06f 0210 	mvn.w	r2, #16
 800544c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2208      	movs	r2, #8
 8005452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	69db      	ldr	r3, [r3, #28]
 800545a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800545e:	2b00      	cmp	r3, #0
 8005460:	d003      	beq.n	800546a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f942 	bl	80056ec <HAL_TIM_IC_CaptureCallback>
 8005468:	e005      	b.n	8005476 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 f934 	bl	80056d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f000 f945 	bl	8005700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00c      	beq.n	80054a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	2b00      	cmp	r3, #0
 800548e:	d007      	beq.n	80054a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f06f 0201 	mvn.w	r2, #1
 8005498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f7fc fee4 	bl	8002268 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d104      	bne.n	80054b4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00c      	beq.n	80054ce <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d007      	beq.n	80054ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80054c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 fb31 	bl	8005b30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d00c      	beq.n	80054f2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d007      	beq.n	80054f2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80054ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fb29 	bl	8005b44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00c      	beq.n	8005516 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005502:	2b00      	cmp	r3, #0
 8005504:	d007      	beq.n	8005516 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800550e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 f8ff 	bl	8005714 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	f003 0320 	and.w	r3, r3, #32
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00c      	beq.n	800553a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f003 0320 	and.w	r3, r3, #32
 8005526:	2b00      	cmp	r3, #0
 8005528:	d007      	beq.n	800553a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f06f 0220 	mvn.w	r2, #32
 8005532:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 faf1 	bl	8005b1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800553a:	bf00      	nop
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
	...

08005544 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_TIM_ConfigClockSource+0x1c>
 800555c:	2302      	movs	r3, #2
 800555e:	e0b4      	b.n	80056ca <HAL_TIM_ConfigClockSource+0x186>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005578:	68ba      	ldr	r2, [r7, #8]
 800557a:	4b56      	ldr	r3, [pc, #344]	@ (80056d4 <HAL_TIM_ConfigClockSource+0x190>)
 800557c:	4013      	ands	r3, r2
 800557e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005586:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005598:	d03e      	beq.n	8005618 <HAL_TIM_ConfigClockSource+0xd4>
 800559a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800559e:	f200 8087 	bhi.w	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055a6:	f000 8086 	beq.w	80056b6 <HAL_TIM_ConfigClockSource+0x172>
 80055aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ae:	d87f      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055b0:	2b70      	cmp	r3, #112	@ 0x70
 80055b2:	d01a      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0xa6>
 80055b4:	2b70      	cmp	r3, #112	@ 0x70
 80055b6:	d87b      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055b8:	2b60      	cmp	r3, #96	@ 0x60
 80055ba:	d050      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x11a>
 80055bc:	2b60      	cmp	r3, #96	@ 0x60
 80055be:	d877      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055c0:	2b50      	cmp	r3, #80	@ 0x50
 80055c2:	d03c      	beq.n	800563e <HAL_TIM_ConfigClockSource+0xfa>
 80055c4:	2b50      	cmp	r3, #80	@ 0x50
 80055c6:	d873      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055c8:	2b40      	cmp	r3, #64	@ 0x40
 80055ca:	d058      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x13a>
 80055cc:	2b40      	cmp	r3, #64	@ 0x40
 80055ce:	d86f      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055d0:	2b30      	cmp	r3, #48	@ 0x30
 80055d2:	d064      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x15a>
 80055d4:	2b30      	cmp	r3, #48	@ 0x30
 80055d6:	d86b      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055d8:	2b20      	cmp	r3, #32
 80055da:	d060      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x15a>
 80055dc:	2b20      	cmp	r3, #32
 80055de:	d867      	bhi.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d05c      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x15a>
 80055e4:	2b10      	cmp	r3, #16
 80055e6:	d05a      	beq.n	800569e <HAL_TIM_ConfigClockSource+0x15a>
 80055e8:	e062      	b.n	80056b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055fa:	f000 f9bb 	bl	8005974 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800560c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	609a      	str	r2, [r3, #8]
      break;
 8005616:	e04f      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005628:	f000 f9a4 	bl	8005974 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689a      	ldr	r2, [r3, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800563a:	609a      	str	r2, [r3, #8]
      break;
 800563c:	e03c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800564a:	461a      	mov	r2, r3
 800564c:	f000 f918 	bl	8005880 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2150      	movs	r1, #80	@ 0x50
 8005656:	4618      	mov	r0, r3
 8005658:	f000 f971 	bl	800593e <TIM_ITRx_SetConfig>
      break;
 800565c:	e02c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800566a:	461a      	mov	r2, r3
 800566c:	f000 f937 	bl	80058de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2160      	movs	r1, #96	@ 0x60
 8005676:	4618      	mov	r0, r3
 8005678:	f000 f961 	bl	800593e <TIM_ITRx_SetConfig>
      break;
 800567c:	e01c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800568a:	461a      	mov	r2, r3
 800568c:	f000 f8f8 	bl	8005880 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2140      	movs	r1, #64	@ 0x40
 8005696:	4618      	mov	r0, r3
 8005698:	f000 f951 	bl	800593e <TIM_ITRx_SetConfig>
      break;
 800569c:	e00c      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4619      	mov	r1, r3
 80056a8:	4610      	mov	r0, r2
 80056aa:	f000 f948 	bl	800593e <TIM_ITRx_SetConfig>
      break;
 80056ae:	e003      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	73fb      	strb	r3, [r7, #15]
      break;
 80056b4:	e000      	b.n	80056b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80056b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	fffeff88 	.word	0xfffeff88

080056d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800571c:	bf00      	nop
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a46      	ldr	r2, [pc, #280]	@ (8005854 <TIM_Base_SetConfig+0x12c>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d013      	beq.n	8005768 <TIM_Base_SetConfig+0x40>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005746:	d00f      	beq.n	8005768 <TIM_Base_SetConfig+0x40>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a43      	ldr	r2, [pc, #268]	@ (8005858 <TIM_Base_SetConfig+0x130>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d00b      	beq.n	8005768 <TIM_Base_SetConfig+0x40>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a42      	ldr	r2, [pc, #264]	@ (800585c <TIM_Base_SetConfig+0x134>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d007      	beq.n	8005768 <TIM_Base_SetConfig+0x40>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a41      	ldr	r2, [pc, #260]	@ (8005860 <TIM_Base_SetConfig+0x138>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d003      	beq.n	8005768 <TIM_Base_SetConfig+0x40>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a40      	ldr	r2, [pc, #256]	@ (8005864 <TIM_Base_SetConfig+0x13c>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d108      	bne.n	800577a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800576e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a35      	ldr	r2, [pc, #212]	@ (8005854 <TIM_Base_SetConfig+0x12c>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d02b      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005788:	d027      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a32      	ldr	r2, [pc, #200]	@ (8005858 <TIM_Base_SetConfig+0x130>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d023      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a31      	ldr	r2, [pc, #196]	@ (800585c <TIM_Base_SetConfig+0x134>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d01f      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a30      	ldr	r2, [pc, #192]	@ (8005860 <TIM_Base_SetConfig+0x138>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d01b      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a2f      	ldr	r2, [pc, #188]	@ (8005864 <TIM_Base_SetConfig+0x13c>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d017      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005868 <TIM_Base_SetConfig+0x140>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d013      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a2d      	ldr	r2, [pc, #180]	@ (800586c <TIM_Base_SetConfig+0x144>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d00f      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a2c      	ldr	r2, [pc, #176]	@ (8005870 <TIM_Base_SetConfig+0x148>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d00b      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a2b      	ldr	r2, [pc, #172]	@ (8005874 <TIM_Base_SetConfig+0x14c>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d007      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a2a      	ldr	r2, [pc, #168]	@ (8005878 <TIM_Base_SetConfig+0x150>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d003      	beq.n	80057da <TIM_Base_SetConfig+0xb2>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a29      	ldr	r2, [pc, #164]	@ (800587c <TIM_Base_SetConfig+0x154>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d108      	bne.n	80057ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	695b      	ldr	r3, [r3, #20]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	689a      	ldr	r2, [r3, #8]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a10      	ldr	r2, [pc, #64]	@ (8005854 <TIM_Base_SetConfig+0x12c>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d003      	beq.n	8005820 <TIM_Base_SetConfig+0xf8>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a12      	ldr	r2, [pc, #72]	@ (8005864 <TIM_Base_SetConfig+0x13c>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d103      	bne.n	8005828 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	691a      	ldr	r2, [r3, #16]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	2b01      	cmp	r3, #1
 8005838:	d105      	bne.n	8005846 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	f023 0201 	bic.w	r2, r3, #1
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	611a      	str	r2, [r3, #16]
  }
}
 8005846:	bf00      	nop
 8005848:	3714      	adds	r7, #20
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	40010000 	.word	0x40010000
 8005858:	40000400 	.word	0x40000400
 800585c:	40000800 	.word	0x40000800
 8005860:	40000c00 	.word	0x40000c00
 8005864:	40010400 	.word	0x40010400
 8005868:	40014000 	.word	0x40014000
 800586c:	40014400 	.word	0x40014400
 8005870:	40014800 	.word	0x40014800
 8005874:	40001800 	.word	0x40001800
 8005878:	40001c00 	.word	0x40001c00
 800587c:	40002000 	.word	0x40002000

08005880 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005880:	b480      	push	{r7}
 8005882:	b087      	sub	sp, #28
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	f023 0201 	bic.w	r2, r3, #1
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	699b      	ldr	r3, [r3, #24]
 80058a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	011b      	lsls	r3, r3, #4
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	f023 030a 	bic.w	r3, r3, #10
 80058bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	693a      	ldr	r2, [r7, #16]
 80058ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	697a      	ldr	r2, [r7, #20]
 80058d0:	621a      	str	r2, [r3, #32]
}
 80058d2:	bf00      	nop
 80058d4:	371c      	adds	r7, #28
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr

080058de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058de:	b480      	push	{r7}
 80058e0:	b087      	sub	sp, #28
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	60f8      	str	r0, [r7, #12]
 80058e6:	60b9      	str	r1, [r7, #8]
 80058e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6a1b      	ldr	r3, [r3, #32]
 80058ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6a1b      	ldr	r3, [r3, #32]
 80058f4:	f023 0210 	bic.w	r2, r3, #16
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	699b      	ldr	r3, [r3, #24]
 8005900:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005908:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	031b      	lsls	r3, r3, #12
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	4313      	orrs	r3, r2
 8005912:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800591a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	011b      	lsls	r3, r3, #4
 8005920:	697a      	ldr	r2, [r7, #20]
 8005922:	4313      	orrs	r3, r2
 8005924:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	693a      	ldr	r2, [r7, #16]
 800592a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	621a      	str	r2, [r3, #32]
}
 8005932:	bf00      	nop
 8005934:	371c      	adds	r7, #28
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800593e:	b480      	push	{r7}
 8005940:	b085      	sub	sp, #20
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
 8005946:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005954:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	4313      	orrs	r3, r2
 800595c:	f043 0307 	orr.w	r3, r3, #7
 8005960:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	68fa      	ldr	r2, [r7, #12]
 8005966:	609a      	str	r2, [r3, #8]
}
 8005968:	bf00      	nop
 800596a:	3714      	adds	r7, #20
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005974:	b480      	push	{r7}
 8005976:	b087      	sub	sp, #28
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
 8005980:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800598e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	021a      	lsls	r2, r3, #8
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	431a      	orrs	r2, r3
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	4313      	orrs	r3, r2
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	4313      	orrs	r3, r2
 80059a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	609a      	str	r2, [r3, #8]
}
 80059a8:	bf00      	nop
 80059aa:	371c      	adds	r7, #28
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b087      	sub	sp, #28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f003 031f 	and.w	r3, r3, #31
 80059c6:	2201      	movs	r2, #1
 80059c8:	fa02 f303 	lsl.w	r3, r2, r3
 80059cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6a1a      	ldr	r2, [r3, #32]
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	43db      	mvns	r3, r3
 80059d6:	401a      	ands	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6a1a      	ldr	r2, [r3, #32]
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	f003 031f 	and.w	r3, r3, #31
 80059e6:	6879      	ldr	r1, [r7, #4]
 80059e8:	fa01 f303 	lsl.w	r3, r1, r3
 80059ec:	431a      	orrs	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	621a      	str	r2, [r3, #32]
}
 80059f2:	bf00      	nop
 80059f4:	371c      	adds	r7, #28
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
	...

08005a00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e06d      	b.n	8005af4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a30      	ldr	r2, [pc, #192]	@ (8005b00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d004      	beq.n	8005a4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a2f      	ldr	r2, [pc, #188]	@ (8005b04 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d108      	bne.n	8005a5e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005a52:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a20      	ldr	r2, [pc, #128]	@ (8005b00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d022      	beq.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a8a:	d01d      	beq.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a1d      	ldr	r2, [pc, #116]	@ (8005b08 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d018      	beq.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8005b0c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d013      	beq.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a1a      	ldr	r2, [pc, #104]	@ (8005b10 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d00e      	beq.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a15      	ldr	r2, [pc, #84]	@ (8005b04 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d009      	beq.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a16      	ldr	r2, [pc, #88]	@ (8005b14 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d004      	beq.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a15      	ldr	r2, [pc, #84]	@ (8005b18 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d10c      	bne.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ace:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3714      	adds	r7, #20
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr
 8005b00:	40010000 	.word	0x40010000
 8005b04:	40010400 	.word	0x40010400
 8005b08:	40000400 	.word	0x40000400
 8005b0c:	40000800 	.word	0x40000800
 8005b10:	40000c00 	.word	0x40000c00
 8005b14:	40014000 	.word	0x40014000
 8005b18:	40001800 	.word	0x40001800

08005b1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b24:	bf00      	nop
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b38:	bf00      	nop
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005b5c:	4904      	ldr	r1, [pc, #16]	@ (8005b70 <MX_FATFS_Init+0x18>)
 8005b5e:	4805      	ldr	r0, [pc, #20]	@ (8005b74 <MX_FATFS_Init+0x1c>)
 8005b60:	f002 faf6 	bl	8008150 <FATFS_LinkDriver>
 8005b64:	4603      	mov	r3, r0
 8005b66:	461a      	mov	r2, r3
 8005b68:	4b03      	ldr	r3, [pc, #12]	@ (8005b78 <MX_FATFS_Init+0x20>)
 8005b6a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005b6c:	bf00      	nop
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	20002b44 	.word	0x20002b44
 8005b74:	2000005c 	.word	0x2000005c
 8005b78:	20002b40 	.word	0x20002b40

08005b7c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005b80:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	4603      	mov	r3, r0
 8005b94:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8005b96:	79fb      	ldrb	r3, [r7, #7]
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f7fc f847 	bl	8001c2c <SD_disk_initialize>
 8005b9e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3708      	adds	r7, #8
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	4603      	mov	r3, r0
 8005bb0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status (pdrv);
 8005bb2:	79fb      	ldrb	r3, [r7, #7]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7fc f923 	bl	8001e00 <SD_disk_status>
 8005bba:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3708      	adds	r7, #8
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60b9      	str	r1, [r7, #8]
 8005bcc:	607a      	str	r2, [r7, #4]
 8005bce:	603b      	str	r3, [r7, #0]
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read (pdrv, buff,sector,count);
 8005bd4:	7bf8      	ldrb	r0, [r7, #15]
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	68b9      	ldr	r1, [r7, #8]
 8005bdc:	f7fc f926 	bl	8001e2c <SD_disk_read>
 8005be0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005bea:	b580      	push	{r7, lr}
 8005bec:	b084      	sub	sp, #16
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
 8005bf4:	603b      	str	r3, [r7, #0]
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 8005bfa:	7bf8      	ldrb	r0, [r7, #15]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	68b9      	ldr	r1, [r7, #8]
 8005c02:	f7fc f97d 	bl	8001f00 <SD_disk_write>
 8005c06:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3710      	adds	r7, #16
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b082      	sub	sp, #8
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	4603      	mov	r3, r0
 8005c18:	603a      	str	r2, [r7, #0]
 8005c1a:	71fb      	strb	r3, [r7, #7]
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd , buff);
 8005c20:	79b9      	ldrb	r1, [r7, #6]
 8005c22:	79fb      	ldrb	r3, [r7, #7]
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	4618      	mov	r0, r3
 8005c28:	f7fc f9ee 	bl	8002008 <SD_disk_ioctl>
 8005c2c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3708      	adds	r7, #8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
	...

08005c38 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	4603      	mov	r3, r0
 8005c40:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005c42:	79fb      	ldrb	r3, [r7, #7]
 8005c44:	4a08      	ldr	r2, [pc, #32]	@ (8005c68 <disk_status+0x30>)
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	4413      	add	r3, r2
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	79fa      	ldrb	r2, [r7, #7]
 8005c50:	4905      	ldr	r1, [pc, #20]	@ (8005c68 <disk_status+0x30>)
 8005c52:	440a      	add	r2, r1
 8005c54:	7a12      	ldrb	r2, [r2, #8]
 8005c56:	4610      	mov	r0, r2
 8005c58:	4798      	blx	r3
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3710      	adds	r7, #16
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	20002b70 	.word	0x20002b70

08005c6c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	4603      	mov	r3, r0
 8005c74:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005c76:	2300      	movs	r3, #0
 8005c78:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8005cb4 <disk_initialize+0x48>)
 8005c7e:	5cd3      	ldrb	r3, [r2, r3]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d111      	bne.n	8005ca8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005c84:	79fb      	ldrb	r3, [r7, #7]
 8005c86:	4a0b      	ldr	r2, [pc, #44]	@ (8005cb4 <disk_initialize+0x48>)
 8005c88:	2101      	movs	r1, #1
 8005c8a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005c8c:	79fb      	ldrb	r3, [r7, #7]
 8005c8e:	4a09      	ldr	r2, [pc, #36]	@ (8005cb4 <disk_initialize+0x48>)
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4413      	add	r3, r2
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	79fa      	ldrb	r2, [r7, #7]
 8005c9a:	4906      	ldr	r1, [pc, #24]	@ (8005cb4 <disk_initialize+0x48>)
 8005c9c:	440a      	add	r2, r1
 8005c9e:	7a12      	ldrb	r2, [r2, #8]
 8005ca0:	4610      	mov	r0, r2
 8005ca2:	4798      	blx	r3
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	20002b70 	.word	0x20002b70

08005cb8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005cb8:	b590      	push	{r4, r7, lr}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60b9      	str	r1, [r7, #8]
 8005cc0:	607a      	str	r2, [r7, #4]
 8005cc2:	603b      	str	r3, [r7, #0]
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005cc8:	7bfb      	ldrb	r3, [r7, #15]
 8005cca:	4a0a      	ldr	r2, [pc, #40]	@ (8005cf4 <disk_read+0x3c>)
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	4413      	add	r3, r2
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	689c      	ldr	r4, [r3, #8]
 8005cd4:	7bfb      	ldrb	r3, [r7, #15]
 8005cd6:	4a07      	ldr	r2, [pc, #28]	@ (8005cf4 <disk_read+0x3c>)
 8005cd8:	4413      	add	r3, r2
 8005cda:	7a18      	ldrb	r0, [r3, #8]
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	68b9      	ldr	r1, [r7, #8]
 8005ce2:	47a0      	blx	r4
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	75fb      	strb	r3, [r7, #23]
  return res;
 8005ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	371c      	adds	r7, #28
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd90      	pop	{r4, r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	20002b70 	.word	0x20002b70

08005cf8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005cf8:	b590      	push	{r4, r7, lr}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60b9      	str	r1, [r7, #8]
 8005d00:	607a      	str	r2, [r7, #4]
 8005d02:	603b      	str	r3, [r7, #0]
 8005d04:	4603      	mov	r3, r0
 8005d06:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005d08:	7bfb      	ldrb	r3, [r7, #15]
 8005d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8005d34 <disk_write+0x3c>)
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	4413      	add	r3, r2
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	68dc      	ldr	r4, [r3, #12]
 8005d14:	7bfb      	ldrb	r3, [r7, #15]
 8005d16:	4a07      	ldr	r2, [pc, #28]	@ (8005d34 <disk_write+0x3c>)
 8005d18:	4413      	add	r3, r2
 8005d1a:	7a18      	ldrb	r0, [r3, #8]
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	68b9      	ldr	r1, [r7, #8]
 8005d22:	47a0      	blx	r4
 8005d24:	4603      	mov	r3, r0
 8005d26:	75fb      	strb	r3, [r7, #23]
  return res;
 8005d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	371c      	adds	r7, #28
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd90      	pop	{r4, r7, pc}
 8005d32:	bf00      	nop
 8005d34:	20002b70 	.word	0x20002b70

08005d38 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	4603      	mov	r3, r0
 8005d40:	603a      	str	r2, [r7, #0]
 8005d42:	71fb      	strb	r3, [r7, #7]
 8005d44:	460b      	mov	r3, r1
 8005d46:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005d48:	79fb      	ldrb	r3, [r7, #7]
 8005d4a:	4a09      	ldr	r2, [pc, #36]	@ (8005d70 <disk_ioctl+0x38>)
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4413      	add	r3, r2
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	79fa      	ldrb	r2, [r7, #7]
 8005d56:	4906      	ldr	r1, [pc, #24]	@ (8005d70 <disk_ioctl+0x38>)
 8005d58:	440a      	add	r2, r1
 8005d5a:	7a10      	ldrb	r0, [r2, #8]
 8005d5c:	79b9      	ldrb	r1, [r7, #6]
 8005d5e:	683a      	ldr	r2, [r7, #0]
 8005d60:	4798      	blx	r3
 8005d62:	4603      	mov	r3, r0
 8005d64:	73fb      	strb	r3, [r7, #15]
  return res;
 8005d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	20002b70 	.word	0x20002b70

08005d74 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	3301      	adds	r3, #1
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005d84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005d88:	021b      	lsls	r3, r3, #8
 8005d8a:	b21a      	sxth	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	b21b      	sxth	r3, r3
 8005d92:	4313      	orrs	r3, r2
 8005d94:	b21b      	sxth	r3, r3
 8005d96:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005d98:	89fb      	ldrh	r3, [r7, #14]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3714      	adds	r7, #20
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr

08005da6 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005da6:	b480      	push	{r7}
 8005da8:	b085      	sub	sp, #20
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	3303      	adds	r3, #3
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	021b      	lsls	r3, r3, #8
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	3202      	adds	r2, #2
 8005dbe:	7812      	ldrb	r2, [r2, #0]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	021b      	lsls	r3, r3, #8
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	3201      	adds	r2, #1
 8005dcc:	7812      	ldrb	r2, [r2, #0]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	021b      	lsls	r3, r3, #8
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	7812      	ldrb	r2, [r2, #0]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	60fb      	str	r3, [r7, #12]
	return rv;
 8005dde:	68fb      	ldr	r3, [r7, #12]
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	460b      	mov	r3, r1
 8005df6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	1c5a      	adds	r2, r3, #1
 8005dfc:	607a      	str	r2, [r7, #4]
 8005dfe:	887a      	ldrh	r2, [r7, #2]
 8005e00:	b2d2      	uxtb	r2, r2
 8005e02:	701a      	strb	r2, [r3, #0]
 8005e04:	887b      	ldrh	r3, [r7, #2]
 8005e06:	0a1b      	lsrs	r3, r3, #8
 8005e08:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	1c5a      	adds	r2, r3, #1
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	887a      	ldrh	r2, [r7, #2]
 8005e12:	b2d2      	uxtb	r2, r2
 8005e14:	701a      	strb	r2, [r3, #0]
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr

08005e22 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005e22:	b480      	push	{r7}
 8005e24:	b083      	sub	sp, #12
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
 8005e2a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	1c5a      	adds	r2, r3, #1
 8005e30:	607a      	str	r2, [r7, #4]
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	b2d2      	uxtb	r2, r2
 8005e36:	701a      	strb	r2, [r3, #0]
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	0a1b      	lsrs	r3, r3, #8
 8005e3c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	1c5a      	adds	r2, r3, #1
 8005e42:	607a      	str	r2, [r7, #4]
 8005e44:	683a      	ldr	r2, [r7, #0]
 8005e46:	b2d2      	uxtb	r2, r2
 8005e48:	701a      	strb	r2, [r3, #0]
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	0a1b      	lsrs	r3, r3, #8
 8005e4e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	1c5a      	adds	r2, r3, #1
 8005e54:	607a      	str	r2, [r7, #4]
 8005e56:	683a      	ldr	r2, [r7, #0]
 8005e58:	b2d2      	uxtb	r2, r2
 8005e5a:	701a      	strb	r2, [r3, #0]
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	0a1b      	lsrs	r3, r3, #8
 8005e60:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	1c5a      	adds	r2, r3, #1
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	b2d2      	uxtb	r2, r2
 8005e6c:	701a      	strb	r2, [r3, #0]
}
 8005e6e:	bf00      	nop
 8005e70:	370c      	adds	r7, #12
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr

08005e7a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005e7a:	b480      	push	{r7}
 8005e7c:	b087      	sub	sp, #28
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	60f8      	str	r0, [r7, #12]
 8005e82:	60b9      	str	r1, [r7, #8]
 8005e84:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00d      	beq.n	8005eb0 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005e94:	693a      	ldr	r2, [r7, #16]
 8005e96:	1c53      	adds	r3, r2, #1
 8005e98:	613b      	str	r3, [r7, #16]
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	1c59      	adds	r1, r3, #1
 8005e9e:	6179      	str	r1, [r7, #20]
 8005ea0:	7812      	ldrb	r2, [r2, #0]
 8005ea2:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	607b      	str	r3, [r7, #4]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1f1      	bne.n	8005e94 <mem_cpy+0x1a>
	}
}
 8005eb0:	bf00      	nop
 8005eb2:	371c      	adds	r7, #28
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005ebc:	b480      	push	{r7}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	1c5a      	adds	r2, r3, #1
 8005ed0:	617a      	str	r2, [r7, #20]
 8005ed2:	68ba      	ldr	r2, [r7, #8]
 8005ed4:	b2d2      	uxtb	r2, r2
 8005ed6:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3b01      	subs	r3, #1
 8005edc:	607b      	str	r3, [r7, #4]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1f3      	bne.n	8005ecc <mem_set+0x10>
}
 8005ee4:	bf00      	nop
 8005ee6:	bf00      	nop
 8005ee8:	371c      	adds	r7, #28
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr

08005ef2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005ef2:	b480      	push	{r7}
 8005ef4:	b089      	sub	sp, #36	@ 0x24
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	60f8      	str	r0, [r7, #12]
 8005efa:	60b9      	str	r1, [r7, #8]
 8005efc:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	61fb      	str	r3, [r7, #28]
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005f06:	2300      	movs	r3, #0
 8005f08:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	1c5a      	adds	r2, r3, #1
 8005f0e:	61fa      	str	r2, [r7, #28]
 8005f10:	781b      	ldrb	r3, [r3, #0]
 8005f12:	4619      	mov	r1, r3
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	1c5a      	adds	r2, r3, #1
 8005f18:	61ba      	str	r2, [r7, #24]
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	1acb      	subs	r3, r1, r3
 8005f1e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3b01      	subs	r3, #1
 8005f24:	607b      	str	r3, [r7, #4]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d002      	beq.n	8005f32 <mem_cmp+0x40>
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d0eb      	beq.n	8005f0a <mem_cmp+0x18>

	return r;
 8005f32:	697b      	ldr	r3, [r7, #20]
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3724      	adds	r7, #36	@ 0x24
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005f4a:	e002      	b.n	8005f52 <chk_chr+0x12>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	607b      	str	r3, [r7, #4]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d005      	beq.n	8005f66 <chk_chr+0x26>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	461a      	mov	r2, r3
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d1f2      	bne.n	8005f4c <chk_chr+0xc>
	return *str;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	781b      	ldrb	r3, [r3, #0]
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
	...

08005f78 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005f82:	2300      	movs	r3, #0
 8005f84:	60bb      	str	r3, [r7, #8]
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	60fb      	str	r3, [r7, #12]
 8005f8a:	e029      	b.n	8005fe0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005f8c:	4a27      	ldr	r2, [pc, #156]	@ (800602c <chk_lock+0xb4>)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	011b      	lsls	r3, r3, #4
 8005f92:	4413      	add	r3, r2
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d01d      	beq.n	8005fd6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005f9a:	4a24      	ldr	r2, [pc, #144]	@ (800602c <chk_lock+0xb4>)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	011b      	lsls	r3, r3, #4
 8005fa0:	4413      	add	r3, r2
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d116      	bne.n	8005fda <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005fac:	4a1f      	ldr	r2, [pc, #124]	@ (800602c <chk_lock+0xb4>)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	4413      	add	r3, r2
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d10c      	bne.n	8005fda <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005fc0:	4a1a      	ldr	r2, [pc, #104]	@ (800602c <chk_lock+0xb4>)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	011b      	lsls	r3, r3, #4
 8005fc6:	4413      	add	r3, r2
 8005fc8:	3308      	adds	r3, #8
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d102      	bne.n	8005fda <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005fd4:	e007      	b.n	8005fe6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	3301      	adds	r3, #1
 8005fde:	60fb      	str	r3, [r7, #12]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d9d2      	bls.n	8005f8c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d109      	bne.n	8006000 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d102      	bne.n	8005ff8 <chk_lock+0x80>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	d101      	bne.n	8005ffc <chk_lock+0x84>
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	e010      	b.n	800601e <chk_lock+0xa6>
 8005ffc:	2312      	movs	r3, #18
 8005ffe:	e00e      	b.n	800601e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d108      	bne.n	8006018 <chk_lock+0xa0>
 8006006:	4a09      	ldr	r2, [pc, #36]	@ (800602c <chk_lock+0xb4>)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	011b      	lsls	r3, r3, #4
 800600c:	4413      	add	r3, r2
 800600e:	330c      	adds	r3, #12
 8006010:	881b      	ldrh	r3, [r3, #0]
 8006012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006016:	d101      	bne.n	800601c <chk_lock+0xa4>
 8006018:	2310      	movs	r3, #16
 800601a:	e000      	b.n	800601e <chk_lock+0xa6>
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3714      	adds	r7, #20
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	20002b50 	.word	0x20002b50

08006030 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006036:	2300      	movs	r3, #0
 8006038:	607b      	str	r3, [r7, #4]
 800603a:	e002      	b.n	8006042 <enq_lock+0x12>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	3301      	adds	r3, #1
 8006040:	607b      	str	r3, [r7, #4]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2b01      	cmp	r3, #1
 8006046:	d806      	bhi.n	8006056 <enq_lock+0x26>
 8006048:	4a09      	ldr	r2, [pc, #36]	@ (8006070 <enq_lock+0x40>)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	011b      	lsls	r3, r3, #4
 800604e:	4413      	add	r3, r2
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1f2      	bne.n	800603c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2b02      	cmp	r3, #2
 800605a:	bf14      	ite	ne
 800605c:	2301      	movne	r3, #1
 800605e:	2300      	moveq	r3, #0
 8006060:	b2db      	uxtb	r3, r3
}
 8006062:	4618      	mov	r0, r3
 8006064:	370c      	adds	r7, #12
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	20002b50 	.word	0x20002b50

08006074 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006074:	b480      	push	{r7}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800607e:	2300      	movs	r3, #0
 8006080:	60fb      	str	r3, [r7, #12]
 8006082:	e01f      	b.n	80060c4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006084:	4a41      	ldr	r2, [pc, #260]	@ (800618c <inc_lock+0x118>)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	011b      	lsls	r3, r3, #4
 800608a:	4413      	add	r3, r2
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	429a      	cmp	r2, r3
 8006094:	d113      	bne.n	80060be <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006096:	4a3d      	ldr	r2, [pc, #244]	@ (800618c <inc_lock+0x118>)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	011b      	lsls	r3, r3, #4
 800609c:	4413      	add	r3, r2
 800609e:	3304      	adds	r3, #4
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d109      	bne.n	80060be <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80060aa:	4a38      	ldr	r2, [pc, #224]	@ (800618c <inc_lock+0x118>)
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	4413      	add	r3, r2
 80060b2:	3308      	adds	r3, #8
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d006      	beq.n	80060cc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	3301      	adds	r3, #1
 80060c2:	60fb      	str	r3, [r7, #12]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d9dc      	bls.n	8006084 <inc_lock+0x10>
 80060ca:	e000      	b.n	80060ce <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80060cc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d132      	bne.n	800613a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80060d4:	2300      	movs	r3, #0
 80060d6:	60fb      	str	r3, [r7, #12]
 80060d8:	e002      	b.n	80060e0 <inc_lock+0x6c>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	3301      	adds	r3, #1
 80060de:	60fb      	str	r3, [r7, #12]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d806      	bhi.n	80060f4 <inc_lock+0x80>
 80060e6:	4a29      	ldr	r2, [pc, #164]	@ (800618c <inc_lock+0x118>)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	011b      	lsls	r3, r3, #4
 80060ec:	4413      	add	r3, r2
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d1f2      	bne.n	80060da <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d101      	bne.n	80060fe <inc_lock+0x8a>
 80060fa:	2300      	movs	r3, #0
 80060fc:	e040      	b.n	8006180 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	4922      	ldr	r1, [pc, #136]	@ (800618c <inc_lock+0x118>)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	011b      	lsls	r3, r3, #4
 8006108:	440b      	add	r3, r1
 800610a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689a      	ldr	r2, [r3, #8]
 8006110:	491e      	ldr	r1, [pc, #120]	@ (800618c <inc_lock+0x118>)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	011b      	lsls	r3, r3, #4
 8006116:	440b      	add	r3, r1
 8006118:	3304      	adds	r3, #4
 800611a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	695a      	ldr	r2, [r3, #20]
 8006120:	491a      	ldr	r1, [pc, #104]	@ (800618c <inc_lock+0x118>)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	011b      	lsls	r3, r3, #4
 8006126:	440b      	add	r3, r1
 8006128:	3308      	adds	r3, #8
 800612a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800612c:	4a17      	ldr	r2, [pc, #92]	@ (800618c <inc_lock+0x118>)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	011b      	lsls	r3, r3, #4
 8006132:	4413      	add	r3, r2
 8006134:	330c      	adds	r3, #12
 8006136:	2200      	movs	r2, #0
 8006138:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d009      	beq.n	8006154 <inc_lock+0xe0>
 8006140:	4a12      	ldr	r2, [pc, #72]	@ (800618c <inc_lock+0x118>)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	011b      	lsls	r3, r3, #4
 8006146:	4413      	add	r3, r2
 8006148:	330c      	adds	r3, #12
 800614a:	881b      	ldrh	r3, [r3, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d001      	beq.n	8006154 <inc_lock+0xe0>
 8006150:	2300      	movs	r3, #0
 8006152:	e015      	b.n	8006180 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d108      	bne.n	800616c <inc_lock+0xf8>
 800615a:	4a0c      	ldr	r2, [pc, #48]	@ (800618c <inc_lock+0x118>)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	011b      	lsls	r3, r3, #4
 8006160:	4413      	add	r3, r2
 8006162:	330c      	adds	r3, #12
 8006164:	881b      	ldrh	r3, [r3, #0]
 8006166:	3301      	adds	r3, #1
 8006168:	b29a      	uxth	r2, r3
 800616a:	e001      	b.n	8006170 <inc_lock+0xfc>
 800616c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006170:	4906      	ldr	r1, [pc, #24]	@ (800618c <inc_lock+0x118>)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	011b      	lsls	r3, r3, #4
 8006176:	440b      	add	r3, r1
 8006178:	330c      	adds	r3, #12
 800617a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	3301      	adds	r3, #1
}
 8006180:	4618      	mov	r0, r3
 8006182:	3714      	adds	r7, #20
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr
 800618c:	20002b50 	.word	0x20002b50

08006190 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	3b01      	subs	r3, #1
 800619c:	607b      	str	r3, [r7, #4]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d825      	bhi.n	80061f0 <dec_lock+0x60>
		n = Files[i].ctr;
 80061a4:	4a17      	ldr	r2, [pc, #92]	@ (8006204 <dec_lock+0x74>)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	011b      	lsls	r3, r3, #4
 80061aa:	4413      	add	r3, r2
 80061ac:	330c      	adds	r3, #12
 80061ae:	881b      	ldrh	r3, [r3, #0]
 80061b0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80061b2:	89fb      	ldrh	r3, [r7, #14]
 80061b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061b8:	d101      	bne.n	80061be <dec_lock+0x2e>
 80061ba:	2300      	movs	r3, #0
 80061bc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80061be:	89fb      	ldrh	r3, [r7, #14]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d002      	beq.n	80061ca <dec_lock+0x3a>
 80061c4:	89fb      	ldrh	r3, [r7, #14]
 80061c6:	3b01      	subs	r3, #1
 80061c8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80061ca:	4a0e      	ldr	r2, [pc, #56]	@ (8006204 <dec_lock+0x74>)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	011b      	lsls	r3, r3, #4
 80061d0:	4413      	add	r3, r2
 80061d2:	330c      	adds	r3, #12
 80061d4:	89fa      	ldrh	r2, [r7, #14]
 80061d6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80061d8:	89fb      	ldrh	r3, [r7, #14]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d105      	bne.n	80061ea <dec_lock+0x5a>
 80061de:	4a09      	ldr	r2, [pc, #36]	@ (8006204 <dec_lock+0x74>)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	011b      	lsls	r3, r3, #4
 80061e4:	4413      	add	r3, r2
 80061e6:	2200      	movs	r2, #0
 80061e8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80061ea:	2300      	movs	r3, #0
 80061ec:	737b      	strb	r3, [r7, #13]
 80061ee:	e001      	b.n	80061f4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80061f0:	2302      	movs	r3, #2
 80061f2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80061f4:	7b7b      	ldrb	r3, [r7, #13]
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3714      	adds	r7, #20
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	20002b50 	.word	0x20002b50

08006208 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006208:	b480      	push	{r7}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006210:	2300      	movs	r3, #0
 8006212:	60fb      	str	r3, [r7, #12]
 8006214:	e010      	b.n	8006238 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006216:	4a0d      	ldr	r2, [pc, #52]	@ (800624c <clear_lock+0x44>)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	011b      	lsls	r3, r3, #4
 800621c:	4413      	add	r3, r2
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	429a      	cmp	r2, r3
 8006224:	d105      	bne.n	8006232 <clear_lock+0x2a>
 8006226:	4a09      	ldr	r2, [pc, #36]	@ (800624c <clear_lock+0x44>)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	011b      	lsls	r3, r3, #4
 800622c:	4413      	add	r3, r2
 800622e:	2200      	movs	r2, #0
 8006230:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	3301      	adds	r3, #1
 8006236:	60fb      	str	r3, [r7, #12]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b01      	cmp	r3, #1
 800623c:	d9eb      	bls.n	8006216 <clear_lock+0xe>
	}
}
 800623e:	bf00      	nop
 8006240:	bf00      	nop
 8006242:	3714      	adds	r7, #20
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr
 800624c:	20002b50 	.word	0x20002b50

08006250 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b086      	sub	sp, #24
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006258:	2300      	movs	r3, #0
 800625a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	78db      	ldrb	r3, [r3, #3]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d034      	beq.n	80062ce <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006268:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	7858      	ldrb	r0, [r3, #1]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006274:	2301      	movs	r3, #1
 8006276:	697a      	ldr	r2, [r7, #20]
 8006278:	f7ff fd3e 	bl	8005cf8 <disk_write>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d002      	beq.n	8006288 <sync_window+0x38>
			res = FR_DISK_ERR;
 8006282:	2301      	movs	r3, #1
 8006284:	73fb      	strb	r3, [r7, #15]
 8006286:	e022      	b.n	80062ce <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006292:	697a      	ldr	r2, [r7, #20]
 8006294:	1ad2      	subs	r2, r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	429a      	cmp	r2, r3
 800629c:	d217      	bcs.n	80062ce <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	789b      	ldrb	r3, [r3, #2]
 80062a2:	613b      	str	r3, [r7, #16]
 80062a4:	e010      	b.n	80062c8 <sync_window+0x78>
					wsect += fs->fsize;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	4413      	add	r3, r2
 80062ae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	7858      	ldrb	r0, [r3, #1]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80062ba:	2301      	movs	r3, #1
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	f7ff fd1b 	bl	8005cf8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	3b01      	subs	r3, #1
 80062c6:	613b      	str	r3, [r7, #16]
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d8eb      	bhi.n	80062a6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80062ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3718      	adds	r7, #24
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80062e2:	2300      	movs	r3, #0
 80062e4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ea:	683a      	ldr	r2, [r7, #0]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d01b      	beq.n	8006328 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f7ff ffad 	bl	8006250 <sync_window>
 80062f6:	4603      	mov	r3, r0
 80062f8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80062fa:	7bfb      	ldrb	r3, [r7, #15]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d113      	bne.n	8006328 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	7858      	ldrb	r0, [r3, #1]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800630a:	2301      	movs	r3, #1
 800630c:	683a      	ldr	r2, [r7, #0]
 800630e:	f7ff fcd3 	bl	8005cb8 <disk_read>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d004      	beq.n	8006322 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006318:	f04f 33ff 	mov.w	r3, #4294967295
 800631c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800631e:	2301      	movs	r3, #1
 8006320:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	683a      	ldr	r2, [r7, #0]
 8006326:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8006328:	7bfb      	ldrb	r3, [r7, #15]
}
 800632a:	4618      	mov	r0, r3
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
	...

08006334 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7ff ff87 	bl	8006250 <sync_window>
 8006342:	4603      	mov	r3, r0
 8006344:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006346:	7bfb      	ldrb	r3, [r7, #15]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d159      	bne.n	8006400 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	2b03      	cmp	r3, #3
 8006352:	d149      	bne.n	80063e8 <sync_fs+0xb4>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	791b      	ldrb	r3, [r3, #4]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d145      	bne.n	80063e8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	899b      	ldrh	r3, [r3, #12]
 8006366:	461a      	mov	r2, r3
 8006368:	2100      	movs	r1, #0
 800636a:	f7ff fda7 	bl	8005ebc <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3334      	adds	r3, #52	@ 0x34
 8006372:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006376:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800637a:	4618      	mov	r0, r3
 800637c:	f7ff fd36 	bl	8005dec <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	3334      	adds	r3, #52	@ 0x34
 8006384:	4921      	ldr	r1, [pc, #132]	@ (800640c <sync_fs+0xd8>)
 8006386:	4618      	mov	r0, r3
 8006388:	f7ff fd4b 	bl	8005e22 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	3334      	adds	r3, #52	@ 0x34
 8006390:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8006394:	491e      	ldr	r1, [pc, #120]	@ (8006410 <sync_fs+0xdc>)
 8006396:	4618      	mov	r0, r3
 8006398:	f7ff fd43 	bl	8005e22 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	3334      	adds	r3, #52	@ 0x34
 80063a0:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	695b      	ldr	r3, [r3, #20]
 80063a8:	4619      	mov	r1, r3
 80063aa:	4610      	mov	r0, r2
 80063ac:	f7ff fd39 	bl	8005e22 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	3334      	adds	r3, #52	@ 0x34
 80063b4:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	4619      	mov	r1, r3
 80063be:	4610      	mov	r0, r2
 80063c0:	f7ff fd2f 	bl	8005e22 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a1b      	ldr	r3, [r3, #32]
 80063c8:	1c5a      	adds	r2, r3, #1
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	7858      	ldrb	r0, [r3, #1]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063dc:	2301      	movs	r3, #1
 80063de:	f7ff fc8b 	bl	8005cf8 <disk_write>
			fs->fsi_flag = 0;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	785b      	ldrb	r3, [r3, #1]
 80063ec:	2200      	movs	r2, #0
 80063ee:	2100      	movs	r1, #0
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7ff fca1 	bl	8005d38 <disk_ioctl>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d001      	beq.n	8006400 <sync_fs+0xcc>
 80063fc:	2301      	movs	r3, #1
 80063fe:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006400:	7bfb      	ldrb	r3, [r7, #15]
}
 8006402:	4618      	mov	r0, r3
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	41615252 	.word	0x41615252
 8006410:	61417272 	.word	0x61417272

08006414 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	3b02      	subs	r3, #2
 8006422:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	699b      	ldr	r3, [r3, #24]
 8006428:	3b02      	subs	r3, #2
 800642a:	683a      	ldr	r2, [r7, #0]
 800642c:	429a      	cmp	r2, r3
 800642e:	d301      	bcc.n	8006434 <clust2sect+0x20>
 8006430:	2300      	movs	r3, #0
 8006432:	e008      	b.n	8006446 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	895b      	ldrh	r3, [r3, #10]
 8006438:	461a      	mov	r2, r3
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	fb03 f202 	mul.w	r2, r3, r2
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006444:	4413      	add	r3, r2
}
 8006446:	4618      	mov	r0, r3
 8006448:	370c      	adds	r7, #12
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr

08006452 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b086      	sub	sp, #24
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
 800645a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b01      	cmp	r3, #1
 8006466:	d904      	bls.n	8006472 <get_fat+0x20>
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	699b      	ldr	r3, [r3, #24]
 800646c:	683a      	ldr	r2, [r7, #0]
 800646e:	429a      	cmp	r2, r3
 8006470:	d302      	bcc.n	8006478 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006472:	2301      	movs	r3, #1
 8006474:	617b      	str	r3, [r7, #20]
 8006476:	e0ba      	b.n	80065ee <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006478:	f04f 33ff 	mov.w	r3, #4294967295
 800647c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	2b03      	cmp	r3, #3
 8006484:	f000 8082 	beq.w	800658c <get_fat+0x13a>
 8006488:	2b03      	cmp	r3, #3
 800648a:	f300 80a6 	bgt.w	80065da <get_fat+0x188>
 800648e:	2b01      	cmp	r3, #1
 8006490:	d002      	beq.n	8006498 <get_fat+0x46>
 8006492:	2b02      	cmp	r3, #2
 8006494:	d055      	beq.n	8006542 <get_fat+0xf0>
 8006496:	e0a0      	b.n	80065da <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	60fb      	str	r3, [r7, #12]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	085b      	lsrs	r3, r3, #1
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	4413      	add	r3, r2
 80064a4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	899b      	ldrh	r3, [r3, #12]
 80064ae:	4619      	mov	r1, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80064b6:	4413      	add	r3, r2
 80064b8:	4619      	mov	r1, r3
 80064ba:	6938      	ldr	r0, [r7, #16]
 80064bc:	f7ff ff0c 	bl	80062d8 <move_window>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f040 808c 	bne.w	80065e0 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	1c5a      	adds	r2, r3, #1
 80064cc:	60fa      	str	r2, [r7, #12]
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	8992      	ldrh	r2, [r2, #12]
 80064d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80064d6:	fb01 f202 	mul.w	r2, r1, r2
 80064da:	1a9b      	subs	r3, r3, r2
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	4413      	add	r3, r2
 80064e0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80064e4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	899b      	ldrh	r3, [r3, #12]
 80064ee:	4619      	mov	r1, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80064f6:	4413      	add	r3, r2
 80064f8:	4619      	mov	r1, r3
 80064fa:	6938      	ldr	r0, [r7, #16]
 80064fc:	f7ff feec 	bl	80062d8 <move_window>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d16e      	bne.n	80065e4 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	899b      	ldrh	r3, [r3, #12]
 800650a:	461a      	mov	r2, r3
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	fbb3 f1f2 	udiv	r1, r3, r2
 8006512:	fb01 f202 	mul.w	r2, r1, r2
 8006516:	1a9b      	subs	r3, r3, r2
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	4413      	add	r3, r2
 800651c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006520:	021b      	lsls	r3, r3, #8
 8006522:	68ba      	ldr	r2, [r7, #8]
 8006524:	4313      	orrs	r3, r2
 8006526:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	2b00      	cmp	r3, #0
 8006530:	d002      	beq.n	8006538 <get_fat+0xe6>
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	091b      	lsrs	r3, r3, #4
 8006536:	e002      	b.n	800653e <get_fat+0xec>
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800653e:	617b      	str	r3, [r7, #20]
			break;
 8006540:	e055      	b.n	80065ee <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	899b      	ldrh	r3, [r3, #12]
 800654a:	085b      	lsrs	r3, r3, #1
 800654c:	b29b      	uxth	r3, r3
 800654e:	4619      	mov	r1, r3
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	fbb3 f3f1 	udiv	r3, r3, r1
 8006556:	4413      	add	r3, r2
 8006558:	4619      	mov	r1, r3
 800655a:	6938      	ldr	r0, [r7, #16]
 800655c:	f7ff febc 	bl	80062d8 <move_window>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d140      	bne.n	80065e8 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	005b      	lsls	r3, r3, #1
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	8992      	ldrh	r2, [r2, #12]
 8006574:	fbb3 f0f2 	udiv	r0, r3, r2
 8006578:	fb00 f202 	mul.w	r2, r0, r2
 800657c:	1a9b      	subs	r3, r3, r2
 800657e:	440b      	add	r3, r1
 8006580:	4618      	mov	r0, r3
 8006582:	f7ff fbf7 	bl	8005d74 <ld_word>
 8006586:	4603      	mov	r3, r0
 8006588:	617b      	str	r3, [r7, #20]
			break;
 800658a:	e030      	b.n	80065ee <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	899b      	ldrh	r3, [r3, #12]
 8006594:	089b      	lsrs	r3, r3, #2
 8006596:	b29b      	uxth	r3, r3
 8006598:	4619      	mov	r1, r3
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	fbb3 f3f1 	udiv	r3, r3, r1
 80065a0:	4413      	add	r3, r2
 80065a2:	4619      	mov	r1, r3
 80065a4:	6938      	ldr	r0, [r7, #16]
 80065a6:	f7ff fe97 	bl	80062d8 <move_window>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d11d      	bne.n	80065ec <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	693a      	ldr	r2, [r7, #16]
 80065bc:	8992      	ldrh	r2, [r2, #12]
 80065be:	fbb3 f0f2 	udiv	r0, r3, r2
 80065c2:	fb00 f202 	mul.w	r2, r0, r2
 80065c6:	1a9b      	subs	r3, r3, r2
 80065c8:	440b      	add	r3, r1
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7ff fbeb 	bl	8005da6 <ld_dword>
 80065d0:	4603      	mov	r3, r0
 80065d2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80065d6:	617b      	str	r3, [r7, #20]
			break;
 80065d8:	e009      	b.n	80065ee <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80065da:	2301      	movs	r3, #1
 80065dc:	617b      	str	r3, [r7, #20]
 80065de:	e006      	b.n	80065ee <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80065e0:	bf00      	nop
 80065e2:	e004      	b.n	80065ee <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80065e4:	bf00      	nop
 80065e6:	e002      	b.n	80065ee <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80065e8:	bf00      	nop
 80065ea:	e000      	b.n	80065ee <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80065ec:	bf00      	nop
		}
	}

	return val;
 80065ee:	697b      	ldr	r3, [r7, #20]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3718      	adds	r7, #24
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80065f8:	b590      	push	{r4, r7, lr}
 80065fa:	b089      	sub	sp, #36	@ 0x24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006604:	2302      	movs	r3, #2
 8006606:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	2b01      	cmp	r3, #1
 800660c:	f240 8109 	bls.w	8006822 <put_fat+0x22a>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	699b      	ldr	r3, [r3, #24]
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	429a      	cmp	r2, r3
 8006618:	f080 8103 	bcs.w	8006822 <put_fat+0x22a>
		switch (fs->fs_type) {
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	2b03      	cmp	r3, #3
 8006622:	f000 80b6 	beq.w	8006792 <put_fat+0x19a>
 8006626:	2b03      	cmp	r3, #3
 8006628:	f300 80fb 	bgt.w	8006822 <put_fat+0x22a>
 800662c:	2b01      	cmp	r3, #1
 800662e:	d003      	beq.n	8006638 <put_fat+0x40>
 8006630:	2b02      	cmp	r3, #2
 8006632:	f000 8083 	beq.w	800673c <put_fat+0x144>
 8006636:	e0f4      	b.n	8006822 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	61bb      	str	r3, [r7, #24]
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	085b      	lsrs	r3, r3, #1
 8006640:	69ba      	ldr	r2, [r7, #24]
 8006642:	4413      	add	r3, r2
 8006644:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	899b      	ldrh	r3, [r3, #12]
 800664e:	4619      	mov	r1, r3
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	fbb3 f3f1 	udiv	r3, r3, r1
 8006656:	4413      	add	r3, r2
 8006658:	4619      	mov	r1, r3
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	f7ff fe3c 	bl	80062d8 <move_window>
 8006660:	4603      	mov	r3, r0
 8006662:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006664:	7ffb      	ldrb	r3, [r7, #31]
 8006666:	2b00      	cmp	r3, #0
 8006668:	f040 80d4 	bne.w	8006814 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	1c5a      	adds	r2, r3, #1
 8006676:	61ba      	str	r2, [r7, #24]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	8992      	ldrh	r2, [r2, #12]
 800667c:	fbb3 f0f2 	udiv	r0, r3, r2
 8006680:	fb00 f202 	mul.w	r2, r0, r2
 8006684:	1a9b      	subs	r3, r3, r2
 8006686:	440b      	add	r3, r1
 8006688:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00d      	beq.n	80066b0 <put_fat+0xb8>
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	781b      	ldrb	r3, [r3, #0]
 8006698:	b25b      	sxtb	r3, r3
 800669a:	f003 030f 	and.w	r3, r3, #15
 800669e:	b25a      	sxtb	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	b25b      	sxtb	r3, r3
 80066a4:	011b      	lsls	r3, r3, #4
 80066a6:	b25b      	sxtb	r3, r3
 80066a8:	4313      	orrs	r3, r2
 80066aa:	b25b      	sxtb	r3, r3
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	e001      	b.n	80066b4 <put_fat+0xbc>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2201      	movs	r2, #1
 80066bc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	899b      	ldrh	r3, [r3, #12]
 80066c6:	4619      	mov	r1, r3
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80066ce:	4413      	add	r3, r2
 80066d0:	4619      	mov	r1, r3
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f7ff fe00 	bl	80062d8 <move_window>
 80066d8:	4603      	mov	r3, r0
 80066da:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80066dc:	7ffb      	ldrb	r3, [r7, #31]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f040 809a 	bne.w	8006818 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	899b      	ldrh	r3, [r3, #12]
 80066ee:	461a      	mov	r2, r3
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80066f6:	fb00 f202 	mul.w	r2, r0, r2
 80066fa:	1a9b      	subs	r3, r3, r2
 80066fc:	440b      	add	r3, r1
 80066fe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	f003 0301 	and.w	r3, r3, #1
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <put_fat+0x11a>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	091b      	lsrs	r3, r3, #4
 800670e:	b2db      	uxtb	r3, r3
 8006710:	e00e      	b.n	8006730 <put_fat+0x138>
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	b25b      	sxtb	r3, r3
 8006718:	f023 030f 	bic.w	r3, r3, #15
 800671c:	b25a      	sxtb	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	0a1b      	lsrs	r3, r3, #8
 8006722:	b25b      	sxtb	r3, r3
 8006724:	f003 030f 	and.w	r3, r3, #15
 8006728:	b25b      	sxtb	r3, r3
 800672a:	4313      	orrs	r3, r2
 800672c:	b25b      	sxtb	r3, r3
 800672e:	b2db      	uxtb	r3, r3
 8006730:	697a      	ldr	r2, [r7, #20]
 8006732:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2201      	movs	r2, #1
 8006738:	70da      	strb	r2, [r3, #3]
			break;
 800673a:	e072      	b.n	8006822 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	899b      	ldrh	r3, [r3, #12]
 8006744:	085b      	lsrs	r3, r3, #1
 8006746:	b29b      	uxth	r3, r3
 8006748:	4619      	mov	r1, r3
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	fbb3 f3f1 	udiv	r3, r3, r1
 8006750:	4413      	add	r3, r2
 8006752:	4619      	mov	r1, r3
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f7ff fdbf 	bl	80062d8 <move_window>
 800675a:	4603      	mov	r3, r0
 800675c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800675e:	7ffb      	ldrb	r3, [r7, #31]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d15b      	bne.n	800681c <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	005b      	lsls	r3, r3, #1
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	8992      	ldrh	r2, [r2, #12]
 8006772:	fbb3 f0f2 	udiv	r0, r3, r2
 8006776:	fb00 f202 	mul.w	r2, r0, r2
 800677a:	1a9b      	subs	r3, r3, r2
 800677c:	440b      	add	r3, r1
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	b292      	uxth	r2, r2
 8006782:	4611      	mov	r1, r2
 8006784:	4618      	mov	r0, r3
 8006786:	f7ff fb31 	bl	8005dec <st_word>
			fs->wflag = 1;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2201      	movs	r2, #1
 800678e:	70da      	strb	r2, [r3, #3]
			break;
 8006790:	e047      	b.n	8006822 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	899b      	ldrh	r3, [r3, #12]
 800679a:	089b      	lsrs	r3, r3, #2
 800679c:	b29b      	uxth	r3, r3
 800679e:	4619      	mov	r1, r3
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80067a6:	4413      	add	r3, r2
 80067a8:	4619      	mov	r1, r3
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f7ff fd94 	bl	80062d8 <move_window>
 80067b0:	4603      	mov	r3, r0
 80067b2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80067b4:	7ffb      	ldrb	r3, [r7, #31]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d132      	bne.n	8006820 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	8992      	ldrh	r2, [r2, #12]
 80067ce:	fbb3 f0f2 	udiv	r0, r3, r2
 80067d2:	fb00 f202 	mul.w	r2, r0, r2
 80067d6:	1a9b      	subs	r3, r3, r2
 80067d8:	440b      	add	r3, r1
 80067da:	4618      	mov	r0, r3
 80067dc:	f7ff fae3 	bl	8005da6 <ld_dword>
 80067e0:	4603      	mov	r3, r0
 80067e2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80067e6:	4323      	orrs	r3, r4
 80067e8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	8992      	ldrh	r2, [r2, #12]
 80067f8:	fbb3 f0f2 	udiv	r0, r3, r2
 80067fc:	fb00 f202 	mul.w	r2, r0, r2
 8006800:	1a9b      	subs	r3, r3, r2
 8006802:	440b      	add	r3, r1
 8006804:	6879      	ldr	r1, [r7, #4]
 8006806:	4618      	mov	r0, r3
 8006808:	f7ff fb0b 	bl	8005e22 <st_dword>
			fs->wflag = 1;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2201      	movs	r2, #1
 8006810:	70da      	strb	r2, [r3, #3]
			break;
 8006812:	e006      	b.n	8006822 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006814:	bf00      	nop
 8006816:	e004      	b.n	8006822 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006818:	bf00      	nop
 800681a:	e002      	b.n	8006822 <put_fat+0x22a>
			if (res != FR_OK) break;
 800681c:	bf00      	nop
 800681e:	e000      	b.n	8006822 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006820:	bf00      	nop
		}
	}
	return res;
 8006822:	7ffb      	ldrb	r3, [r7, #31]
}
 8006824:	4618      	mov	r0, r3
 8006826:	3724      	adds	r7, #36	@ 0x24
 8006828:	46bd      	mov	sp, r7
 800682a:	bd90      	pop	{r4, r7, pc}

0800682c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b088      	sub	sp, #32
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006838:	2300      	movs	r3, #0
 800683a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	2b01      	cmp	r3, #1
 8006846:	d904      	bls.n	8006852 <remove_chain+0x26>
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	429a      	cmp	r2, r3
 8006850:	d301      	bcc.n	8006856 <remove_chain+0x2a>
 8006852:	2302      	movs	r3, #2
 8006854:	e04b      	b.n	80068ee <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d00c      	beq.n	8006876 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800685c:	f04f 32ff 	mov.w	r2, #4294967295
 8006860:	6879      	ldr	r1, [r7, #4]
 8006862:	69b8      	ldr	r0, [r7, #24]
 8006864:	f7ff fec8 	bl	80065f8 <put_fat>
 8006868:	4603      	mov	r3, r0
 800686a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800686c:	7ffb      	ldrb	r3, [r7, #31]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d001      	beq.n	8006876 <remove_chain+0x4a>
 8006872:	7ffb      	ldrb	r3, [r7, #31]
 8006874:	e03b      	b.n	80068ee <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006876:	68b9      	ldr	r1, [r7, #8]
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f7ff fdea 	bl	8006452 <get_fat>
 800687e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d031      	beq.n	80068ea <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	2b01      	cmp	r3, #1
 800688a:	d101      	bne.n	8006890 <remove_chain+0x64>
 800688c:	2302      	movs	r3, #2
 800688e:	e02e      	b.n	80068ee <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006896:	d101      	bne.n	800689c <remove_chain+0x70>
 8006898:	2301      	movs	r3, #1
 800689a:	e028      	b.n	80068ee <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800689c:	2200      	movs	r2, #0
 800689e:	68b9      	ldr	r1, [r7, #8]
 80068a0:	69b8      	ldr	r0, [r7, #24]
 80068a2:	f7ff fea9 	bl	80065f8 <put_fat>
 80068a6:	4603      	mov	r3, r0
 80068a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80068aa:	7ffb      	ldrb	r3, [r7, #31]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <remove_chain+0x88>
 80068b0:	7ffb      	ldrb	r3, [r7, #31]
 80068b2:	e01c      	b.n	80068ee <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	695a      	ldr	r2, [r3, #20]
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	699b      	ldr	r3, [r3, #24]
 80068bc:	3b02      	subs	r3, #2
 80068be:	429a      	cmp	r2, r3
 80068c0:	d20b      	bcs.n	80068da <remove_chain+0xae>
			fs->free_clst++;
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	1c5a      	adds	r2, r3, #1
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	791b      	ldrb	r3, [r3, #4]
 80068d0:	f043 0301 	orr.w	r3, r3, #1
 80068d4:	b2da      	uxtb	r2, r3
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	68ba      	ldr	r2, [r7, #8]
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d3c6      	bcc.n	8006876 <remove_chain+0x4a>
 80068e8:	e000      	b.n	80068ec <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80068ea:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3720      	adds	r7, #32
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b088      	sub	sp, #32
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
 80068fe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10d      	bne.n	8006928 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d004      	beq.n	8006922 <create_chain+0x2c>
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	699b      	ldr	r3, [r3, #24]
 800691c:	69ba      	ldr	r2, [r7, #24]
 800691e:	429a      	cmp	r2, r3
 8006920:	d31b      	bcc.n	800695a <create_chain+0x64>
 8006922:	2301      	movs	r3, #1
 8006924:	61bb      	str	r3, [r7, #24]
 8006926:	e018      	b.n	800695a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006928:	6839      	ldr	r1, [r7, #0]
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f7ff fd91 	bl	8006452 <get_fat>
 8006930:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d801      	bhi.n	800693c <create_chain+0x46>
 8006938:	2301      	movs	r3, #1
 800693a:	e070      	b.n	8006a1e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006942:	d101      	bne.n	8006948 <create_chain+0x52>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	e06a      	b.n	8006a1e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	429a      	cmp	r2, r3
 8006950:	d201      	bcs.n	8006956 <create_chain+0x60>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	e063      	b.n	8006a1e <create_chain+0x128>
		scl = clst;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	3301      	adds	r3, #1
 8006962:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	69fa      	ldr	r2, [r7, #28]
 800696a:	429a      	cmp	r2, r3
 800696c:	d307      	bcc.n	800697e <create_chain+0x88>
				ncl = 2;
 800696e:	2302      	movs	r3, #2
 8006970:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006972:	69fa      	ldr	r2, [r7, #28]
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	429a      	cmp	r2, r3
 8006978:	d901      	bls.n	800697e <create_chain+0x88>
 800697a:	2300      	movs	r3, #0
 800697c:	e04f      	b.n	8006a1e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800697e:	69f9      	ldr	r1, [r7, #28]
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f7ff fd66 	bl	8006452 <get_fat>
 8006986:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00e      	beq.n	80069ac <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2b01      	cmp	r3, #1
 8006992:	d003      	beq.n	800699c <create_chain+0xa6>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800699a:	d101      	bne.n	80069a0 <create_chain+0xaa>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	e03e      	b.n	8006a1e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80069a0:	69fa      	ldr	r2, [r7, #28]
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d1da      	bne.n	800695e <create_chain+0x68>
 80069a8:	2300      	movs	r3, #0
 80069aa:	e038      	b.n	8006a1e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80069ac:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80069ae:	f04f 32ff 	mov.w	r2, #4294967295
 80069b2:	69f9      	ldr	r1, [r7, #28]
 80069b4:	6938      	ldr	r0, [r7, #16]
 80069b6:	f7ff fe1f 	bl	80065f8 <put_fat>
 80069ba:	4603      	mov	r3, r0
 80069bc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80069be:	7dfb      	ldrb	r3, [r7, #23]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d109      	bne.n	80069d8 <create_chain+0xe2>
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d006      	beq.n	80069d8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80069ca:	69fa      	ldr	r2, [r7, #28]
 80069cc:	6839      	ldr	r1, [r7, #0]
 80069ce:	6938      	ldr	r0, [r7, #16]
 80069d0:	f7ff fe12 	bl	80065f8 <put_fat>
 80069d4:	4603      	mov	r3, r0
 80069d6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80069d8:	7dfb      	ldrb	r3, [r7, #23]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d116      	bne.n	8006a0c <create_chain+0x116>
		fs->last_clst = ncl;
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	69fa      	ldr	r2, [r7, #28]
 80069e2:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	695a      	ldr	r2, [r3, #20]
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	699b      	ldr	r3, [r3, #24]
 80069ec:	3b02      	subs	r3, #2
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d804      	bhi.n	80069fc <create_chain+0x106>
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	695b      	ldr	r3, [r3, #20]
 80069f6:	1e5a      	subs	r2, r3, #1
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	791b      	ldrb	r3, [r3, #4]
 8006a00:	f043 0301 	orr.w	r3, r3, #1
 8006a04:	b2da      	uxtb	r2, r3
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	711a      	strb	r2, [r3, #4]
 8006a0a:	e007      	b.n	8006a1c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006a0c:	7dfb      	ldrb	r3, [r7, #23]
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d102      	bne.n	8006a18 <create_chain+0x122>
 8006a12:	f04f 33ff 	mov.w	r3, #4294967295
 8006a16:	e000      	b.n	8006a1a <create_chain+0x124>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006a1c:	69fb      	ldr	r3, [r7, #28]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3720      	adds	r7, #32
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b087      	sub	sp, #28
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
 8006a2e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	899b      	ldrh	r3, [r3, #12]
 8006a42:	461a      	mov	r2, r3
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	8952      	ldrh	r2, [r2, #10]
 8006a4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a52:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	1d1a      	adds	r2, r3, #4
 8006a58:	613a      	str	r2, [r7, #16]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d101      	bne.n	8006a68 <clmt_clust+0x42>
 8006a64:	2300      	movs	r3, #0
 8006a66:	e010      	b.n	8006a8a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d307      	bcc.n	8006a80 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	1ad3      	subs	r3, r2, r3
 8006a76:	617b      	str	r3, [r7, #20]
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006a7e:	e7e9      	b.n	8006a54 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8006a80:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	4413      	add	r3, r2
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	371c      	adds	r7, #28
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006a96:	b580      	push	{r7, lr}
 8006a98:	b086      	sub	sp, #24
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
 8006a9e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006aac:	d204      	bcs.n	8006ab8 <dir_sdi+0x22>
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	f003 031f 	and.w	r3, r3, #31
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d001      	beq.n	8006abc <dir_sdi+0x26>
		return FR_INT_ERR;
 8006ab8:	2302      	movs	r3, #2
 8006aba:	e071      	b.n	8006ba0 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	683a      	ldr	r2, [r7, #0]
 8006ac0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d106      	bne.n	8006adc <dir_sdi+0x46>
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d902      	bls.n	8006adc <dir_sdi+0x46>
		clst = fs->dirbase;
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ada:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d10c      	bne.n	8006afc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	095b      	lsrs	r3, r3, #5
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	8912      	ldrh	r2, [r2, #8]
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d301      	bcc.n	8006af2 <dir_sdi+0x5c>
 8006aee:	2302      	movs	r3, #2
 8006af0:	e056      	b.n	8006ba0 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	61da      	str	r2, [r3, #28]
 8006afa:	e02d      	b.n	8006b58 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	895b      	ldrh	r3, [r3, #10]
 8006b00:	461a      	mov	r2, r3
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	899b      	ldrh	r3, [r3, #12]
 8006b06:	fb02 f303 	mul.w	r3, r2, r3
 8006b0a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006b0c:	e019      	b.n	8006b42 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6979      	ldr	r1, [r7, #20]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7ff fc9d 	bl	8006452 <get_fat>
 8006b18:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b20:	d101      	bne.n	8006b26 <dir_sdi+0x90>
 8006b22:	2301      	movs	r3, #1
 8006b24:	e03c      	b.n	8006ba0 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d904      	bls.n	8006b36 <dir_sdi+0xa0>
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	697a      	ldr	r2, [r7, #20]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d301      	bcc.n	8006b3a <dir_sdi+0xa4>
 8006b36:	2302      	movs	r3, #2
 8006b38:	e032      	b.n	8006ba0 <dir_sdi+0x10a>
			ofs -= csz;
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006b42:	683a      	ldr	r2, [r7, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d2e1      	bcs.n	8006b0e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8006b4a:	6979      	ldr	r1, [r7, #20]
 8006b4c:	6938      	ldr	r0, [r7, #16]
 8006b4e:	f7ff fc61 	bl	8006414 <clust2sect>
 8006b52:	4602      	mov	r2, r0
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	69db      	ldr	r3, [r3, #28]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <dir_sdi+0xd4>
 8006b66:	2302      	movs	r3, #2
 8006b68:	e01a      	b.n	8006ba0 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	69da      	ldr	r2, [r3, #28]
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	899b      	ldrh	r3, [r3, #12]
 8006b72:	4619      	mov	r1, r3
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b7a:	441a      	add	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	899b      	ldrh	r3, [r3, #12]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006b92:	fb00 f202 	mul.w	r2, r0, r2
 8006b96:	1a9b      	subs	r3, r3, r2
 8006b98:	18ca      	adds	r2, r1, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3718      	adds	r7, #24
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b086      	sub	sp, #24
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	695b      	ldr	r3, [r3, #20]
 8006bbc:	3320      	adds	r3, #32
 8006bbe:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	69db      	ldr	r3, [r3, #28]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d003      	beq.n	8006bd0 <dir_next+0x28>
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006bce:	d301      	bcc.n	8006bd4 <dir_next+0x2c>
 8006bd0:	2304      	movs	r3, #4
 8006bd2:	e0bb      	b.n	8006d4c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	899b      	ldrh	r3, [r3, #12]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	fbb3 f1f2 	udiv	r1, r3, r2
 8006be0:	fb01 f202 	mul.w	r2, r1, r2
 8006be4:	1a9b      	subs	r3, r3, r2
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f040 809d 	bne.w	8006d26 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	69db      	ldr	r3, [r3, #28]
 8006bf0:	1c5a      	adds	r2, r3, #1
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d10b      	bne.n	8006c16 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	095b      	lsrs	r3, r3, #5
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	8912      	ldrh	r2, [r2, #8]
 8006c06:	4293      	cmp	r3, r2
 8006c08:	f0c0 808d 	bcc.w	8006d26 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	61da      	str	r2, [r3, #28]
 8006c12:	2304      	movs	r3, #4
 8006c14:	e09a      	b.n	8006d4c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	899b      	ldrh	r3, [r3, #12]
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	8952      	ldrh	r2, [r2, #10]
 8006c26:	3a01      	subs	r2, #1
 8006c28:	4013      	ands	r3, r2
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d17b      	bne.n	8006d26 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	699b      	ldr	r3, [r3, #24]
 8006c34:	4619      	mov	r1, r3
 8006c36:	4610      	mov	r0, r2
 8006c38:	f7ff fc0b 	bl	8006452 <get_fat>
 8006c3c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d801      	bhi.n	8006c48 <dir_next+0xa0>
 8006c44:	2302      	movs	r3, #2
 8006c46:	e081      	b.n	8006d4c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4e:	d101      	bne.n	8006c54 <dir_next+0xac>
 8006c50:	2301      	movs	r3, #1
 8006c52:	e07b      	b.n	8006d4c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	699b      	ldr	r3, [r3, #24]
 8006c58:	697a      	ldr	r2, [r7, #20]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d359      	bcc.n	8006d12 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d104      	bne.n	8006c6e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	61da      	str	r2, [r3, #28]
 8006c6a:	2304      	movs	r3, #4
 8006c6c:	e06e      	b.n	8006d4c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	4619      	mov	r1, r3
 8006c76:	4610      	mov	r0, r2
 8006c78:	f7ff fe3d 	bl	80068f6 <create_chain>
 8006c7c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d101      	bne.n	8006c88 <dir_next+0xe0>
 8006c84:	2307      	movs	r3, #7
 8006c86:	e061      	b.n	8006d4c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d101      	bne.n	8006c92 <dir_next+0xea>
 8006c8e:	2302      	movs	r3, #2
 8006c90:	e05c      	b.n	8006d4c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c98:	d101      	bne.n	8006c9e <dir_next+0xf6>
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e056      	b.n	8006d4c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f7ff fad6 	bl	8006250 <sync_window>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <dir_next+0x106>
 8006caa:	2301      	movs	r3, #1
 8006cac:	e04e      	b.n	8006d4c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	899b      	ldrh	r3, [r3, #12]
 8006cb8:	461a      	mov	r2, r3
 8006cba:	2100      	movs	r1, #0
 8006cbc:	f7ff f8fe 	bl	8005ebc <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	613b      	str	r3, [r7, #16]
 8006cc4:	6979      	ldr	r1, [r7, #20]
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	f7ff fba4 	bl	8006414 <clust2sect>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	631a      	str	r2, [r3, #48]	@ 0x30
 8006cd2:	e012      	b.n	8006cfa <dir_next+0x152>
						fs->wflag = 1;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006cda:	68f8      	ldr	r0, [r7, #12]
 8006cdc:	f7ff fab8 	bl	8006250 <sync_window>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d001      	beq.n	8006cea <dir_next+0x142>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e030      	b.n	8006d4c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	3301      	adds	r3, #1
 8006cee:	613b      	str	r3, [r7, #16]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cf4:	1c5a      	adds	r2, r3, #1
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	631a      	str	r2, [r3, #48]	@ 0x30
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	895b      	ldrh	r3, [r3, #10]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d3e6      	bcc.n	8006cd4 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	1ad2      	subs	r2, r2, r3
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	697a      	ldr	r2, [r7, #20]
 8006d16:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006d18:	6979      	ldr	r1, [r7, #20]
 8006d1a:	68f8      	ldr	r0, [r7, #12]
 8006d1c:	f7ff fb7a 	bl	8006414 <clust2sect>
 8006d20:	4602      	mov	r2, r0
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	899b      	ldrh	r3, [r3, #12]
 8006d36:	461a      	mov	r2, r3
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	fbb3 f0f2 	udiv	r0, r3, r2
 8006d3e:	fb00 f202 	mul.w	r2, r0, r2
 8006d42:	1a9b      	subs	r3, r3, r2
 8006d44:	18ca      	adds	r2, r1, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3718      	adds	r7, #24
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b086      	sub	sp, #24
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006d64:	2100      	movs	r1, #0
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7ff fe95 	bl	8006a96 <dir_sdi>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006d70:	7dfb      	ldrb	r3, [r7, #23]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d12b      	bne.n	8006dce <dir_alloc+0x7a>
		n = 0;
 8006d76:	2300      	movs	r3, #0
 8006d78:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	69db      	ldr	r3, [r3, #28]
 8006d7e:	4619      	mov	r1, r3
 8006d80:	68f8      	ldr	r0, [r7, #12]
 8006d82:	f7ff faa9 	bl	80062d8 <move_window>
 8006d86:	4603      	mov	r3, r0
 8006d88:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006d8a:	7dfb      	ldrb	r3, [r7, #23]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d11d      	bne.n	8006dcc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a1b      	ldr	r3, [r3, #32]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	2be5      	cmp	r3, #229	@ 0xe5
 8006d98:	d004      	beq.n	8006da4 <dir_alloc+0x50>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6a1b      	ldr	r3, [r3, #32]
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d107      	bne.n	8006db4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	3301      	adds	r3, #1
 8006da8:	613b      	str	r3, [r7, #16]
 8006daa:	693a      	ldr	r2, [r7, #16]
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d102      	bne.n	8006db8 <dir_alloc+0x64>
 8006db2:	e00c      	b.n	8006dce <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006db4:	2300      	movs	r3, #0
 8006db6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006db8:	2101      	movs	r1, #1
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f7ff fef4 	bl	8006ba8 <dir_next>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006dc4:	7dfb      	ldrb	r3, [r7, #23]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d0d7      	beq.n	8006d7a <dir_alloc+0x26>
 8006dca:	e000      	b.n	8006dce <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006dcc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006dce:	7dfb      	ldrb	r3, [r7, #23]
 8006dd0:	2b04      	cmp	r3, #4
 8006dd2:	d101      	bne.n	8006dd8 <dir_alloc+0x84>
 8006dd4:	2307      	movs	r3, #7
 8006dd6:	75fb      	strb	r3, [r7, #23]
	return res;
 8006dd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3718      	adds	r7, #24
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b084      	sub	sp, #16
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
 8006dea:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	331a      	adds	r3, #26
 8006df0:	4618      	mov	r0, r3
 8006df2:	f7fe ffbf 	bl	8005d74 <ld_word>
 8006df6:	4603      	mov	r3, r0
 8006df8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	2b03      	cmp	r3, #3
 8006e00:	d109      	bne.n	8006e16 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	3314      	adds	r3, #20
 8006e06:	4618      	mov	r0, r3
 8006e08:	f7fe ffb4 	bl	8005d74 <ld_word>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	041b      	lsls	r3, r3, #16
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006e16:	68fb      	ldr	r3, [r7, #12]
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b084      	sub	sp, #16
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	331a      	adds	r3, #26
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	b292      	uxth	r2, r2
 8006e34:	4611      	mov	r1, r2
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7fe ffd8 	bl	8005dec <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	2b03      	cmp	r3, #3
 8006e42:	d109      	bne.n	8006e58 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	f103 0214 	add.w	r2, r3, #20
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	0c1b      	lsrs	r3, r3, #16
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	4619      	mov	r1, r3
 8006e52:	4610      	mov	r0, r2
 8006e54:	f7fe ffca 	bl	8005dec <st_word>
	}
}
 8006e58:	bf00      	nop
 8006e5a:	3710      	adds	r7, #16
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b086      	sub	sp, #24
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006e6e:	2100      	movs	r1, #0
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f7ff fe10 	bl	8006a96 <dir_sdi>
 8006e76:	4603      	mov	r3, r0
 8006e78:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006e7a:	7dfb      	ldrb	r3, [r7, #23]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d001      	beq.n	8006e84 <dir_find+0x24>
 8006e80:	7dfb      	ldrb	r3, [r7, #23]
 8006e82:	e03e      	b.n	8006f02 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	69db      	ldr	r3, [r3, #28]
 8006e88:	4619      	mov	r1, r3
 8006e8a:	6938      	ldr	r0, [r7, #16]
 8006e8c:	f7ff fa24 	bl	80062d8 <move_window>
 8006e90:	4603      	mov	r3, r0
 8006e92:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006e94:	7dfb      	ldrb	r3, [r7, #23]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d12f      	bne.n	8006efa <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a1b      	ldr	r3, [r3, #32]
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006ea2:	7bfb      	ldrb	r3, [r7, #15]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d102      	bne.n	8006eae <dir_find+0x4e>
 8006ea8:	2304      	movs	r3, #4
 8006eaa:	75fb      	strb	r3, [r7, #23]
 8006eac:	e028      	b.n	8006f00 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a1b      	ldr	r3, [r3, #32]
 8006eb2:	330b      	adds	r3, #11
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006eba:	b2da      	uxtb	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6a1b      	ldr	r3, [r3, #32]
 8006ec4:	330b      	adds	r3, #11
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	f003 0308 	and.w	r3, r3, #8
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d10a      	bne.n	8006ee6 <dir_find+0x86>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a18      	ldr	r0, [r3, #32]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	3324      	adds	r3, #36	@ 0x24
 8006ed8:	220b      	movs	r2, #11
 8006eda:	4619      	mov	r1, r3
 8006edc:	f7ff f809 	bl	8005ef2 <mem_cmp>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00b      	beq.n	8006efe <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006ee6:	2100      	movs	r1, #0
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f7ff fe5d 	bl	8006ba8 <dir_next>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006ef2:	7dfb      	ldrb	r3, [r7, #23]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d0c5      	beq.n	8006e84 <dir_find+0x24>
 8006ef8:	e002      	b.n	8006f00 <dir_find+0xa0>
		if (res != FR_OK) break;
 8006efa:	bf00      	nop
 8006efc:	e000      	b.n	8006f00 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006efe:	bf00      	nop

	return res;
 8006f00:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3718      	adds	r7, #24
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b084      	sub	sp, #16
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006f18:	2101      	movs	r1, #1
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f7ff ff1a 	bl	8006d54 <dir_alloc>
 8006f20:	4603      	mov	r3, r0
 8006f22:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006f24:	7bfb      	ldrb	r3, [r7, #15]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d11c      	bne.n	8006f64 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	4619      	mov	r1, r3
 8006f30:	68b8      	ldr	r0, [r7, #8]
 8006f32:	f7ff f9d1 	bl	80062d8 <move_window>
 8006f36:	4603      	mov	r3, r0
 8006f38:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006f3a:	7bfb      	ldrb	r3, [r7, #15]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d111      	bne.n	8006f64 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a1b      	ldr	r3, [r3, #32]
 8006f44:	2220      	movs	r2, #32
 8006f46:	2100      	movs	r1, #0
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f7fe ffb7 	bl	8005ebc <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a18      	ldr	r0, [r3, #32]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	3324      	adds	r3, #36	@ 0x24
 8006f56:	220b      	movs	r2, #11
 8006f58:	4619      	mov	r1, r3
 8006f5a:	f7fe ff8e 	bl	8005e7a <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	2201      	movs	r2, #1
 8006f62:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3710      	adds	r7, #16
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
	...

08006f70 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b088      	sub	sp, #32
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	60fb      	str	r3, [r7, #12]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	3324      	adds	r3, #36	@ 0x24
 8006f84:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006f86:	220b      	movs	r2, #11
 8006f88:	2120      	movs	r1, #32
 8006f8a:	68b8      	ldr	r0, [r7, #8]
 8006f8c:	f7fe ff96 	bl	8005ebc <mem_set>
	si = i = 0; ni = 8;
 8006f90:	2300      	movs	r3, #0
 8006f92:	613b      	str	r3, [r7, #16]
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	61fb      	str	r3, [r7, #28]
 8006f98:	2308      	movs	r3, #8
 8006f9a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006f9c:	69fb      	ldr	r3, [r7, #28]
 8006f9e:	1c5a      	adds	r2, r3, #1
 8006fa0:	61fa      	str	r2, [r7, #28]
 8006fa2:	68fa      	ldr	r2, [r7, #12]
 8006fa4:	4413      	add	r3, r2
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006faa:	7efb      	ldrb	r3, [r7, #27]
 8006fac:	2b20      	cmp	r3, #32
 8006fae:	d94e      	bls.n	800704e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006fb0:	7efb      	ldrb	r3, [r7, #27]
 8006fb2:	2b2f      	cmp	r3, #47	@ 0x2f
 8006fb4:	d006      	beq.n	8006fc4 <create_name+0x54>
 8006fb6:	7efb      	ldrb	r3, [r7, #27]
 8006fb8:	2b5c      	cmp	r3, #92	@ 0x5c
 8006fba:	d110      	bne.n	8006fde <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006fbc:	e002      	b.n	8006fc4 <create_name+0x54>
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	61fb      	str	r3, [r7, #28]
 8006fc4:	68fa      	ldr	r2, [r7, #12]
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	4413      	add	r3, r2
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	2b2f      	cmp	r3, #47	@ 0x2f
 8006fce:	d0f6      	beq.n	8006fbe <create_name+0x4e>
 8006fd0:	68fa      	ldr	r2, [r7, #12]
 8006fd2:	69fb      	ldr	r3, [r7, #28]
 8006fd4:	4413      	add	r3, r2
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	2b5c      	cmp	r3, #92	@ 0x5c
 8006fda:	d0f0      	beq.n	8006fbe <create_name+0x4e>
			break;
 8006fdc:	e038      	b.n	8007050 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8006fde:	7efb      	ldrb	r3, [r7, #27]
 8006fe0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006fe2:	d003      	beq.n	8006fec <create_name+0x7c>
 8006fe4:	693a      	ldr	r2, [r7, #16]
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d30c      	bcc.n	8007006 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	2b0b      	cmp	r3, #11
 8006ff0:	d002      	beq.n	8006ff8 <create_name+0x88>
 8006ff2:	7efb      	ldrb	r3, [r7, #27]
 8006ff4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ff6:	d001      	beq.n	8006ffc <create_name+0x8c>
 8006ff8:	2306      	movs	r3, #6
 8006ffa:	e044      	b.n	8007086 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8006ffc:	2308      	movs	r3, #8
 8006ffe:	613b      	str	r3, [r7, #16]
 8007000:	230b      	movs	r3, #11
 8007002:	617b      	str	r3, [r7, #20]
			continue;
 8007004:	e022      	b.n	800704c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8007006:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800700a:	2b00      	cmp	r3, #0
 800700c:	da04      	bge.n	8007018 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800700e:	7efb      	ldrb	r3, [r7, #27]
 8007010:	3b80      	subs	r3, #128	@ 0x80
 8007012:	4a1f      	ldr	r2, [pc, #124]	@ (8007090 <create_name+0x120>)
 8007014:	5cd3      	ldrb	r3, [r2, r3]
 8007016:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8007018:	7efb      	ldrb	r3, [r7, #27]
 800701a:	4619      	mov	r1, r3
 800701c:	481d      	ldr	r0, [pc, #116]	@ (8007094 <create_name+0x124>)
 800701e:	f7fe ff8f 	bl	8005f40 <chk_chr>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d001      	beq.n	800702c <create_name+0xbc>
 8007028:	2306      	movs	r3, #6
 800702a:	e02c      	b.n	8007086 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800702c:	7efb      	ldrb	r3, [r7, #27]
 800702e:	2b60      	cmp	r3, #96	@ 0x60
 8007030:	d905      	bls.n	800703e <create_name+0xce>
 8007032:	7efb      	ldrb	r3, [r7, #27]
 8007034:	2b7a      	cmp	r3, #122	@ 0x7a
 8007036:	d802      	bhi.n	800703e <create_name+0xce>
 8007038:	7efb      	ldrb	r3, [r7, #27]
 800703a:	3b20      	subs	r3, #32
 800703c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	1c5a      	adds	r2, r3, #1
 8007042:	613a      	str	r2, [r7, #16]
 8007044:	68ba      	ldr	r2, [r7, #8]
 8007046:	4413      	add	r3, r2
 8007048:	7efa      	ldrb	r2, [r7, #27]
 800704a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800704c:	e7a6      	b.n	8006f9c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800704e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	69fb      	ldr	r3, [r7, #28]
 8007054:	441a      	add	r2, r3
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d101      	bne.n	8007064 <create_name+0xf4>
 8007060:	2306      	movs	r3, #6
 8007062:	e010      	b.n	8007086 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	781b      	ldrb	r3, [r3, #0]
 8007068:	2be5      	cmp	r3, #229	@ 0xe5
 800706a:	d102      	bne.n	8007072 <create_name+0x102>
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	2205      	movs	r2, #5
 8007070:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007072:	7efb      	ldrb	r3, [r7, #27]
 8007074:	2b20      	cmp	r3, #32
 8007076:	d801      	bhi.n	800707c <create_name+0x10c>
 8007078:	2204      	movs	r2, #4
 800707a:	e000      	b.n	800707e <create_name+0x10e>
 800707c:	2200      	movs	r2, #0
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	330b      	adds	r3, #11
 8007082:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007084:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8007086:	4618      	mov	r0, r3
 8007088:	3720      	adds	r7, #32
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	08008b44 	.word	0x08008b44
 8007094:	08008af0 	.word	0x08008af0

08007098 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b086      	sub	sp, #24
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80070ac:	e002      	b.n	80070b4 <follow_path+0x1c>
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	3301      	adds	r3, #1
 80070b2:	603b      	str	r3, [r7, #0]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	2b2f      	cmp	r3, #47	@ 0x2f
 80070ba:	d0f8      	beq.n	80070ae <follow_path+0x16>
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	2b5c      	cmp	r3, #92	@ 0x5c
 80070c2:	d0f4      	beq.n	80070ae <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	2200      	movs	r2, #0
 80070c8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	2b1f      	cmp	r3, #31
 80070d0:	d80a      	bhi.n	80070e8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2280      	movs	r2, #128	@ 0x80
 80070d6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80070da:	2100      	movs	r1, #0
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f7ff fcda 	bl	8006a96 <dir_sdi>
 80070e2:	4603      	mov	r3, r0
 80070e4:	75fb      	strb	r3, [r7, #23]
 80070e6:	e048      	b.n	800717a <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80070e8:	463b      	mov	r3, r7
 80070ea:	4619      	mov	r1, r3
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7ff ff3f 	bl	8006f70 <create_name>
 80070f2:	4603      	mov	r3, r0
 80070f4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80070f6:	7dfb      	ldrb	r3, [r7, #23]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d139      	bne.n	8007170 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f7ff feaf 	bl	8006e60 <dir_find>
 8007102:	4603      	mov	r3, r0
 8007104:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800710c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800710e:	7dfb      	ldrb	r3, [r7, #23]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00a      	beq.n	800712a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007114:	7dfb      	ldrb	r3, [r7, #23]
 8007116:	2b04      	cmp	r3, #4
 8007118:	d12c      	bne.n	8007174 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800711a:	7afb      	ldrb	r3, [r7, #11]
 800711c:	f003 0304 	and.w	r3, r3, #4
 8007120:	2b00      	cmp	r3, #0
 8007122:	d127      	bne.n	8007174 <follow_path+0xdc>
 8007124:	2305      	movs	r3, #5
 8007126:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007128:	e024      	b.n	8007174 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800712a:	7afb      	ldrb	r3, [r7, #11]
 800712c:	f003 0304 	and.w	r3, r3, #4
 8007130:	2b00      	cmp	r3, #0
 8007132:	d121      	bne.n	8007178 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	799b      	ldrb	r3, [r3, #6]
 8007138:	f003 0310 	and.w	r3, r3, #16
 800713c:	2b00      	cmp	r3, #0
 800713e:	d102      	bne.n	8007146 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007140:	2305      	movs	r3, #5
 8007142:	75fb      	strb	r3, [r7, #23]
 8007144:	e019      	b.n	800717a <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	695b      	ldr	r3, [r3, #20]
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	8992      	ldrh	r2, [r2, #12]
 8007154:	fbb3 f0f2 	udiv	r0, r3, r2
 8007158:	fb00 f202 	mul.w	r2, r0, r2
 800715c:	1a9b      	subs	r3, r3, r2
 800715e:	440b      	add	r3, r1
 8007160:	4619      	mov	r1, r3
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f7ff fe3d 	bl	8006de2 <ld_clust>
 8007168:	4602      	mov	r2, r0
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800716e:	e7bb      	b.n	80070e8 <follow_path+0x50>
			if (res != FR_OK) break;
 8007170:	bf00      	nop
 8007172:	e002      	b.n	800717a <follow_path+0xe2>
				break;
 8007174:	bf00      	nop
 8007176:	e000      	b.n	800717a <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007178:	bf00      	nop
			}
		}
	}

	return res;
 800717a:	7dfb      	ldrb	r3, [r7, #23]
}
 800717c:	4618      	mov	r0, r3
 800717e:	3718      	adds	r7, #24
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007184:	b480      	push	{r7}
 8007186:	b087      	sub	sp, #28
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800718c:	f04f 33ff 	mov.w	r3, #4294967295
 8007190:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d031      	beq.n	80071fe <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	617b      	str	r3, [r7, #20]
 80071a0:	e002      	b.n	80071a8 <get_ldnumber+0x24>
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	3301      	adds	r3, #1
 80071a6:	617b      	str	r3, [r7, #20]
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	2b20      	cmp	r3, #32
 80071ae:	d903      	bls.n	80071b8 <get_ldnumber+0x34>
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	2b3a      	cmp	r3, #58	@ 0x3a
 80071b6:	d1f4      	bne.n	80071a2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	2b3a      	cmp	r3, #58	@ 0x3a
 80071be:	d11c      	bne.n	80071fa <get_ldnumber+0x76>
			tp = *path;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	60fa      	str	r2, [r7, #12]
 80071cc:	781b      	ldrb	r3, [r3, #0]
 80071ce:	3b30      	subs	r3, #48	@ 0x30
 80071d0:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	2b09      	cmp	r3, #9
 80071d6:	d80e      	bhi.n	80071f6 <get_ldnumber+0x72>
 80071d8:	68fa      	ldr	r2, [r7, #12]
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d10a      	bne.n	80071f6 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d107      	bne.n	80071f6 <get_ldnumber+0x72>
					vol = (int)i;
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	3301      	adds	r3, #1
 80071ee:	617b      	str	r3, [r7, #20]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	697a      	ldr	r2, [r7, #20]
 80071f4:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	e002      	b.n	8007200 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80071fa:	2300      	movs	r3, #0
 80071fc:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80071fe:	693b      	ldr	r3, [r7, #16]
}
 8007200:	4618      	mov	r0, r3
 8007202:	371c      	adds	r7, #28
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	70da      	strb	r2, [r3, #3]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f04f 32ff 	mov.w	r2, #4294967295
 8007222:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007224:	6839      	ldr	r1, [r7, #0]
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f7ff f856 	bl	80062d8 <move_window>
 800722c:	4603      	mov	r3, r0
 800722e:	2b00      	cmp	r3, #0
 8007230:	d001      	beq.n	8007236 <check_fs+0x2a>
 8007232:	2304      	movs	r3, #4
 8007234:	e038      	b.n	80072a8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	3334      	adds	r3, #52	@ 0x34
 800723a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800723e:	4618      	mov	r0, r3
 8007240:	f7fe fd98 	bl	8005d74 <ld_word>
 8007244:	4603      	mov	r3, r0
 8007246:	461a      	mov	r2, r3
 8007248:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800724c:	429a      	cmp	r2, r3
 800724e:	d001      	beq.n	8007254 <check_fs+0x48>
 8007250:	2303      	movs	r3, #3
 8007252:	e029      	b.n	80072a8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800725a:	2be9      	cmp	r3, #233	@ 0xe9
 800725c:	d009      	beq.n	8007272 <check_fs+0x66>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007264:	2beb      	cmp	r3, #235	@ 0xeb
 8007266:	d11e      	bne.n	80072a6 <check_fs+0x9a>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800726e:	2b90      	cmp	r3, #144	@ 0x90
 8007270:	d119      	bne.n	80072a6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	3334      	adds	r3, #52	@ 0x34
 8007276:	3336      	adds	r3, #54	@ 0x36
 8007278:	4618      	mov	r0, r3
 800727a:	f7fe fd94 	bl	8005da6 <ld_dword>
 800727e:	4603      	mov	r3, r0
 8007280:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007284:	4a0a      	ldr	r2, [pc, #40]	@ (80072b0 <check_fs+0xa4>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d101      	bne.n	800728e <check_fs+0x82>
 800728a:	2300      	movs	r3, #0
 800728c:	e00c      	b.n	80072a8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	3334      	adds	r3, #52	@ 0x34
 8007292:	3352      	adds	r3, #82	@ 0x52
 8007294:	4618      	mov	r0, r3
 8007296:	f7fe fd86 	bl	8005da6 <ld_dword>
 800729a:	4603      	mov	r3, r0
 800729c:	4a05      	ldr	r2, [pc, #20]	@ (80072b4 <check_fs+0xa8>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d101      	bne.n	80072a6 <check_fs+0x9a>
 80072a2:	2300      	movs	r3, #0
 80072a4:	e000      	b.n	80072a8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80072a6:	2302      	movs	r3, #2
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3708      	adds	r7, #8
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}
 80072b0:	00544146 	.word	0x00544146
 80072b4:	33544146 	.word	0x33544146

080072b8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b096      	sub	sp, #88	@ 0x58
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	4613      	mov	r3, r2
 80072c4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	2200      	movs	r2, #0
 80072ca:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f7ff ff59 	bl	8007184 <get_ldnumber>
 80072d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80072d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	da01      	bge.n	80072de <find_volume+0x26>
 80072da:	230b      	movs	r3, #11
 80072dc:	e262      	b.n	80077a4 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80072de:	4a9f      	ldr	r2, [pc, #636]	@ (800755c <find_volume+0x2a4>)
 80072e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072e6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80072e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <find_volume+0x3a>
 80072ee:	230c      	movs	r3, #12
 80072f0:	e258      	b.n	80077a4 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80072f6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80072f8:	79fb      	ldrb	r3, [r7, #7]
 80072fa:	f023 0301 	bic.w	r3, r3, #1
 80072fe:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d01a      	beq.n	800733e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800730a:	785b      	ldrb	r3, [r3, #1]
 800730c:	4618      	mov	r0, r3
 800730e:	f7fe fc93 	bl	8005c38 <disk_status>
 8007312:	4603      	mov	r3, r0
 8007314:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007318:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800731c:	f003 0301 	and.w	r3, r3, #1
 8007320:	2b00      	cmp	r3, #0
 8007322:	d10c      	bne.n	800733e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007324:	79fb      	ldrb	r3, [r7, #7]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d007      	beq.n	800733a <find_volume+0x82>
 800732a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800732e:	f003 0304 	and.w	r3, r3, #4
 8007332:	2b00      	cmp	r3, #0
 8007334:	d001      	beq.n	800733a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8007336:	230a      	movs	r3, #10
 8007338:	e234      	b.n	80077a4 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800733a:	2300      	movs	r3, #0
 800733c:	e232      	b.n	80077a4 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800733e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007340:	2200      	movs	r2, #0
 8007342:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007346:	b2da      	uxtb	r2, r3
 8007348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800734a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800734c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800734e:	785b      	ldrb	r3, [r3, #1]
 8007350:	4618      	mov	r0, r3
 8007352:	f7fe fc8b 	bl	8005c6c <disk_initialize>
 8007356:	4603      	mov	r3, r0
 8007358:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800735c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007360:	f003 0301 	and.w	r3, r3, #1
 8007364:	2b00      	cmp	r3, #0
 8007366:	d001      	beq.n	800736c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007368:	2303      	movs	r3, #3
 800736a:	e21b      	b.n	80077a4 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800736c:	79fb      	ldrb	r3, [r7, #7]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d007      	beq.n	8007382 <find_volume+0xca>
 8007372:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007376:	f003 0304 	and.w	r3, r3, #4
 800737a:	2b00      	cmp	r3, #0
 800737c:	d001      	beq.n	8007382 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800737e:	230a      	movs	r3, #10
 8007380:	e210      	b.n	80077a4 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8007382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007384:	7858      	ldrb	r0, [r3, #1]
 8007386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007388:	330c      	adds	r3, #12
 800738a:	461a      	mov	r2, r3
 800738c:	2102      	movs	r1, #2
 800738e:	f7fe fcd3 	bl	8005d38 <disk_ioctl>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d001      	beq.n	800739c <find_volume+0xe4>
 8007398:	2301      	movs	r3, #1
 800739a:	e203      	b.n	80077a4 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800739c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800739e:	899b      	ldrh	r3, [r3, #12]
 80073a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073a4:	d80d      	bhi.n	80073c2 <find_volume+0x10a>
 80073a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a8:	899b      	ldrh	r3, [r3, #12]
 80073aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073ae:	d308      	bcc.n	80073c2 <find_volume+0x10a>
 80073b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073b2:	899b      	ldrh	r3, [r3, #12]
 80073b4:	461a      	mov	r2, r3
 80073b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073b8:	899b      	ldrh	r3, [r3, #12]
 80073ba:	3b01      	subs	r3, #1
 80073bc:	4013      	ands	r3, r2
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d001      	beq.n	80073c6 <find_volume+0x10e>
 80073c2:	2301      	movs	r3, #1
 80073c4:	e1ee      	b.n	80077a4 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80073c6:	2300      	movs	r3, #0
 80073c8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80073ca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80073cc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80073ce:	f7ff ff1d 	bl	800720c <check_fs>
 80073d2:	4603      	mov	r3, r0
 80073d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80073d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80073dc:	2b02      	cmp	r3, #2
 80073de:	d149      	bne.n	8007474 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80073e0:	2300      	movs	r3, #0
 80073e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80073e4:	e01e      	b.n	8007424 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80073e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80073ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073ee:	011b      	lsls	r3, r3, #4
 80073f0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80073f4:	4413      	add	r3, r2
 80073f6:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80073f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fa:	3304      	adds	r3, #4
 80073fc:	781b      	ldrb	r3, [r3, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d006      	beq.n	8007410 <find_volume+0x158>
 8007402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007404:	3308      	adds	r3, #8
 8007406:	4618      	mov	r0, r3
 8007408:	f7fe fccd 	bl	8005da6 <ld_dword>
 800740c:	4602      	mov	r2, r0
 800740e:	e000      	b.n	8007412 <find_volume+0x15a>
 8007410:	2200      	movs	r2, #0
 8007412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	3358      	adds	r3, #88	@ 0x58
 8007418:	443b      	add	r3, r7
 800741a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800741e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007420:	3301      	adds	r3, #1
 8007422:	643b      	str	r3, [r7, #64]	@ 0x40
 8007424:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007426:	2b03      	cmp	r3, #3
 8007428:	d9dd      	bls.n	80073e6 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800742a:	2300      	movs	r3, #0
 800742c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800742e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007430:	2b00      	cmp	r3, #0
 8007432:	d002      	beq.n	800743a <find_volume+0x182>
 8007434:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007436:	3b01      	subs	r3, #1
 8007438:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800743a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	3358      	adds	r3, #88	@ 0x58
 8007440:	443b      	add	r3, r7
 8007442:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007446:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007448:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800744a:	2b00      	cmp	r3, #0
 800744c:	d005      	beq.n	800745a <find_volume+0x1a2>
 800744e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007450:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007452:	f7ff fedb 	bl	800720c <check_fs>
 8007456:	4603      	mov	r3, r0
 8007458:	e000      	b.n	800745c <find_volume+0x1a4>
 800745a:	2303      	movs	r3, #3
 800745c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007460:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007464:	2b01      	cmp	r3, #1
 8007466:	d905      	bls.n	8007474 <find_volume+0x1bc>
 8007468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800746a:	3301      	adds	r3, #1
 800746c:	643b      	str	r3, [r7, #64]	@ 0x40
 800746e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007470:	2b03      	cmp	r3, #3
 8007472:	d9e2      	bls.n	800743a <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007474:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007478:	2b04      	cmp	r3, #4
 800747a:	d101      	bne.n	8007480 <find_volume+0x1c8>
 800747c:	2301      	movs	r3, #1
 800747e:	e191      	b.n	80077a4 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007480:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007484:	2b01      	cmp	r3, #1
 8007486:	d901      	bls.n	800748c <find_volume+0x1d4>
 8007488:	230d      	movs	r3, #13
 800748a:	e18b      	b.n	80077a4 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800748c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800748e:	3334      	adds	r3, #52	@ 0x34
 8007490:	330b      	adds	r3, #11
 8007492:	4618      	mov	r0, r3
 8007494:	f7fe fc6e 	bl	8005d74 <ld_word>
 8007498:	4603      	mov	r3, r0
 800749a:	461a      	mov	r2, r3
 800749c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800749e:	899b      	ldrh	r3, [r3, #12]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d001      	beq.n	80074a8 <find_volume+0x1f0>
 80074a4:	230d      	movs	r3, #13
 80074a6:	e17d      	b.n	80077a4 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80074a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074aa:	3334      	adds	r3, #52	@ 0x34
 80074ac:	3316      	adds	r3, #22
 80074ae:	4618      	mov	r0, r3
 80074b0:	f7fe fc60 	bl	8005d74 <ld_word>
 80074b4:	4603      	mov	r3, r0
 80074b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80074b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d106      	bne.n	80074cc <find_volume+0x214>
 80074be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074c0:	3334      	adds	r3, #52	@ 0x34
 80074c2:	3324      	adds	r3, #36	@ 0x24
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7fe fc6e 	bl	8005da6 <ld_dword>
 80074ca:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80074cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80074d0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80074d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d4:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80074d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074da:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80074dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074de:	789b      	ldrb	r3, [r3, #2]
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d005      	beq.n	80074f0 <find_volume+0x238>
 80074e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e6:	789b      	ldrb	r3, [r3, #2]
 80074e8:	2b02      	cmp	r3, #2
 80074ea:	d001      	beq.n	80074f0 <find_volume+0x238>
 80074ec:	230d      	movs	r3, #13
 80074ee:	e159      	b.n	80077a4 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80074f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f2:	789b      	ldrb	r3, [r3, #2]
 80074f4:	461a      	mov	r2, r3
 80074f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074f8:	fb02 f303 	mul.w	r3, r2, r3
 80074fc:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80074fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007504:	461a      	mov	r2, r3
 8007506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007508:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800750a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800750c:	895b      	ldrh	r3, [r3, #10]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d008      	beq.n	8007524 <find_volume+0x26c>
 8007512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007514:	895b      	ldrh	r3, [r3, #10]
 8007516:	461a      	mov	r2, r3
 8007518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751a:	895b      	ldrh	r3, [r3, #10]
 800751c:	3b01      	subs	r3, #1
 800751e:	4013      	ands	r3, r2
 8007520:	2b00      	cmp	r3, #0
 8007522:	d001      	beq.n	8007528 <find_volume+0x270>
 8007524:	230d      	movs	r3, #13
 8007526:	e13d      	b.n	80077a4 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800752a:	3334      	adds	r3, #52	@ 0x34
 800752c:	3311      	adds	r3, #17
 800752e:	4618      	mov	r0, r3
 8007530:	f7fe fc20 	bl	8005d74 <ld_word>
 8007534:	4603      	mov	r3, r0
 8007536:	461a      	mov	r2, r3
 8007538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800753c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753e:	891b      	ldrh	r3, [r3, #8]
 8007540:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007542:	8992      	ldrh	r2, [r2, #12]
 8007544:	0952      	lsrs	r2, r2, #5
 8007546:	b292      	uxth	r2, r2
 8007548:	fbb3 f1f2 	udiv	r1, r3, r2
 800754c:	fb01 f202 	mul.w	r2, r1, r2
 8007550:	1a9b      	subs	r3, r3, r2
 8007552:	b29b      	uxth	r3, r3
 8007554:	2b00      	cmp	r3, #0
 8007556:	d003      	beq.n	8007560 <find_volume+0x2a8>
 8007558:	230d      	movs	r3, #13
 800755a:	e123      	b.n	80077a4 <find_volume+0x4ec>
 800755c:	20002b48 	.word	0x20002b48

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007562:	3334      	adds	r3, #52	@ 0x34
 8007564:	3313      	adds	r3, #19
 8007566:	4618      	mov	r0, r3
 8007568:	f7fe fc04 	bl	8005d74 <ld_word>
 800756c:	4603      	mov	r3, r0
 800756e:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007570:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007572:	2b00      	cmp	r3, #0
 8007574:	d106      	bne.n	8007584 <find_volume+0x2cc>
 8007576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007578:	3334      	adds	r3, #52	@ 0x34
 800757a:	3320      	adds	r3, #32
 800757c:	4618      	mov	r0, r3
 800757e:	f7fe fc12 	bl	8005da6 <ld_dword>
 8007582:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007586:	3334      	adds	r3, #52	@ 0x34
 8007588:	330e      	adds	r3, #14
 800758a:	4618      	mov	r0, r3
 800758c:	f7fe fbf2 	bl	8005d74 <ld_word>
 8007590:	4603      	mov	r3, r0
 8007592:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007594:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007596:	2b00      	cmp	r3, #0
 8007598:	d101      	bne.n	800759e <find_volume+0x2e6>
 800759a:	230d      	movs	r3, #13
 800759c:	e102      	b.n	80077a4 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800759e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80075a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075a2:	4413      	add	r3, r2
 80075a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075a6:	8911      	ldrh	r1, [r2, #8]
 80075a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075aa:	8992      	ldrh	r2, [r2, #12]
 80075ac:	0952      	lsrs	r2, r2, #5
 80075ae:	b292      	uxth	r2, r2
 80075b0:	fbb1 f2f2 	udiv	r2, r1, r2
 80075b4:	b292      	uxth	r2, r2
 80075b6:	4413      	add	r3, r2
 80075b8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80075ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075be:	429a      	cmp	r2, r3
 80075c0:	d201      	bcs.n	80075c6 <find_volume+0x30e>
 80075c2:	230d      	movs	r3, #13
 80075c4:	e0ee      	b.n	80077a4 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80075c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075ce:	8952      	ldrh	r2, [r2, #10]
 80075d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80075d4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80075d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d101      	bne.n	80075e0 <find_volume+0x328>
 80075dc:	230d      	movs	r3, #13
 80075de:	e0e1      	b.n	80077a4 <find_volume+0x4ec>
		fmt = FS_FAT32;
 80075e0:	2303      	movs	r3, #3
 80075e2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80075e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e8:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d802      	bhi.n	80075f6 <find_volume+0x33e>
 80075f0:	2302      	movs	r3, #2
 80075f2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80075f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f8:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d802      	bhi.n	8007606 <find_volume+0x34e>
 8007600:	2301      	movs	r3, #1
 8007602:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007608:	1c9a      	adds	r2, r3, #2
 800760a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800760c:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800760e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007610:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007612:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007614:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007616:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007618:	441a      	add	r2, r3
 800761a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761c:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800761e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007622:	441a      	add	r2, r3
 8007624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007626:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8007628:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800762c:	2b03      	cmp	r3, #3
 800762e:	d11e      	bne.n	800766e <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007632:	3334      	adds	r3, #52	@ 0x34
 8007634:	332a      	adds	r3, #42	@ 0x2a
 8007636:	4618      	mov	r0, r3
 8007638:	f7fe fb9c 	bl	8005d74 <ld_word>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d001      	beq.n	8007646 <find_volume+0x38e>
 8007642:	230d      	movs	r3, #13
 8007644:	e0ae      	b.n	80077a4 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007648:	891b      	ldrh	r3, [r3, #8]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d001      	beq.n	8007652 <find_volume+0x39a>
 800764e:	230d      	movs	r3, #13
 8007650:	e0a8      	b.n	80077a4 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007654:	3334      	adds	r3, #52	@ 0x34
 8007656:	332c      	adds	r3, #44	@ 0x2c
 8007658:	4618      	mov	r0, r3
 800765a:	f7fe fba4 	bl	8005da6 <ld_dword>
 800765e:	4602      	mov	r2, r0
 8007660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007662:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007666:	699b      	ldr	r3, [r3, #24]
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	647b      	str	r3, [r7, #68]	@ 0x44
 800766c:	e01f      	b.n	80076ae <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800766e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007670:	891b      	ldrh	r3, [r3, #8]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d101      	bne.n	800767a <find_volume+0x3c2>
 8007676:	230d      	movs	r3, #13
 8007678:	e094      	b.n	80077a4 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800767a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800767c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800767e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007680:	441a      	add	r2, r3
 8007682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007684:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007686:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800768a:	2b02      	cmp	r3, #2
 800768c:	d103      	bne.n	8007696 <find_volume+0x3de>
 800768e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007690:	699b      	ldr	r3, [r3, #24]
 8007692:	005b      	lsls	r3, r3, #1
 8007694:	e00a      	b.n	80076ac <find_volume+0x3f4>
 8007696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007698:	699a      	ldr	r2, [r3, #24]
 800769a:	4613      	mov	r3, r2
 800769c:	005b      	lsls	r3, r3, #1
 800769e:	4413      	add	r3, r2
 80076a0:	085a      	lsrs	r2, r3, #1
 80076a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	f003 0301 	and.w	r3, r3, #1
 80076aa:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80076ac:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80076ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b0:	69da      	ldr	r2, [r3, #28]
 80076b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b4:	899b      	ldrh	r3, [r3, #12]
 80076b6:	4619      	mov	r1, r3
 80076b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076ba:	440b      	add	r3, r1
 80076bc:	3b01      	subs	r3, #1
 80076be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80076c0:	8989      	ldrh	r1, [r1, #12]
 80076c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d201      	bcs.n	80076ce <find_volume+0x416>
 80076ca:	230d      	movs	r3, #13
 80076cc:	e06a      	b.n	80077a4 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80076ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d0:	f04f 32ff 	mov.w	r2, #4294967295
 80076d4:	615a      	str	r2, [r3, #20]
 80076d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d8:	695a      	ldr	r2, [r3, #20]
 80076da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076dc:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80076de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e0:	2280      	movs	r2, #128	@ 0x80
 80076e2:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80076e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80076e8:	2b03      	cmp	r3, #3
 80076ea:	d149      	bne.n	8007780 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80076ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ee:	3334      	adds	r3, #52	@ 0x34
 80076f0:	3330      	adds	r3, #48	@ 0x30
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7fe fb3e 	bl	8005d74 <ld_word>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d140      	bne.n	8007780 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80076fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007700:	3301      	adds	r3, #1
 8007702:	4619      	mov	r1, r3
 8007704:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007706:	f7fe fde7 	bl	80062d8 <move_window>
 800770a:	4603      	mov	r3, r0
 800770c:	2b00      	cmp	r3, #0
 800770e:	d137      	bne.n	8007780 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8007710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007712:	2200      	movs	r2, #0
 8007714:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007718:	3334      	adds	r3, #52	@ 0x34
 800771a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800771e:	4618      	mov	r0, r3
 8007720:	f7fe fb28 	bl	8005d74 <ld_word>
 8007724:	4603      	mov	r3, r0
 8007726:	461a      	mov	r2, r3
 8007728:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800772c:	429a      	cmp	r2, r3
 800772e:	d127      	bne.n	8007780 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007732:	3334      	adds	r3, #52	@ 0x34
 8007734:	4618      	mov	r0, r3
 8007736:	f7fe fb36 	bl	8005da6 <ld_dword>
 800773a:	4603      	mov	r3, r0
 800773c:	4a1b      	ldr	r2, [pc, #108]	@ (80077ac <find_volume+0x4f4>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d11e      	bne.n	8007780 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007744:	3334      	adds	r3, #52	@ 0x34
 8007746:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800774a:	4618      	mov	r0, r3
 800774c:	f7fe fb2b 	bl	8005da6 <ld_dword>
 8007750:	4603      	mov	r3, r0
 8007752:	4a17      	ldr	r2, [pc, #92]	@ (80077b0 <find_volume+0x4f8>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d113      	bne.n	8007780 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800775a:	3334      	adds	r3, #52	@ 0x34
 800775c:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8007760:	4618      	mov	r0, r3
 8007762:	f7fe fb20 	bl	8005da6 <ld_dword>
 8007766:	4602      	mov	r2, r0
 8007768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800776a:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800776c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800776e:	3334      	adds	r3, #52	@ 0x34
 8007770:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8007774:	4618      	mov	r0, r3
 8007776:	f7fe fb16 	bl	8005da6 <ld_dword>
 800777a:	4602      	mov	r2, r0
 800777c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800777e:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007782:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8007786:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007788:	4b0a      	ldr	r3, [pc, #40]	@ (80077b4 <find_volume+0x4fc>)
 800778a:	881b      	ldrh	r3, [r3, #0]
 800778c:	3301      	adds	r3, #1
 800778e:	b29a      	uxth	r2, r3
 8007790:	4b08      	ldr	r3, [pc, #32]	@ (80077b4 <find_volume+0x4fc>)
 8007792:	801a      	strh	r2, [r3, #0]
 8007794:	4b07      	ldr	r3, [pc, #28]	@ (80077b4 <find_volume+0x4fc>)
 8007796:	881a      	ldrh	r2, [r3, #0]
 8007798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779a:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800779c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800779e:	f7fe fd33 	bl	8006208 <clear_lock>
#endif
	return FR_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3758      	adds	r7, #88	@ 0x58
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	41615252 	.word	0x41615252
 80077b0:	61417272 	.word	0x61417272
 80077b4:	20002b4c 	.word	0x20002b4c

080077b8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80077c2:	2309      	movs	r3, #9
 80077c4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d01c      	beq.n	8007806 <validate+0x4e>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d018      	beq.n	8007806 <validate+0x4e>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d013      	beq.n	8007806 <validate+0x4e>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	889a      	ldrh	r2, [r3, #4]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	88db      	ldrh	r3, [r3, #6]
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d10c      	bne.n	8007806 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	785b      	ldrb	r3, [r3, #1]
 80077f2:	4618      	mov	r0, r3
 80077f4:	f7fe fa20 	bl	8005c38 <disk_status>
 80077f8:	4603      	mov	r3, r0
 80077fa:	f003 0301 	and.w	r3, r3, #1
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d101      	bne.n	8007806 <validate+0x4e>
			res = FR_OK;
 8007802:	2300      	movs	r3, #0
 8007804:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007806:	7bfb      	ldrb	r3, [r7, #15]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d102      	bne.n	8007812 <validate+0x5a>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	e000      	b.n	8007814 <validate+0x5c>
 8007812:	2300      	movs	r3, #0
 8007814:	683a      	ldr	r2, [r7, #0]
 8007816:	6013      	str	r3, [r2, #0]
	return res;
 8007818:	7bfb      	ldrb	r3, [r7, #15]
}
 800781a:	4618      	mov	r0, r3
 800781c:	3710      	adds	r7, #16
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}
	...

08007824 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b088      	sub	sp, #32
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	4613      	mov	r3, r2
 8007830:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007836:	f107 0310 	add.w	r3, r7, #16
 800783a:	4618      	mov	r0, r3
 800783c:	f7ff fca2 	bl	8007184 <get_ldnumber>
 8007840:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	2b00      	cmp	r3, #0
 8007846:	da01      	bge.n	800784c <f_mount+0x28>
 8007848:	230b      	movs	r3, #11
 800784a:	e02b      	b.n	80078a4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800784c:	4a17      	ldr	r2, [pc, #92]	@ (80078ac <f_mount+0x88>)
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007854:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d005      	beq.n	8007868 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800785c:	69b8      	ldr	r0, [r7, #24]
 800785e:	f7fe fcd3 	bl	8006208 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	2200      	movs	r2, #0
 8007866:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d002      	beq.n	8007874 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	490d      	ldr	r1, [pc, #52]	@ (80078ac <f_mount+0x88>)
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d002      	beq.n	800788a <f_mount+0x66>
 8007884:	79fb      	ldrb	r3, [r7, #7]
 8007886:	2b01      	cmp	r3, #1
 8007888:	d001      	beq.n	800788e <f_mount+0x6a>
 800788a:	2300      	movs	r3, #0
 800788c:	e00a      	b.n	80078a4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800788e:	f107 010c 	add.w	r1, r7, #12
 8007892:	f107 0308 	add.w	r3, r7, #8
 8007896:	2200      	movs	r2, #0
 8007898:	4618      	mov	r0, r3
 800789a:	f7ff fd0d 	bl	80072b8 <find_volume>
 800789e:	4603      	mov	r3, r0
 80078a0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80078a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3720      	adds	r7, #32
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}
 80078ac:	20002b48 	.word	0x20002b48

080078b0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b098      	sub	sp, #96	@ 0x60
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	60b9      	str	r1, [r7, #8]
 80078ba:	4613      	mov	r3, r2
 80078bc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d101      	bne.n	80078c8 <f_open+0x18>
 80078c4:	2309      	movs	r3, #9
 80078c6:	e1b7      	b.n	8007c38 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80078c8:	79fb      	ldrb	r3, [r7, #7]
 80078ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80078ce:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80078d0:	79fa      	ldrb	r2, [r7, #7]
 80078d2:	f107 0110 	add.w	r1, r7, #16
 80078d6:	f107 0308 	add.w	r3, r7, #8
 80078da:	4618      	mov	r0, r3
 80078dc:	f7ff fcec 	bl	80072b8 <find_volume>
 80078e0:	4603      	mov	r3, r0
 80078e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 80078e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f040 819b 	bne.w	8007c26 <f_open+0x376>
		dj.obj.fs = fs;
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80078f4:	68ba      	ldr	r2, [r7, #8]
 80078f6:	f107 0314 	add.w	r3, r7, #20
 80078fa:	4611      	mov	r1, r2
 80078fc:	4618      	mov	r0, r3
 80078fe:	f7ff fbcb 	bl	8007098 <follow_path>
 8007902:	4603      	mov	r3, r0
 8007904:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007908:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800790c:	2b00      	cmp	r3, #0
 800790e:	d118      	bne.n	8007942 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007910:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007914:	b25b      	sxtb	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	da03      	bge.n	8007922 <f_open+0x72>
				res = FR_INVALID_NAME;
 800791a:	2306      	movs	r3, #6
 800791c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007920:	e00f      	b.n	8007942 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007922:	79fb      	ldrb	r3, [r7, #7]
 8007924:	2b01      	cmp	r3, #1
 8007926:	bf8c      	ite	hi
 8007928:	2301      	movhi	r3, #1
 800792a:	2300      	movls	r3, #0
 800792c:	b2db      	uxtb	r3, r3
 800792e:	461a      	mov	r2, r3
 8007930:	f107 0314 	add.w	r3, r7, #20
 8007934:	4611      	mov	r1, r2
 8007936:	4618      	mov	r0, r3
 8007938:	f7fe fb1e 	bl	8005f78 <chk_lock>
 800793c:	4603      	mov	r3, r0
 800793e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007942:	79fb      	ldrb	r3, [r7, #7]
 8007944:	f003 031c 	and.w	r3, r3, #28
 8007948:	2b00      	cmp	r3, #0
 800794a:	d07f      	beq.n	8007a4c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800794c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007950:	2b00      	cmp	r3, #0
 8007952:	d017      	beq.n	8007984 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007954:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007958:	2b04      	cmp	r3, #4
 800795a:	d10e      	bne.n	800797a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800795c:	f7fe fb68 	bl	8006030 <enq_lock>
 8007960:	4603      	mov	r3, r0
 8007962:	2b00      	cmp	r3, #0
 8007964:	d006      	beq.n	8007974 <f_open+0xc4>
 8007966:	f107 0314 	add.w	r3, r7, #20
 800796a:	4618      	mov	r0, r3
 800796c:	f7ff facd 	bl	8006f0a <dir_register>
 8007970:	4603      	mov	r3, r0
 8007972:	e000      	b.n	8007976 <f_open+0xc6>
 8007974:	2312      	movs	r3, #18
 8007976:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800797a:	79fb      	ldrb	r3, [r7, #7]
 800797c:	f043 0308 	orr.w	r3, r3, #8
 8007980:	71fb      	strb	r3, [r7, #7]
 8007982:	e010      	b.n	80079a6 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007984:	7ebb      	ldrb	r3, [r7, #26]
 8007986:	f003 0311 	and.w	r3, r3, #17
 800798a:	2b00      	cmp	r3, #0
 800798c:	d003      	beq.n	8007996 <f_open+0xe6>
					res = FR_DENIED;
 800798e:	2307      	movs	r3, #7
 8007990:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007994:	e007      	b.n	80079a6 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007996:	79fb      	ldrb	r3, [r7, #7]
 8007998:	f003 0304 	and.w	r3, r3, #4
 800799c:	2b00      	cmp	r3, #0
 800799e:	d002      	beq.n	80079a6 <f_open+0xf6>
 80079a0:	2308      	movs	r3, #8
 80079a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80079a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d168      	bne.n	8007a80 <f_open+0x1d0>
 80079ae:	79fb      	ldrb	r3, [r7, #7]
 80079b0:	f003 0308 	and.w	r3, r3, #8
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d063      	beq.n	8007a80 <f_open+0x1d0>
				dw = GET_FATTIME();
 80079b8:	f7fe f8e0 	bl	8005b7c <get_fattime>
 80079bc:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80079be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079c0:	330e      	adds	r3, #14
 80079c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80079c4:	4618      	mov	r0, r3
 80079c6:	f7fe fa2c 	bl	8005e22 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80079ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079cc:	3316      	adds	r3, #22
 80079ce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80079d0:	4618      	mov	r0, r3
 80079d2:	f7fe fa26 	bl	8005e22 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80079d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079d8:	330b      	adds	r3, #11
 80079da:	2220      	movs	r2, #32
 80079dc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80079e2:	4611      	mov	r1, r2
 80079e4:	4618      	mov	r0, r3
 80079e6:	f7ff f9fc 	bl	8006de2 <ld_clust>
 80079ea:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80079f0:	2200      	movs	r2, #0
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7ff fa14 	bl	8006e20 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80079f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079fa:	331c      	adds	r3, #28
 80079fc:	2100      	movs	r1, #0
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7fe fa0f 	bl	8005e22 <st_dword>
					fs->wflag = 1;
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	2201      	movs	r2, #1
 8007a08:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007a0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d037      	beq.n	8007a80 <f_open+0x1d0>
						dw = fs->winsect;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a14:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8007a16:	f107 0314 	add.w	r3, r7, #20
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7fe ff04 	bl	800682c <remove_chain>
 8007a24:	4603      	mov	r3, r0
 8007a26:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8007a2a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d126      	bne.n	8007a80 <f_open+0x1d0>
							res = move_window(fs, dw);
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007a36:	4618      	mov	r0, r3
 8007a38:	f7fe fc4e 	bl	80062d8 <move_window>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a46:	3a01      	subs	r2, #1
 8007a48:	611a      	str	r2, [r3, #16]
 8007a4a:	e019      	b.n	8007a80 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007a4c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d115      	bne.n	8007a80 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007a54:	7ebb      	ldrb	r3, [r7, #26]
 8007a56:	f003 0310 	and.w	r3, r3, #16
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d003      	beq.n	8007a66 <f_open+0x1b6>
					res = FR_NO_FILE;
 8007a5e:	2304      	movs	r3, #4
 8007a60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007a64:	e00c      	b.n	8007a80 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007a66:	79fb      	ldrb	r3, [r7, #7]
 8007a68:	f003 0302 	and.w	r3, r3, #2
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d007      	beq.n	8007a80 <f_open+0x1d0>
 8007a70:	7ebb      	ldrb	r3, [r7, #26]
 8007a72:	f003 0301 	and.w	r3, r3, #1
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d002      	beq.n	8007a80 <f_open+0x1d0>
						res = FR_DENIED;
 8007a7a:	2307      	movs	r3, #7
 8007a7c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007a80:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d126      	bne.n	8007ad6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007a88:	79fb      	ldrb	r3, [r7, #7]
 8007a8a:	f003 0308 	and.w	r3, r3, #8
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d003      	beq.n	8007a9a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8007a92:	79fb      	ldrb	r3, [r7, #7]
 8007a94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a98:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8007aa2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007aa8:	79fb      	ldrb	r3, [r7, #7]
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	bf8c      	ite	hi
 8007aae:	2301      	movhi	r3, #1
 8007ab0:	2300      	movls	r3, #0
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	f107 0314 	add.w	r3, r7, #20
 8007aba:	4611      	mov	r1, r2
 8007abc:	4618      	mov	r0, r3
 8007abe:	f7fe fad9 	bl	8006074 <inc_lock>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d102      	bne.n	8007ad6 <f_open+0x226>
 8007ad0:	2302      	movs	r3, #2
 8007ad2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007ad6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	f040 80a3 	bne.w	8007c26 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ae4:	4611      	mov	r1, r2
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f7ff f97b 	bl	8006de2 <ld_clust>
 8007aec:	4602      	mov	r2, r0
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007af4:	331c      	adds	r3, #28
 8007af6:	4618      	mov	r0, r3
 8007af8:	f7fe f955 	bl	8005da6 <ld_dword>
 8007afc:	4602      	mov	r2, r0
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007b08:	693a      	ldr	r2, [r7, #16]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	88da      	ldrh	r2, [r3, #6]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	79fa      	ldrb	r2, [r7, #7]
 8007b1a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2200      	movs	r2, #0
 8007b26:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	3330      	adds	r3, #48	@ 0x30
 8007b32:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007b36:	2100      	movs	r1, #0
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7fe f9bf 	bl	8005ebc <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007b3e:	79fb      	ldrb	r3, [r7, #7]
 8007b40:	f003 0320 	and.w	r3, r3, #32
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d06e      	beq.n	8007c26 <f_open+0x376>
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d06a      	beq.n	8007c26 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	68da      	ldr	r2, [r3, #12]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	895b      	ldrh	r3, [r3, #10]
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	899b      	ldrh	r3, [r3, #12]
 8007b62:	fb02 f303 	mul.w	r3, r2, r3
 8007b66:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b74:	e016      	b.n	8007ba4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7fe fc69 	bl	8006452 <get_fat>
 8007b80:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8007b82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d802      	bhi.n	8007b8e <f_open+0x2de>
 8007b88:	2302      	movs	r3, #2
 8007b8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007b8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b94:	d102      	bne.n	8007b9c <f_open+0x2ec>
 8007b96:	2301      	movs	r3, #1
 8007b98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007b9c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ba0:	1ad3      	subs	r3, r2, r3
 8007ba2:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ba4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d103      	bne.n	8007bb4 <f_open+0x304>
 8007bac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007bae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d8e0      	bhi.n	8007b76 <f_open+0x2c6>
				}
				fp->clust = clst;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007bb8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007bba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d131      	bne.n	8007c26 <f_open+0x376>
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	899b      	ldrh	r3, [r3, #12]
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bca:	fbb3 f1f2 	udiv	r1, r3, r2
 8007bce:	fb01 f202 	mul.w	r2, r1, r2
 8007bd2:	1a9b      	subs	r3, r3, r2
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d026      	beq.n	8007c26 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7fe fc19 	bl	8006414 <clust2sect>
 8007be2:	6478      	str	r0, [r7, #68]	@ 0x44
 8007be4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d103      	bne.n	8007bf2 <f_open+0x342>
						res = FR_INT_ERR;
 8007bea:	2302      	movs	r3, #2
 8007bec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007bf0:	e019      	b.n	8007c26 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	899b      	ldrh	r3, [r3, #12]
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bfa:	fbb3 f2f2 	udiv	r2, r3, r2
 8007bfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c00:	441a      	add	r2, r3
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	7858      	ldrb	r0, [r3, #1]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6a1a      	ldr	r2, [r3, #32]
 8007c14:	2301      	movs	r3, #1
 8007c16:	f7fe f84f 	bl	8005cb8 <disk_read>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d002      	beq.n	8007c26 <f_open+0x376>
 8007c20:	2301      	movs	r3, #1
 8007c22:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007c26:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d002      	beq.n	8007c34 <f_open+0x384>
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007c34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3760      	adds	r7, #96	@ 0x60
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b08c      	sub	sp, #48	@ 0x30
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	607a      	str	r2, [r7, #4]
 8007c4c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	2200      	movs	r2, #0
 8007c56:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f107 0210 	add.w	r2, r7, #16
 8007c5e:	4611      	mov	r1, r2
 8007c60:	4618      	mov	r0, r3
 8007c62:	f7ff fda9 	bl	80077b8 <validate>
 8007c66:	4603      	mov	r3, r0
 8007c68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007c6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d107      	bne.n	8007c84 <f_write+0x44>
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	7d5b      	ldrb	r3, [r3, #21]
 8007c78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007c7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d002      	beq.n	8007c8a <f_write+0x4a>
 8007c84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007c88:	e16a      	b.n	8007f60 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	7d1b      	ldrb	r3, [r3, #20]
 8007c8e:	f003 0302 	and.w	r3, r3, #2
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d101      	bne.n	8007c9a <f_write+0x5a>
 8007c96:	2307      	movs	r3, #7
 8007c98:	e162      	b.n	8007f60 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	699a      	ldr	r2, [r3, #24]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	441a      	add	r2, r3
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	f080 814c 	bcs.w	8007f44 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	699b      	ldr	r3, [r3, #24]
 8007cb0:	43db      	mvns	r3, r3
 8007cb2:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007cb4:	e146      	b.n	8007f44 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	699b      	ldr	r3, [r3, #24]
 8007cba:	693a      	ldr	r2, [r7, #16]
 8007cbc:	8992      	ldrh	r2, [r2, #12]
 8007cbe:	fbb3 f1f2 	udiv	r1, r3, r2
 8007cc2:	fb01 f202 	mul.w	r2, r1, r2
 8007cc6:	1a9b      	subs	r3, r3, r2
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f040 80f1 	bne.w	8007eb0 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	693a      	ldr	r2, [r7, #16]
 8007cd4:	8992      	ldrh	r2, [r2, #12]
 8007cd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007cda:	693a      	ldr	r2, [r7, #16]
 8007cdc:	8952      	ldrh	r2, [r2, #10]
 8007cde:	3a01      	subs	r2, #1
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d143      	bne.n	8007d72 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	699b      	ldr	r3, [r3, #24]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d10c      	bne.n	8007d0c <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d11a      	bne.n	8007d34 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2100      	movs	r1, #0
 8007d02:	4618      	mov	r0, r3
 8007d04:	f7fe fdf7 	bl	80068f6 <create_chain>
 8007d08:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007d0a:	e013      	b.n	8007d34 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d007      	beq.n	8007d24 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	4619      	mov	r1, r3
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f7fe fe83 	bl	8006a26 <clmt_clust>
 8007d20:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007d22:	e007      	b.n	8007d34 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	69db      	ldr	r3, [r3, #28]
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	f7fe fde2 	bl	80068f6 <create_chain>
 8007d32:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	f000 8109 	beq.w	8007f4e <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d104      	bne.n	8007d4c <f_write+0x10c>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2202      	movs	r2, #2
 8007d46:	755a      	strb	r2, [r3, #21]
 8007d48:	2302      	movs	r3, #2
 8007d4a:	e109      	b.n	8007f60 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d52:	d104      	bne.n	8007d5e <f_write+0x11e>
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2201      	movs	r2, #1
 8007d58:	755a      	strb	r2, [r3, #21]
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e100      	b.n	8007f60 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d62:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d102      	bne.n	8007d72 <f_write+0x132>
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d70:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	7d1b      	ldrb	r3, [r3, #20]
 8007d76:	b25b      	sxtb	r3, r3
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	da18      	bge.n	8007dae <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	7858      	ldrb	r0, [r3, #1]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	6a1a      	ldr	r2, [r3, #32]
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	f7fd ffb4 	bl	8005cf8 <disk_write>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d004      	beq.n	8007da0 <f_write+0x160>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2201      	movs	r2, #1
 8007d9a:	755a      	strb	r2, [r3, #21]
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e0df      	b.n	8007f60 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	7d1b      	ldrb	r3, [r3, #20]
 8007da4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007da8:	b2da      	uxtb	r2, r3
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007dae:	693a      	ldr	r2, [r7, #16]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	69db      	ldr	r3, [r3, #28]
 8007db4:	4619      	mov	r1, r3
 8007db6:	4610      	mov	r0, r2
 8007db8:	f7fe fb2c 	bl	8006414 <clust2sect>
 8007dbc:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d104      	bne.n	8007dce <f_write+0x18e>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2202      	movs	r2, #2
 8007dc8:	755a      	strb	r2, [r3, #21]
 8007dca:	2302      	movs	r3, #2
 8007dcc:	e0c8      	b.n	8007f60 <f_write+0x320>
			sect += csect;
 8007dce:	697a      	ldr	r2, [r7, #20]
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	4413      	add	r3, r2
 8007dd4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	899b      	ldrh	r3, [r3, #12]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	fbb3 f3f2 	udiv	r3, r3, r2
 8007de2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007de4:	6a3b      	ldr	r3, [r7, #32]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d043      	beq.n	8007e72 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007dea:	69ba      	ldr	r2, [r7, #24]
 8007dec:	6a3b      	ldr	r3, [r7, #32]
 8007dee:	4413      	add	r3, r2
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	8952      	ldrh	r2, [r2, #10]
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d905      	bls.n	8007e04 <f_write+0x1c4>
					cc = fs->csize - csect;
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	895b      	ldrh	r3, [r3, #10]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	7858      	ldrb	r0, [r3, #1]
 8007e08:	6a3b      	ldr	r3, [r7, #32]
 8007e0a:	697a      	ldr	r2, [r7, #20]
 8007e0c:	69f9      	ldr	r1, [r7, #28]
 8007e0e:	f7fd ff73 	bl	8005cf8 <disk_write>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d004      	beq.n	8007e22 <f_write+0x1e2>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	755a      	strb	r2, [r3, #21]
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e09e      	b.n	8007f60 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6a1a      	ldr	r2, [r3, #32]
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	6a3a      	ldr	r2, [r7, #32]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d918      	bls.n	8007e62 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6a1a      	ldr	r2, [r3, #32]
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	1ad3      	subs	r3, r2, r3
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	8992      	ldrh	r2, [r2, #12]
 8007e42:	fb02 f303 	mul.w	r3, r2, r3
 8007e46:	69fa      	ldr	r2, [r7, #28]
 8007e48:	18d1      	adds	r1, r2, r3
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	899b      	ldrh	r3, [r3, #12]
 8007e4e:	461a      	mov	r2, r3
 8007e50:	f7fe f813 	bl	8005e7a <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	7d1b      	ldrb	r3, [r3, #20]
 8007e58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e5c:	b2da      	uxtb	r2, r3
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	899b      	ldrh	r3, [r3, #12]
 8007e66:	461a      	mov	r2, r3
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	fb02 f303 	mul.w	r3, r2, r3
 8007e6e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8007e70:	e04b      	b.n	8007f0a <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6a1b      	ldr	r3, [r3, #32]
 8007e76:	697a      	ldr	r2, [r7, #20]
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d016      	beq.n	8007eaa <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	699a      	ldr	r2, [r3, #24]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d210      	bcs.n	8007eaa <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	7858      	ldrb	r0, [r3, #1]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007e92:	2301      	movs	r3, #1
 8007e94:	697a      	ldr	r2, [r7, #20]
 8007e96:	f7fd ff0f 	bl	8005cb8 <disk_read>
 8007e9a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d004      	beq.n	8007eaa <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	755a      	strb	r2, [r3, #21]
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e05a      	b.n	8007f60 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	697a      	ldr	r2, [r7, #20]
 8007eae:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	899b      	ldrh	r3, [r3, #12]
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	693a      	ldr	r2, [r7, #16]
 8007ebc:	8992      	ldrh	r2, [r2, #12]
 8007ebe:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ec2:	fb01 f202 	mul.w	r2, r1, r2
 8007ec6:	1a9b      	subs	r3, r3, r2
 8007ec8:	1ac3      	subs	r3, r0, r3
 8007eca:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d901      	bls.n	8007ed8 <f_write+0x298>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	699b      	ldr	r3, [r3, #24]
 8007ee2:	693a      	ldr	r2, [r7, #16]
 8007ee4:	8992      	ldrh	r2, [r2, #12]
 8007ee6:	fbb3 f0f2 	udiv	r0, r3, r2
 8007eea:	fb00 f202 	mul.w	r2, r0, r2
 8007eee:	1a9b      	subs	r3, r3, r2
 8007ef0:	440b      	add	r3, r1
 8007ef2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ef4:	69f9      	ldr	r1, [r7, #28]
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f7fd ffbf 	bl	8005e7a <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	7d1b      	ldrb	r3, [r3, #20]
 8007f00:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f04:	b2da      	uxtb	r2, r3
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007f0a:	69fa      	ldr	r2, [r7, #28]
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0e:	4413      	add	r3, r2
 8007f10:	61fb      	str	r3, [r7, #28]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	699a      	ldr	r2, [r3, #24]
 8007f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f18:	441a      	add	r2, r3
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	619a      	str	r2, [r3, #24]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	68da      	ldr	r2, [r3, #12]
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	699b      	ldr	r3, [r3, #24]
 8007f26:	429a      	cmp	r2, r3
 8007f28:	bf38      	it	cc
 8007f2a:	461a      	movcc	r2, r3
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	60da      	str	r2, [r3, #12]
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f36:	441a      	add	r2, r3
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	601a      	str	r2, [r3, #0]
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	f47f aeb5 	bne.w	8007cb6 <f_write+0x76>
 8007f4c:	e000      	b.n	8007f50 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007f4e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	7d1b      	ldrb	r3, [r3, #20]
 8007f54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f58:	b2da      	uxtb	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3730      	adds	r7, #48	@ 0x30
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f107 0208 	add.w	r2, r7, #8
 8007f76:	4611      	mov	r1, r2
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f7ff fc1d 	bl	80077b8 <validate>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007f82:	7dfb      	ldrb	r3, [r7, #23]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d168      	bne.n	800805a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	7d1b      	ldrb	r3, [r3, #20]
 8007f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d062      	beq.n	800805a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	7d1b      	ldrb	r3, [r3, #20]
 8007f98:	b25b      	sxtb	r3, r3
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	da15      	bge.n	8007fca <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	7858      	ldrb	r0, [r3, #1]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6a1a      	ldr	r2, [r3, #32]
 8007fac:	2301      	movs	r3, #1
 8007fae:	f7fd fea3 	bl	8005cf8 <disk_write>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d001      	beq.n	8007fbc <f_sync+0x54>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e04f      	b.n	800805c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	7d1b      	ldrb	r3, [r3, #20]
 8007fc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fc4:	b2da      	uxtb	r2, r3
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007fca:	f7fd fdd7 	bl	8005b7c <get_fattime>
 8007fce:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd6:	4619      	mov	r1, r3
 8007fd8:	4610      	mov	r0, r2
 8007fda:	f7fe f97d 	bl	80062d8 <move_window>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007fe2:	7dfb      	ldrb	r3, [r7, #23]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d138      	bne.n	800805a <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fec:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	330b      	adds	r3, #11
 8007ff2:	781a      	ldrb	r2, [r3, #0]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	330b      	adds	r3, #11
 8007ff8:	f042 0220 	orr.w	r2, r2, #32
 8007ffc:	b2d2      	uxtb	r2, r2
 8007ffe:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6818      	ldr	r0, [r3, #0]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	461a      	mov	r2, r3
 800800a:	68f9      	ldr	r1, [r7, #12]
 800800c:	f7fe ff08 	bl	8006e20 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f103 021c 	add.w	r2, r3, #28
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	4619      	mov	r1, r3
 800801c:	4610      	mov	r0, r2
 800801e:	f7fd ff00 	bl	8005e22 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	3316      	adds	r3, #22
 8008026:	6939      	ldr	r1, [r7, #16]
 8008028:	4618      	mov	r0, r3
 800802a:	f7fd fefa 	bl	8005e22 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	3312      	adds	r3, #18
 8008032:	2100      	movs	r1, #0
 8008034:	4618      	mov	r0, r3
 8008036:	f7fd fed9 	bl	8005dec <st_word>
					fs->wflag = 1;
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	2201      	movs	r2, #1
 800803e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	4618      	mov	r0, r3
 8008044:	f7fe f976 	bl	8006334 <sync_fs>
 8008048:	4603      	mov	r3, r0
 800804a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	7d1b      	ldrb	r3, [r3, #20]
 8008050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008054:	b2da      	uxtb	r2, r3
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800805a:	7dfb      	ldrb	r3, [r7, #23]
}
 800805c:	4618      	mov	r0, r3
 800805e:	3718      	adds	r7, #24
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f7ff ff7b 	bl	8007f68 <f_sync>
 8008072:	4603      	mov	r3, r0
 8008074:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8008076:	7bfb      	ldrb	r3, [r7, #15]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d118      	bne.n	80080ae <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f107 0208 	add.w	r2, r7, #8
 8008082:	4611      	mov	r1, r2
 8008084:	4618      	mov	r0, r3
 8008086:	f7ff fb97 	bl	80077b8 <validate>
 800808a:	4603      	mov	r3, r0
 800808c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800808e:	7bfb      	ldrb	r3, [r7, #15]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d10c      	bne.n	80080ae <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	691b      	ldr	r3, [r3, #16]
 8008098:	4618      	mov	r0, r3
 800809a:	f7fe f879 	bl	8006190 <dec_lock>
 800809e:	4603      	mov	r3, r0
 80080a0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80080a2:	7bfb      	ldrb	r3, [r7, #15]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d102      	bne.n	80080ae <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80080ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b087      	sub	sp, #28
 80080bc:	af00      	add	r7, sp, #0
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	60b9      	str	r1, [r7, #8]
 80080c2:	4613      	mov	r3, r2
 80080c4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80080c6:	2301      	movs	r3, #1
 80080c8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80080ca:	2300      	movs	r3, #0
 80080cc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80080ce:	4b1f      	ldr	r3, [pc, #124]	@ (800814c <FATFS_LinkDriverEx+0x94>)
 80080d0:	7a5b      	ldrb	r3, [r3, #9]
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d131      	bne.n	800813c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80080d8:	4b1c      	ldr	r3, [pc, #112]	@ (800814c <FATFS_LinkDriverEx+0x94>)
 80080da:	7a5b      	ldrb	r3, [r3, #9]
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	461a      	mov	r2, r3
 80080e0:	4b1a      	ldr	r3, [pc, #104]	@ (800814c <FATFS_LinkDriverEx+0x94>)
 80080e2:	2100      	movs	r1, #0
 80080e4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80080e6:	4b19      	ldr	r3, [pc, #100]	@ (800814c <FATFS_LinkDriverEx+0x94>)
 80080e8:	7a5b      	ldrb	r3, [r3, #9]
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	4a17      	ldr	r2, [pc, #92]	@ (800814c <FATFS_LinkDriverEx+0x94>)
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	4413      	add	r3, r2
 80080f2:	68fa      	ldr	r2, [r7, #12]
 80080f4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80080f6:	4b15      	ldr	r3, [pc, #84]	@ (800814c <FATFS_LinkDriverEx+0x94>)
 80080f8:	7a5b      	ldrb	r3, [r3, #9]
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	461a      	mov	r2, r3
 80080fe:	4b13      	ldr	r3, [pc, #76]	@ (800814c <FATFS_LinkDriverEx+0x94>)
 8008100:	4413      	add	r3, r2
 8008102:	79fa      	ldrb	r2, [r7, #7]
 8008104:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008106:	4b11      	ldr	r3, [pc, #68]	@ (800814c <FATFS_LinkDriverEx+0x94>)
 8008108:	7a5b      	ldrb	r3, [r3, #9]
 800810a:	b2db      	uxtb	r3, r3
 800810c:	1c5a      	adds	r2, r3, #1
 800810e:	b2d1      	uxtb	r1, r2
 8008110:	4a0e      	ldr	r2, [pc, #56]	@ (800814c <FATFS_LinkDriverEx+0x94>)
 8008112:	7251      	strb	r1, [r2, #9]
 8008114:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008116:	7dbb      	ldrb	r3, [r7, #22]
 8008118:	3330      	adds	r3, #48	@ 0x30
 800811a:	b2da      	uxtb	r2, r3
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	3301      	adds	r3, #1
 8008124:	223a      	movs	r2, #58	@ 0x3a
 8008126:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	3302      	adds	r3, #2
 800812c:	222f      	movs	r2, #47	@ 0x2f
 800812e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	3303      	adds	r3, #3
 8008134:	2200      	movs	r2, #0
 8008136:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008138:	2300      	movs	r3, #0
 800813a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800813c:	7dfb      	ldrb	r3, [r7, #23]
}
 800813e:	4618      	mov	r0, r3
 8008140:	371c      	adds	r7, #28
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	20002b70 	.word	0x20002b70

08008150 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b082      	sub	sp, #8
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800815a:	2200      	movs	r2, #0
 800815c:	6839      	ldr	r1, [r7, #0]
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f7ff ffaa 	bl	80080b8 <FATFS_LinkDriverEx>
 8008164:	4603      	mov	r3, r0
}
 8008166:	4618      	mov	r0, r3
 8008168:	3708      	adds	r7, #8
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
	...

08008170 <siprintf>:
 8008170:	b40e      	push	{r1, r2, r3}
 8008172:	b510      	push	{r4, lr}
 8008174:	b09d      	sub	sp, #116	@ 0x74
 8008176:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008178:	9002      	str	r0, [sp, #8]
 800817a:	9006      	str	r0, [sp, #24]
 800817c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008180:	480a      	ldr	r0, [pc, #40]	@ (80081ac <siprintf+0x3c>)
 8008182:	9107      	str	r1, [sp, #28]
 8008184:	9104      	str	r1, [sp, #16]
 8008186:	490a      	ldr	r1, [pc, #40]	@ (80081b0 <siprintf+0x40>)
 8008188:	f853 2b04 	ldr.w	r2, [r3], #4
 800818c:	9105      	str	r1, [sp, #20]
 800818e:	2400      	movs	r4, #0
 8008190:	a902      	add	r1, sp, #8
 8008192:	6800      	ldr	r0, [r0, #0]
 8008194:	9301      	str	r3, [sp, #4]
 8008196:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008198:	f000 f994 	bl	80084c4 <_svfiprintf_r>
 800819c:	9b02      	ldr	r3, [sp, #8]
 800819e:	701c      	strb	r4, [r3, #0]
 80081a0:	b01d      	add	sp, #116	@ 0x74
 80081a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081a6:	b003      	add	sp, #12
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop
 80081ac:	20000070 	.word	0x20000070
 80081b0:	ffff0208 	.word	0xffff0208

080081b4 <memset>:
 80081b4:	4402      	add	r2, r0
 80081b6:	4603      	mov	r3, r0
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d100      	bne.n	80081be <memset+0xa>
 80081bc:	4770      	bx	lr
 80081be:	f803 1b01 	strb.w	r1, [r3], #1
 80081c2:	e7f9      	b.n	80081b8 <memset+0x4>

080081c4 <__errno>:
 80081c4:	4b01      	ldr	r3, [pc, #4]	@ (80081cc <__errno+0x8>)
 80081c6:	6818      	ldr	r0, [r3, #0]
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop
 80081cc:	20000070 	.word	0x20000070

080081d0 <__libc_init_array>:
 80081d0:	b570      	push	{r4, r5, r6, lr}
 80081d2:	4d0d      	ldr	r5, [pc, #52]	@ (8008208 <__libc_init_array+0x38>)
 80081d4:	4c0d      	ldr	r4, [pc, #52]	@ (800820c <__libc_init_array+0x3c>)
 80081d6:	1b64      	subs	r4, r4, r5
 80081d8:	10a4      	asrs	r4, r4, #2
 80081da:	2600      	movs	r6, #0
 80081dc:	42a6      	cmp	r6, r4
 80081de:	d109      	bne.n	80081f4 <__libc_init_array+0x24>
 80081e0:	4d0b      	ldr	r5, [pc, #44]	@ (8008210 <__libc_init_array+0x40>)
 80081e2:	4c0c      	ldr	r4, [pc, #48]	@ (8008214 <__libc_init_array+0x44>)
 80081e4:	f000 fc64 	bl	8008ab0 <_init>
 80081e8:	1b64      	subs	r4, r4, r5
 80081ea:	10a4      	asrs	r4, r4, #2
 80081ec:	2600      	movs	r6, #0
 80081ee:	42a6      	cmp	r6, r4
 80081f0:	d105      	bne.n	80081fe <__libc_init_array+0x2e>
 80081f2:	bd70      	pop	{r4, r5, r6, pc}
 80081f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80081f8:	4798      	blx	r3
 80081fa:	3601      	adds	r6, #1
 80081fc:	e7ee      	b.n	80081dc <__libc_init_array+0xc>
 80081fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008202:	4798      	blx	r3
 8008204:	3601      	adds	r6, #1
 8008206:	e7f2      	b.n	80081ee <__libc_init_array+0x1e>
 8008208:	08008c00 	.word	0x08008c00
 800820c:	08008c00 	.word	0x08008c00
 8008210:	08008c00 	.word	0x08008c00
 8008214:	08008c04 	.word	0x08008c04

08008218 <__retarget_lock_acquire_recursive>:
 8008218:	4770      	bx	lr

0800821a <__retarget_lock_release_recursive>:
 800821a:	4770      	bx	lr

0800821c <_free_r>:
 800821c:	b538      	push	{r3, r4, r5, lr}
 800821e:	4605      	mov	r5, r0
 8008220:	2900      	cmp	r1, #0
 8008222:	d041      	beq.n	80082a8 <_free_r+0x8c>
 8008224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008228:	1f0c      	subs	r4, r1, #4
 800822a:	2b00      	cmp	r3, #0
 800822c:	bfb8      	it	lt
 800822e:	18e4      	addlt	r4, r4, r3
 8008230:	f000 f8e0 	bl	80083f4 <__malloc_lock>
 8008234:	4a1d      	ldr	r2, [pc, #116]	@ (80082ac <_free_r+0x90>)
 8008236:	6813      	ldr	r3, [r2, #0]
 8008238:	b933      	cbnz	r3, 8008248 <_free_r+0x2c>
 800823a:	6063      	str	r3, [r4, #4]
 800823c:	6014      	str	r4, [r2, #0]
 800823e:	4628      	mov	r0, r5
 8008240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008244:	f000 b8dc 	b.w	8008400 <__malloc_unlock>
 8008248:	42a3      	cmp	r3, r4
 800824a:	d908      	bls.n	800825e <_free_r+0x42>
 800824c:	6820      	ldr	r0, [r4, #0]
 800824e:	1821      	adds	r1, r4, r0
 8008250:	428b      	cmp	r3, r1
 8008252:	bf01      	itttt	eq
 8008254:	6819      	ldreq	r1, [r3, #0]
 8008256:	685b      	ldreq	r3, [r3, #4]
 8008258:	1809      	addeq	r1, r1, r0
 800825a:	6021      	streq	r1, [r4, #0]
 800825c:	e7ed      	b.n	800823a <_free_r+0x1e>
 800825e:	461a      	mov	r2, r3
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	b10b      	cbz	r3, 8008268 <_free_r+0x4c>
 8008264:	42a3      	cmp	r3, r4
 8008266:	d9fa      	bls.n	800825e <_free_r+0x42>
 8008268:	6811      	ldr	r1, [r2, #0]
 800826a:	1850      	adds	r0, r2, r1
 800826c:	42a0      	cmp	r0, r4
 800826e:	d10b      	bne.n	8008288 <_free_r+0x6c>
 8008270:	6820      	ldr	r0, [r4, #0]
 8008272:	4401      	add	r1, r0
 8008274:	1850      	adds	r0, r2, r1
 8008276:	4283      	cmp	r3, r0
 8008278:	6011      	str	r1, [r2, #0]
 800827a:	d1e0      	bne.n	800823e <_free_r+0x22>
 800827c:	6818      	ldr	r0, [r3, #0]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	6053      	str	r3, [r2, #4]
 8008282:	4408      	add	r0, r1
 8008284:	6010      	str	r0, [r2, #0]
 8008286:	e7da      	b.n	800823e <_free_r+0x22>
 8008288:	d902      	bls.n	8008290 <_free_r+0x74>
 800828a:	230c      	movs	r3, #12
 800828c:	602b      	str	r3, [r5, #0]
 800828e:	e7d6      	b.n	800823e <_free_r+0x22>
 8008290:	6820      	ldr	r0, [r4, #0]
 8008292:	1821      	adds	r1, r4, r0
 8008294:	428b      	cmp	r3, r1
 8008296:	bf04      	itt	eq
 8008298:	6819      	ldreq	r1, [r3, #0]
 800829a:	685b      	ldreq	r3, [r3, #4]
 800829c:	6063      	str	r3, [r4, #4]
 800829e:	bf04      	itt	eq
 80082a0:	1809      	addeq	r1, r1, r0
 80082a2:	6021      	streq	r1, [r4, #0]
 80082a4:	6054      	str	r4, [r2, #4]
 80082a6:	e7ca      	b.n	800823e <_free_r+0x22>
 80082a8:	bd38      	pop	{r3, r4, r5, pc}
 80082aa:	bf00      	nop
 80082ac:	20002cc0 	.word	0x20002cc0

080082b0 <sbrk_aligned>:
 80082b0:	b570      	push	{r4, r5, r6, lr}
 80082b2:	4e0f      	ldr	r6, [pc, #60]	@ (80082f0 <sbrk_aligned+0x40>)
 80082b4:	460c      	mov	r4, r1
 80082b6:	6831      	ldr	r1, [r6, #0]
 80082b8:	4605      	mov	r5, r0
 80082ba:	b911      	cbnz	r1, 80082c2 <sbrk_aligned+0x12>
 80082bc:	f000 fba4 	bl	8008a08 <_sbrk_r>
 80082c0:	6030      	str	r0, [r6, #0]
 80082c2:	4621      	mov	r1, r4
 80082c4:	4628      	mov	r0, r5
 80082c6:	f000 fb9f 	bl	8008a08 <_sbrk_r>
 80082ca:	1c43      	adds	r3, r0, #1
 80082cc:	d103      	bne.n	80082d6 <sbrk_aligned+0x26>
 80082ce:	f04f 34ff 	mov.w	r4, #4294967295
 80082d2:	4620      	mov	r0, r4
 80082d4:	bd70      	pop	{r4, r5, r6, pc}
 80082d6:	1cc4      	adds	r4, r0, #3
 80082d8:	f024 0403 	bic.w	r4, r4, #3
 80082dc:	42a0      	cmp	r0, r4
 80082de:	d0f8      	beq.n	80082d2 <sbrk_aligned+0x22>
 80082e0:	1a21      	subs	r1, r4, r0
 80082e2:	4628      	mov	r0, r5
 80082e4:	f000 fb90 	bl	8008a08 <_sbrk_r>
 80082e8:	3001      	adds	r0, #1
 80082ea:	d1f2      	bne.n	80082d2 <sbrk_aligned+0x22>
 80082ec:	e7ef      	b.n	80082ce <sbrk_aligned+0x1e>
 80082ee:	bf00      	nop
 80082f0:	20002cbc 	.word	0x20002cbc

080082f4 <_malloc_r>:
 80082f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082f8:	1ccd      	adds	r5, r1, #3
 80082fa:	f025 0503 	bic.w	r5, r5, #3
 80082fe:	3508      	adds	r5, #8
 8008300:	2d0c      	cmp	r5, #12
 8008302:	bf38      	it	cc
 8008304:	250c      	movcc	r5, #12
 8008306:	2d00      	cmp	r5, #0
 8008308:	4606      	mov	r6, r0
 800830a:	db01      	blt.n	8008310 <_malloc_r+0x1c>
 800830c:	42a9      	cmp	r1, r5
 800830e:	d904      	bls.n	800831a <_malloc_r+0x26>
 8008310:	230c      	movs	r3, #12
 8008312:	6033      	str	r3, [r6, #0]
 8008314:	2000      	movs	r0, #0
 8008316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800831a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80083f0 <_malloc_r+0xfc>
 800831e:	f000 f869 	bl	80083f4 <__malloc_lock>
 8008322:	f8d8 3000 	ldr.w	r3, [r8]
 8008326:	461c      	mov	r4, r3
 8008328:	bb44      	cbnz	r4, 800837c <_malloc_r+0x88>
 800832a:	4629      	mov	r1, r5
 800832c:	4630      	mov	r0, r6
 800832e:	f7ff ffbf 	bl	80082b0 <sbrk_aligned>
 8008332:	1c43      	adds	r3, r0, #1
 8008334:	4604      	mov	r4, r0
 8008336:	d158      	bne.n	80083ea <_malloc_r+0xf6>
 8008338:	f8d8 4000 	ldr.w	r4, [r8]
 800833c:	4627      	mov	r7, r4
 800833e:	2f00      	cmp	r7, #0
 8008340:	d143      	bne.n	80083ca <_malloc_r+0xd6>
 8008342:	2c00      	cmp	r4, #0
 8008344:	d04b      	beq.n	80083de <_malloc_r+0xea>
 8008346:	6823      	ldr	r3, [r4, #0]
 8008348:	4639      	mov	r1, r7
 800834a:	4630      	mov	r0, r6
 800834c:	eb04 0903 	add.w	r9, r4, r3
 8008350:	f000 fb5a 	bl	8008a08 <_sbrk_r>
 8008354:	4581      	cmp	r9, r0
 8008356:	d142      	bne.n	80083de <_malloc_r+0xea>
 8008358:	6821      	ldr	r1, [r4, #0]
 800835a:	1a6d      	subs	r5, r5, r1
 800835c:	4629      	mov	r1, r5
 800835e:	4630      	mov	r0, r6
 8008360:	f7ff ffa6 	bl	80082b0 <sbrk_aligned>
 8008364:	3001      	adds	r0, #1
 8008366:	d03a      	beq.n	80083de <_malloc_r+0xea>
 8008368:	6823      	ldr	r3, [r4, #0]
 800836a:	442b      	add	r3, r5
 800836c:	6023      	str	r3, [r4, #0]
 800836e:	f8d8 3000 	ldr.w	r3, [r8]
 8008372:	685a      	ldr	r2, [r3, #4]
 8008374:	bb62      	cbnz	r2, 80083d0 <_malloc_r+0xdc>
 8008376:	f8c8 7000 	str.w	r7, [r8]
 800837a:	e00f      	b.n	800839c <_malloc_r+0xa8>
 800837c:	6822      	ldr	r2, [r4, #0]
 800837e:	1b52      	subs	r2, r2, r5
 8008380:	d420      	bmi.n	80083c4 <_malloc_r+0xd0>
 8008382:	2a0b      	cmp	r2, #11
 8008384:	d917      	bls.n	80083b6 <_malloc_r+0xc2>
 8008386:	1961      	adds	r1, r4, r5
 8008388:	42a3      	cmp	r3, r4
 800838a:	6025      	str	r5, [r4, #0]
 800838c:	bf18      	it	ne
 800838e:	6059      	strne	r1, [r3, #4]
 8008390:	6863      	ldr	r3, [r4, #4]
 8008392:	bf08      	it	eq
 8008394:	f8c8 1000 	streq.w	r1, [r8]
 8008398:	5162      	str	r2, [r4, r5]
 800839a:	604b      	str	r3, [r1, #4]
 800839c:	4630      	mov	r0, r6
 800839e:	f000 f82f 	bl	8008400 <__malloc_unlock>
 80083a2:	f104 000b 	add.w	r0, r4, #11
 80083a6:	1d23      	adds	r3, r4, #4
 80083a8:	f020 0007 	bic.w	r0, r0, #7
 80083ac:	1ac2      	subs	r2, r0, r3
 80083ae:	bf1c      	itt	ne
 80083b0:	1a1b      	subne	r3, r3, r0
 80083b2:	50a3      	strne	r3, [r4, r2]
 80083b4:	e7af      	b.n	8008316 <_malloc_r+0x22>
 80083b6:	6862      	ldr	r2, [r4, #4]
 80083b8:	42a3      	cmp	r3, r4
 80083ba:	bf0c      	ite	eq
 80083bc:	f8c8 2000 	streq.w	r2, [r8]
 80083c0:	605a      	strne	r2, [r3, #4]
 80083c2:	e7eb      	b.n	800839c <_malloc_r+0xa8>
 80083c4:	4623      	mov	r3, r4
 80083c6:	6864      	ldr	r4, [r4, #4]
 80083c8:	e7ae      	b.n	8008328 <_malloc_r+0x34>
 80083ca:	463c      	mov	r4, r7
 80083cc:	687f      	ldr	r7, [r7, #4]
 80083ce:	e7b6      	b.n	800833e <_malloc_r+0x4a>
 80083d0:	461a      	mov	r2, r3
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	42a3      	cmp	r3, r4
 80083d6:	d1fb      	bne.n	80083d0 <_malloc_r+0xdc>
 80083d8:	2300      	movs	r3, #0
 80083da:	6053      	str	r3, [r2, #4]
 80083dc:	e7de      	b.n	800839c <_malloc_r+0xa8>
 80083de:	230c      	movs	r3, #12
 80083e0:	6033      	str	r3, [r6, #0]
 80083e2:	4630      	mov	r0, r6
 80083e4:	f000 f80c 	bl	8008400 <__malloc_unlock>
 80083e8:	e794      	b.n	8008314 <_malloc_r+0x20>
 80083ea:	6005      	str	r5, [r0, #0]
 80083ec:	e7d6      	b.n	800839c <_malloc_r+0xa8>
 80083ee:	bf00      	nop
 80083f0:	20002cc0 	.word	0x20002cc0

080083f4 <__malloc_lock>:
 80083f4:	4801      	ldr	r0, [pc, #4]	@ (80083fc <__malloc_lock+0x8>)
 80083f6:	f7ff bf0f 	b.w	8008218 <__retarget_lock_acquire_recursive>
 80083fa:	bf00      	nop
 80083fc:	20002cb8 	.word	0x20002cb8

08008400 <__malloc_unlock>:
 8008400:	4801      	ldr	r0, [pc, #4]	@ (8008408 <__malloc_unlock+0x8>)
 8008402:	f7ff bf0a 	b.w	800821a <__retarget_lock_release_recursive>
 8008406:	bf00      	nop
 8008408:	20002cb8 	.word	0x20002cb8

0800840c <__ssputs_r>:
 800840c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008410:	688e      	ldr	r6, [r1, #8]
 8008412:	461f      	mov	r7, r3
 8008414:	42be      	cmp	r6, r7
 8008416:	680b      	ldr	r3, [r1, #0]
 8008418:	4682      	mov	sl, r0
 800841a:	460c      	mov	r4, r1
 800841c:	4690      	mov	r8, r2
 800841e:	d82d      	bhi.n	800847c <__ssputs_r+0x70>
 8008420:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008424:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008428:	d026      	beq.n	8008478 <__ssputs_r+0x6c>
 800842a:	6965      	ldr	r5, [r4, #20]
 800842c:	6909      	ldr	r1, [r1, #16]
 800842e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008432:	eba3 0901 	sub.w	r9, r3, r1
 8008436:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800843a:	1c7b      	adds	r3, r7, #1
 800843c:	444b      	add	r3, r9
 800843e:	106d      	asrs	r5, r5, #1
 8008440:	429d      	cmp	r5, r3
 8008442:	bf38      	it	cc
 8008444:	461d      	movcc	r5, r3
 8008446:	0553      	lsls	r3, r2, #21
 8008448:	d527      	bpl.n	800849a <__ssputs_r+0x8e>
 800844a:	4629      	mov	r1, r5
 800844c:	f7ff ff52 	bl	80082f4 <_malloc_r>
 8008450:	4606      	mov	r6, r0
 8008452:	b360      	cbz	r0, 80084ae <__ssputs_r+0xa2>
 8008454:	6921      	ldr	r1, [r4, #16]
 8008456:	464a      	mov	r2, r9
 8008458:	f000 fae6 	bl	8008a28 <memcpy>
 800845c:	89a3      	ldrh	r3, [r4, #12]
 800845e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008466:	81a3      	strh	r3, [r4, #12]
 8008468:	6126      	str	r6, [r4, #16]
 800846a:	6165      	str	r5, [r4, #20]
 800846c:	444e      	add	r6, r9
 800846e:	eba5 0509 	sub.w	r5, r5, r9
 8008472:	6026      	str	r6, [r4, #0]
 8008474:	60a5      	str	r5, [r4, #8]
 8008476:	463e      	mov	r6, r7
 8008478:	42be      	cmp	r6, r7
 800847a:	d900      	bls.n	800847e <__ssputs_r+0x72>
 800847c:	463e      	mov	r6, r7
 800847e:	6820      	ldr	r0, [r4, #0]
 8008480:	4632      	mov	r2, r6
 8008482:	4641      	mov	r1, r8
 8008484:	f000 faa6 	bl	80089d4 <memmove>
 8008488:	68a3      	ldr	r3, [r4, #8]
 800848a:	1b9b      	subs	r3, r3, r6
 800848c:	60a3      	str	r3, [r4, #8]
 800848e:	6823      	ldr	r3, [r4, #0]
 8008490:	4433      	add	r3, r6
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	2000      	movs	r0, #0
 8008496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800849a:	462a      	mov	r2, r5
 800849c:	f000 fad2 	bl	8008a44 <_realloc_r>
 80084a0:	4606      	mov	r6, r0
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d1e0      	bne.n	8008468 <__ssputs_r+0x5c>
 80084a6:	6921      	ldr	r1, [r4, #16]
 80084a8:	4650      	mov	r0, sl
 80084aa:	f7ff feb7 	bl	800821c <_free_r>
 80084ae:	230c      	movs	r3, #12
 80084b0:	f8ca 3000 	str.w	r3, [sl]
 80084b4:	89a3      	ldrh	r3, [r4, #12]
 80084b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084ba:	81a3      	strh	r3, [r4, #12]
 80084bc:	f04f 30ff 	mov.w	r0, #4294967295
 80084c0:	e7e9      	b.n	8008496 <__ssputs_r+0x8a>
	...

080084c4 <_svfiprintf_r>:
 80084c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084c8:	4698      	mov	r8, r3
 80084ca:	898b      	ldrh	r3, [r1, #12]
 80084cc:	061b      	lsls	r3, r3, #24
 80084ce:	b09d      	sub	sp, #116	@ 0x74
 80084d0:	4607      	mov	r7, r0
 80084d2:	460d      	mov	r5, r1
 80084d4:	4614      	mov	r4, r2
 80084d6:	d510      	bpl.n	80084fa <_svfiprintf_r+0x36>
 80084d8:	690b      	ldr	r3, [r1, #16]
 80084da:	b973      	cbnz	r3, 80084fa <_svfiprintf_r+0x36>
 80084dc:	2140      	movs	r1, #64	@ 0x40
 80084de:	f7ff ff09 	bl	80082f4 <_malloc_r>
 80084e2:	6028      	str	r0, [r5, #0]
 80084e4:	6128      	str	r0, [r5, #16]
 80084e6:	b930      	cbnz	r0, 80084f6 <_svfiprintf_r+0x32>
 80084e8:	230c      	movs	r3, #12
 80084ea:	603b      	str	r3, [r7, #0]
 80084ec:	f04f 30ff 	mov.w	r0, #4294967295
 80084f0:	b01d      	add	sp, #116	@ 0x74
 80084f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f6:	2340      	movs	r3, #64	@ 0x40
 80084f8:	616b      	str	r3, [r5, #20]
 80084fa:	2300      	movs	r3, #0
 80084fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80084fe:	2320      	movs	r3, #32
 8008500:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008504:	f8cd 800c 	str.w	r8, [sp, #12]
 8008508:	2330      	movs	r3, #48	@ 0x30
 800850a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80086a8 <_svfiprintf_r+0x1e4>
 800850e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008512:	f04f 0901 	mov.w	r9, #1
 8008516:	4623      	mov	r3, r4
 8008518:	469a      	mov	sl, r3
 800851a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800851e:	b10a      	cbz	r2, 8008524 <_svfiprintf_r+0x60>
 8008520:	2a25      	cmp	r2, #37	@ 0x25
 8008522:	d1f9      	bne.n	8008518 <_svfiprintf_r+0x54>
 8008524:	ebba 0b04 	subs.w	fp, sl, r4
 8008528:	d00b      	beq.n	8008542 <_svfiprintf_r+0x7e>
 800852a:	465b      	mov	r3, fp
 800852c:	4622      	mov	r2, r4
 800852e:	4629      	mov	r1, r5
 8008530:	4638      	mov	r0, r7
 8008532:	f7ff ff6b 	bl	800840c <__ssputs_r>
 8008536:	3001      	adds	r0, #1
 8008538:	f000 80a7 	beq.w	800868a <_svfiprintf_r+0x1c6>
 800853c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800853e:	445a      	add	r2, fp
 8008540:	9209      	str	r2, [sp, #36]	@ 0x24
 8008542:	f89a 3000 	ldrb.w	r3, [sl]
 8008546:	2b00      	cmp	r3, #0
 8008548:	f000 809f 	beq.w	800868a <_svfiprintf_r+0x1c6>
 800854c:	2300      	movs	r3, #0
 800854e:	f04f 32ff 	mov.w	r2, #4294967295
 8008552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008556:	f10a 0a01 	add.w	sl, sl, #1
 800855a:	9304      	str	r3, [sp, #16]
 800855c:	9307      	str	r3, [sp, #28]
 800855e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008562:	931a      	str	r3, [sp, #104]	@ 0x68
 8008564:	4654      	mov	r4, sl
 8008566:	2205      	movs	r2, #5
 8008568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800856c:	484e      	ldr	r0, [pc, #312]	@ (80086a8 <_svfiprintf_r+0x1e4>)
 800856e:	f7f7 fe57 	bl	8000220 <memchr>
 8008572:	9a04      	ldr	r2, [sp, #16]
 8008574:	b9d8      	cbnz	r0, 80085ae <_svfiprintf_r+0xea>
 8008576:	06d0      	lsls	r0, r2, #27
 8008578:	bf44      	itt	mi
 800857a:	2320      	movmi	r3, #32
 800857c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008580:	0711      	lsls	r1, r2, #28
 8008582:	bf44      	itt	mi
 8008584:	232b      	movmi	r3, #43	@ 0x2b
 8008586:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800858a:	f89a 3000 	ldrb.w	r3, [sl]
 800858e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008590:	d015      	beq.n	80085be <_svfiprintf_r+0xfa>
 8008592:	9a07      	ldr	r2, [sp, #28]
 8008594:	4654      	mov	r4, sl
 8008596:	2000      	movs	r0, #0
 8008598:	f04f 0c0a 	mov.w	ip, #10
 800859c:	4621      	mov	r1, r4
 800859e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085a2:	3b30      	subs	r3, #48	@ 0x30
 80085a4:	2b09      	cmp	r3, #9
 80085a6:	d94b      	bls.n	8008640 <_svfiprintf_r+0x17c>
 80085a8:	b1b0      	cbz	r0, 80085d8 <_svfiprintf_r+0x114>
 80085aa:	9207      	str	r2, [sp, #28]
 80085ac:	e014      	b.n	80085d8 <_svfiprintf_r+0x114>
 80085ae:	eba0 0308 	sub.w	r3, r0, r8
 80085b2:	fa09 f303 	lsl.w	r3, r9, r3
 80085b6:	4313      	orrs	r3, r2
 80085b8:	9304      	str	r3, [sp, #16]
 80085ba:	46a2      	mov	sl, r4
 80085bc:	e7d2      	b.n	8008564 <_svfiprintf_r+0xa0>
 80085be:	9b03      	ldr	r3, [sp, #12]
 80085c0:	1d19      	adds	r1, r3, #4
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	9103      	str	r1, [sp, #12]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	bfbb      	ittet	lt
 80085ca:	425b      	neglt	r3, r3
 80085cc:	f042 0202 	orrlt.w	r2, r2, #2
 80085d0:	9307      	strge	r3, [sp, #28]
 80085d2:	9307      	strlt	r3, [sp, #28]
 80085d4:	bfb8      	it	lt
 80085d6:	9204      	strlt	r2, [sp, #16]
 80085d8:	7823      	ldrb	r3, [r4, #0]
 80085da:	2b2e      	cmp	r3, #46	@ 0x2e
 80085dc:	d10a      	bne.n	80085f4 <_svfiprintf_r+0x130>
 80085de:	7863      	ldrb	r3, [r4, #1]
 80085e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80085e2:	d132      	bne.n	800864a <_svfiprintf_r+0x186>
 80085e4:	9b03      	ldr	r3, [sp, #12]
 80085e6:	1d1a      	adds	r2, r3, #4
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	9203      	str	r2, [sp, #12]
 80085ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085f0:	3402      	adds	r4, #2
 80085f2:	9305      	str	r3, [sp, #20]
 80085f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80086b8 <_svfiprintf_r+0x1f4>
 80085f8:	7821      	ldrb	r1, [r4, #0]
 80085fa:	2203      	movs	r2, #3
 80085fc:	4650      	mov	r0, sl
 80085fe:	f7f7 fe0f 	bl	8000220 <memchr>
 8008602:	b138      	cbz	r0, 8008614 <_svfiprintf_r+0x150>
 8008604:	9b04      	ldr	r3, [sp, #16]
 8008606:	eba0 000a 	sub.w	r0, r0, sl
 800860a:	2240      	movs	r2, #64	@ 0x40
 800860c:	4082      	lsls	r2, r0
 800860e:	4313      	orrs	r3, r2
 8008610:	3401      	adds	r4, #1
 8008612:	9304      	str	r3, [sp, #16]
 8008614:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008618:	4824      	ldr	r0, [pc, #144]	@ (80086ac <_svfiprintf_r+0x1e8>)
 800861a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800861e:	2206      	movs	r2, #6
 8008620:	f7f7 fdfe 	bl	8000220 <memchr>
 8008624:	2800      	cmp	r0, #0
 8008626:	d036      	beq.n	8008696 <_svfiprintf_r+0x1d2>
 8008628:	4b21      	ldr	r3, [pc, #132]	@ (80086b0 <_svfiprintf_r+0x1ec>)
 800862a:	bb1b      	cbnz	r3, 8008674 <_svfiprintf_r+0x1b0>
 800862c:	9b03      	ldr	r3, [sp, #12]
 800862e:	3307      	adds	r3, #7
 8008630:	f023 0307 	bic.w	r3, r3, #7
 8008634:	3308      	adds	r3, #8
 8008636:	9303      	str	r3, [sp, #12]
 8008638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800863a:	4433      	add	r3, r6
 800863c:	9309      	str	r3, [sp, #36]	@ 0x24
 800863e:	e76a      	b.n	8008516 <_svfiprintf_r+0x52>
 8008640:	fb0c 3202 	mla	r2, ip, r2, r3
 8008644:	460c      	mov	r4, r1
 8008646:	2001      	movs	r0, #1
 8008648:	e7a8      	b.n	800859c <_svfiprintf_r+0xd8>
 800864a:	2300      	movs	r3, #0
 800864c:	3401      	adds	r4, #1
 800864e:	9305      	str	r3, [sp, #20]
 8008650:	4619      	mov	r1, r3
 8008652:	f04f 0c0a 	mov.w	ip, #10
 8008656:	4620      	mov	r0, r4
 8008658:	f810 2b01 	ldrb.w	r2, [r0], #1
 800865c:	3a30      	subs	r2, #48	@ 0x30
 800865e:	2a09      	cmp	r2, #9
 8008660:	d903      	bls.n	800866a <_svfiprintf_r+0x1a6>
 8008662:	2b00      	cmp	r3, #0
 8008664:	d0c6      	beq.n	80085f4 <_svfiprintf_r+0x130>
 8008666:	9105      	str	r1, [sp, #20]
 8008668:	e7c4      	b.n	80085f4 <_svfiprintf_r+0x130>
 800866a:	fb0c 2101 	mla	r1, ip, r1, r2
 800866e:	4604      	mov	r4, r0
 8008670:	2301      	movs	r3, #1
 8008672:	e7f0      	b.n	8008656 <_svfiprintf_r+0x192>
 8008674:	ab03      	add	r3, sp, #12
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	462a      	mov	r2, r5
 800867a:	4b0e      	ldr	r3, [pc, #56]	@ (80086b4 <_svfiprintf_r+0x1f0>)
 800867c:	a904      	add	r1, sp, #16
 800867e:	4638      	mov	r0, r7
 8008680:	f3af 8000 	nop.w
 8008684:	1c42      	adds	r2, r0, #1
 8008686:	4606      	mov	r6, r0
 8008688:	d1d6      	bne.n	8008638 <_svfiprintf_r+0x174>
 800868a:	89ab      	ldrh	r3, [r5, #12]
 800868c:	065b      	lsls	r3, r3, #25
 800868e:	f53f af2d 	bmi.w	80084ec <_svfiprintf_r+0x28>
 8008692:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008694:	e72c      	b.n	80084f0 <_svfiprintf_r+0x2c>
 8008696:	ab03      	add	r3, sp, #12
 8008698:	9300      	str	r3, [sp, #0]
 800869a:	462a      	mov	r2, r5
 800869c:	4b05      	ldr	r3, [pc, #20]	@ (80086b4 <_svfiprintf_r+0x1f0>)
 800869e:	a904      	add	r1, sp, #16
 80086a0:	4638      	mov	r0, r7
 80086a2:	f000 f879 	bl	8008798 <_printf_i>
 80086a6:	e7ed      	b.n	8008684 <_svfiprintf_r+0x1c0>
 80086a8:	08008bc4 	.word	0x08008bc4
 80086ac:	08008bce 	.word	0x08008bce
 80086b0:	00000000 	.word	0x00000000
 80086b4:	0800840d 	.word	0x0800840d
 80086b8:	08008bca 	.word	0x08008bca

080086bc <_printf_common>:
 80086bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086c0:	4616      	mov	r6, r2
 80086c2:	4698      	mov	r8, r3
 80086c4:	688a      	ldr	r2, [r1, #8]
 80086c6:	690b      	ldr	r3, [r1, #16]
 80086c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80086cc:	4293      	cmp	r3, r2
 80086ce:	bfb8      	it	lt
 80086d0:	4613      	movlt	r3, r2
 80086d2:	6033      	str	r3, [r6, #0]
 80086d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80086d8:	4607      	mov	r7, r0
 80086da:	460c      	mov	r4, r1
 80086dc:	b10a      	cbz	r2, 80086e2 <_printf_common+0x26>
 80086de:	3301      	adds	r3, #1
 80086e0:	6033      	str	r3, [r6, #0]
 80086e2:	6823      	ldr	r3, [r4, #0]
 80086e4:	0699      	lsls	r1, r3, #26
 80086e6:	bf42      	ittt	mi
 80086e8:	6833      	ldrmi	r3, [r6, #0]
 80086ea:	3302      	addmi	r3, #2
 80086ec:	6033      	strmi	r3, [r6, #0]
 80086ee:	6825      	ldr	r5, [r4, #0]
 80086f0:	f015 0506 	ands.w	r5, r5, #6
 80086f4:	d106      	bne.n	8008704 <_printf_common+0x48>
 80086f6:	f104 0a19 	add.w	sl, r4, #25
 80086fa:	68e3      	ldr	r3, [r4, #12]
 80086fc:	6832      	ldr	r2, [r6, #0]
 80086fe:	1a9b      	subs	r3, r3, r2
 8008700:	42ab      	cmp	r3, r5
 8008702:	dc26      	bgt.n	8008752 <_printf_common+0x96>
 8008704:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008708:	6822      	ldr	r2, [r4, #0]
 800870a:	3b00      	subs	r3, #0
 800870c:	bf18      	it	ne
 800870e:	2301      	movne	r3, #1
 8008710:	0692      	lsls	r2, r2, #26
 8008712:	d42b      	bmi.n	800876c <_printf_common+0xb0>
 8008714:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008718:	4641      	mov	r1, r8
 800871a:	4638      	mov	r0, r7
 800871c:	47c8      	blx	r9
 800871e:	3001      	adds	r0, #1
 8008720:	d01e      	beq.n	8008760 <_printf_common+0xa4>
 8008722:	6823      	ldr	r3, [r4, #0]
 8008724:	6922      	ldr	r2, [r4, #16]
 8008726:	f003 0306 	and.w	r3, r3, #6
 800872a:	2b04      	cmp	r3, #4
 800872c:	bf02      	ittt	eq
 800872e:	68e5      	ldreq	r5, [r4, #12]
 8008730:	6833      	ldreq	r3, [r6, #0]
 8008732:	1aed      	subeq	r5, r5, r3
 8008734:	68a3      	ldr	r3, [r4, #8]
 8008736:	bf0c      	ite	eq
 8008738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800873c:	2500      	movne	r5, #0
 800873e:	4293      	cmp	r3, r2
 8008740:	bfc4      	itt	gt
 8008742:	1a9b      	subgt	r3, r3, r2
 8008744:	18ed      	addgt	r5, r5, r3
 8008746:	2600      	movs	r6, #0
 8008748:	341a      	adds	r4, #26
 800874a:	42b5      	cmp	r5, r6
 800874c:	d11a      	bne.n	8008784 <_printf_common+0xc8>
 800874e:	2000      	movs	r0, #0
 8008750:	e008      	b.n	8008764 <_printf_common+0xa8>
 8008752:	2301      	movs	r3, #1
 8008754:	4652      	mov	r2, sl
 8008756:	4641      	mov	r1, r8
 8008758:	4638      	mov	r0, r7
 800875a:	47c8      	blx	r9
 800875c:	3001      	adds	r0, #1
 800875e:	d103      	bne.n	8008768 <_printf_common+0xac>
 8008760:	f04f 30ff 	mov.w	r0, #4294967295
 8008764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008768:	3501      	adds	r5, #1
 800876a:	e7c6      	b.n	80086fa <_printf_common+0x3e>
 800876c:	18e1      	adds	r1, r4, r3
 800876e:	1c5a      	adds	r2, r3, #1
 8008770:	2030      	movs	r0, #48	@ 0x30
 8008772:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008776:	4422      	add	r2, r4
 8008778:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800877c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008780:	3302      	adds	r3, #2
 8008782:	e7c7      	b.n	8008714 <_printf_common+0x58>
 8008784:	2301      	movs	r3, #1
 8008786:	4622      	mov	r2, r4
 8008788:	4641      	mov	r1, r8
 800878a:	4638      	mov	r0, r7
 800878c:	47c8      	blx	r9
 800878e:	3001      	adds	r0, #1
 8008790:	d0e6      	beq.n	8008760 <_printf_common+0xa4>
 8008792:	3601      	adds	r6, #1
 8008794:	e7d9      	b.n	800874a <_printf_common+0x8e>
	...

08008798 <_printf_i>:
 8008798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800879c:	7e0f      	ldrb	r7, [r1, #24]
 800879e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80087a0:	2f78      	cmp	r7, #120	@ 0x78
 80087a2:	4691      	mov	r9, r2
 80087a4:	4680      	mov	r8, r0
 80087a6:	460c      	mov	r4, r1
 80087a8:	469a      	mov	sl, r3
 80087aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80087ae:	d807      	bhi.n	80087c0 <_printf_i+0x28>
 80087b0:	2f62      	cmp	r7, #98	@ 0x62
 80087b2:	d80a      	bhi.n	80087ca <_printf_i+0x32>
 80087b4:	2f00      	cmp	r7, #0
 80087b6:	f000 80d1 	beq.w	800895c <_printf_i+0x1c4>
 80087ba:	2f58      	cmp	r7, #88	@ 0x58
 80087bc:	f000 80b8 	beq.w	8008930 <_printf_i+0x198>
 80087c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80087c8:	e03a      	b.n	8008840 <_printf_i+0xa8>
 80087ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80087ce:	2b15      	cmp	r3, #21
 80087d0:	d8f6      	bhi.n	80087c0 <_printf_i+0x28>
 80087d2:	a101      	add	r1, pc, #4	@ (adr r1, 80087d8 <_printf_i+0x40>)
 80087d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80087d8:	08008831 	.word	0x08008831
 80087dc:	08008845 	.word	0x08008845
 80087e0:	080087c1 	.word	0x080087c1
 80087e4:	080087c1 	.word	0x080087c1
 80087e8:	080087c1 	.word	0x080087c1
 80087ec:	080087c1 	.word	0x080087c1
 80087f0:	08008845 	.word	0x08008845
 80087f4:	080087c1 	.word	0x080087c1
 80087f8:	080087c1 	.word	0x080087c1
 80087fc:	080087c1 	.word	0x080087c1
 8008800:	080087c1 	.word	0x080087c1
 8008804:	08008943 	.word	0x08008943
 8008808:	0800886f 	.word	0x0800886f
 800880c:	080088fd 	.word	0x080088fd
 8008810:	080087c1 	.word	0x080087c1
 8008814:	080087c1 	.word	0x080087c1
 8008818:	08008965 	.word	0x08008965
 800881c:	080087c1 	.word	0x080087c1
 8008820:	0800886f 	.word	0x0800886f
 8008824:	080087c1 	.word	0x080087c1
 8008828:	080087c1 	.word	0x080087c1
 800882c:	08008905 	.word	0x08008905
 8008830:	6833      	ldr	r3, [r6, #0]
 8008832:	1d1a      	adds	r2, r3, #4
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	6032      	str	r2, [r6, #0]
 8008838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800883c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008840:	2301      	movs	r3, #1
 8008842:	e09c      	b.n	800897e <_printf_i+0x1e6>
 8008844:	6833      	ldr	r3, [r6, #0]
 8008846:	6820      	ldr	r0, [r4, #0]
 8008848:	1d19      	adds	r1, r3, #4
 800884a:	6031      	str	r1, [r6, #0]
 800884c:	0606      	lsls	r6, r0, #24
 800884e:	d501      	bpl.n	8008854 <_printf_i+0xbc>
 8008850:	681d      	ldr	r5, [r3, #0]
 8008852:	e003      	b.n	800885c <_printf_i+0xc4>
 8008854:	0645      	lsls	r5, r0, #25
 8008856:	d5fb      	bpl.n	8008850 <_printf_i+0xb8>
 8008858:	f9b3 5000 	ldrsh.w	r5, [r3]
 800885c:	2d00      	cmp	r5, #0
 800885e:	da03      	bge.n	8008868 <_printf_i+0xd0>
 8008860:	232d      	movs	r3, #45	@ 0x2d
 8008862:	426d      	negs	r5, r5
 8008864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008868:	4858      	ldr	r0, [pc, #352]	@ (80089cc <_printf_i+0x234>)
 800886a:	230a      	movs	r3, #10
 800886c:	e011      	b.n	8008892 <_printf_i+0xfa>
 800886e:	6821      	ldr	r1, [r4, #0]
 8008870:	6833      	ldr	r3, [r6, #0]
 8008872:	0608      	lsls	r0, r1, #24
 8008874:	f853 5b04 	ldr.w	r5, [r3], #4
 8008878:	d402      	bmi.n	8008880 <_printf_i+0xe8>
 800887a:	0649      	lsls	r1, r1, #25
 800887c:	bf48      	it	mi
 800887e:	b2ad      	uxthmi	r5, r5
 8008880:	2f6f      	cmp	r7, #111	@ 0x6f
 8008882:	4852      	ldr	r0, [pc, #328]	@ (80089cc <_printf_i+0x234>)
 8008884:	6033      	str	r3, [r6, #0]
 8008886:	bf14      	ite	ne
 8008888:	230a      	movne	r3, #10
 800888a:	2308      	moveq	r3, #8
 800888c:	2100      	movs	r1, #0
 800888e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008892:	6866      	ldr	r6, [r4, #4]
 8008894:	60a6      	str	r6, [r4, #8]
 8008896:	2e00      	cmp	r6, #0
 8008898:	db05      	blt.n	80088a6 <_printf_i+0x10e>
 800889a:	6821      	ldr	r1, [r4, #0]
 800889c:	432e      	orrs	r6, r5
 800889e:	f021 0104 	bic.w	r1, r1, #4
 80088a2:	6021      	str	r1, [r4, #0]
 80088a4:	d04b      	beq.n	800893e <_printf_i+0x1a6>
 80088a6:	4616      	mov	r6, r2
 80088a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80088ac:	fb03 5711 	mls	r7, r3, r1, r5
 80088b0:	5dc7      	ldrb	r7, [r0, r7]
 80088b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80088b6:	462f      	mov	r7, r5
 80088b8:	42bb      	cmp	r3, r7
 80088ba:	460d      	mov	r5, r1
 80088bc:	d9f4      	bls.n	80088a8 <_printf_i+0x110>
 80088be:	2b08      	cmp	r3, #8
 80088c0:	d10b      	bne.n	80088da <_printf_i+0x142>
 80088c2:	6823      	ldr	r3, [r4, #0]
 80088c4:	07df      	lsls	r7, r3, #31
 80088c6:	d508      	bpl.n	80088da <_printf_i+0x142>
 80088c8:	6923      	ldr	r3, [r4, #16]
 80088ca:	6861      	ldr	r1, [r4, #4]
 80088cc:	4299      	cmp	r1, r3
 80088ce:	bfde      	ittt	le
 80088d0:	2330      	movle	r3, #48	@ 0x30
 80088d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80088d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80088da:	1b92      	subs	r2, r2, r6
 80088dc:	6122      	str	r2, [r4, #16]
 80088de:	f8cd a000 	str.w	sl, [sp]
 80088e2:	464b      	mov	r3, r9
 80088e4:	aa03      	add	r2, sp, #12
 80088e6:	4621      	mov	r1, r4
 80088e8:	4640      	mov	r0, r8
 80088ea:	f7ff fee7 	bl	80086bc <_printf_common>
 80088ee:	3001      	adds	r0, #1
 80088f0:	d14a      	bne.n	8008988 <_printf_i+0x1f0>
 80088f2:	f04f 30ff 	mov.w	r0, #4294967295
 80088f6:	b004      	add	sp, #16
 80088f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	f043 0320 	orr.w	r3, r3, #32
 8008902:	6023      	str	r3, [r4, #0]
 8008904:	4832      	ldr	r0, [pc, #200]	@ (80089d0 <_printf_i+0x238>)
 8008906:	2778      	movs	r7, #120	@ 0x78
 8008908:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800890c:	6823      	ldr	r3, [r4, #0]
 800890e:	6831      	ldr	r1, [r6, #0]
 8008910:	061f      	lsls	r7, r3, #24
 8008912:	f851 5b04 	ldr.w	r5, [r1], #4
 8008916:	d402      	bmi.n	800891e <_printf_i+0x186>
 8008918:	065f      	lsls	r7, r3, #25
 800891a:	bf48      	it	mi
 800891c:	b2ad      	uxthmi	r5, r5
 800891e:	6031      	str	r1, [r6, #0]
 8008920:	07d9      	lsls	r1, r3, #31
 8008922:	bf44      	itt	mi
 8008924:	f043 0320 	orrmi.w	r3, r3, #32
 8008928:	6023      	strmi	r3, [r4, #0]
 800892a:	b11d      	cbz	r5, 8008934 <_printf_i+0x19c>
 800892c:	2310      	movs	r3, #16
 800892e:	e7ad      	b.n	800888c <_printf_i+0xf4>
 8008930:	4826      	ldr	r0, [pc, #152]	@ (80089cc <_printf_i+0x234>)
 8008932:	e7e9      	b.n	8008908 <_printf_i+0x170>
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	f023 0320 	bic.w	r3, r3, #32
 800893a:	6023      	str	r3, [r4, #0]
 800893c:	e7f6      	b.n	800892c <_printf_i+0x194>
 800893e:	4616      	mov	r6, r2
 8008940:	e7bd      	b.n	80088be <_printf_i+0x126>
 8008942:	6833      	ldr	r3, [r6, #0]
 8008944:	6825      	ldr	r5, [r4, #0]
 8008946:	6961      	ldr	r1, [r4, #20]
 8008948:	1d18      	adds	r0, r3, #4
 800894a:	6030      	str	r0, [r6, #0]
 800894c:	062e      	lsls	r6, r5, #24
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	d501      	bpl.n	8008956 <_printf_i+0x1be>
 8008952:	6019      	str	r1, [r3, #0]
 8008954:	e002      	b.n	800895c <_printf_i+0x1c4>
 8008956:	0668      	lsls	r0, r5, #25
 8008958:	d5fb      	bpl.n	8008952 <_printf_i+0x1ba>
 800895a:	8019      	strh	r1, [r3, #0]
 800895c:	2300      	movs	r3, #0
 800895e:	6123      	str	r3, [r4, #16]
 8008960:	4616      	mov	r6, r2
 8008962:	e7bc      	b.n	80088de <_printf_i+0x146>
 8008964:	6833      	ldr	r3, [r6, #0]
 8008966:	1d1a      	adds	r2, r3, #4
 8008968:	6032      	str	r2, [r6, #0]
 800896a:	681e      	ldr	r6, [r3, #0]
 800896c:	6862      	ldr	r2, [r4, #4]
 800896e:	2100      	movs	r1, #0
 8008970:	4630      	mov	r0, r6
 8008972:	f7f7 fc55 	bl	8000220 <memchr>
 8008976:	b108      	cbz	r0, 800897c <_printf_i+0x1e4>
 8008978:	1b80      	subs	r0, r0, r6
 800897a:	6060      	str	r0, [r4, #4]
 800897c:	6863      	ldr	r3, [r4, #4]
 800897e:	6123      	str	r3, [r4, #16]
 8008980:	2300      	movs	r3, #0
 8008982:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008986:	e7aa      	b.n	80088de <_printf_i+0x146>
 8008988:	6923      	ldr	r3, [r4, #16]
 800898a:	4632      	mov	r2, r6
 800898c:	4649      	mov	r1, r9
 800898e:	4640      	mov	r0, r8
 8008990:	47d0      	blx	sl
 8008992:	3001      	adds	r0, #1
 8008994:	d0ad      	beq.n	80088f2 <_printf_i+0x15a>
 8008996:	6823      	ldr	r3, [r4, #0]
 8008998:	079b      	lsls	r3, r3, #30
 800899a:	d413      	bmi.n	80089c4 <_printf_i+0x22c>
 800899c:	68e0      	ldr	r0, [r4, #12]
 800899e:	9b03      	ldr	r3, [sp, #12]
 80089a0:	4298      	cmp	r0, r3
 80089a2:	bfb8      	it	lt
 80089a4:	4618      	movlt	r0, r3
 80089a6:	e7a6      	b.n	80088f6 <_printf_i+0x15e>
 80089a8:	2301      	movs	r3, #1
 80089aa:	4632      	mov	r2, r6
 80089ac:	4649      	mov	r1, r9
 80089ae:	4640      	mov	r0, r8
 80089b0:	47d0      	blx	sl
 80089b2:	3001      	adds	r0, #1
 80089b4:	d09d      	beq.n	80088f2 <_printf_i+0x15a>
 80089b6:	3501      	adds	r5, #1
 80089b8:	68e3      	ldr	r3, [r4, #12]
 80089ba:	9903      	ldr	r1, [sp, #12]
 80089bc:	1a5b      	subs	r3, r3, r1
 80089be:	42ab      	cmp	r3, r5
 80089c0:	dcf2      	bgt.n	80089a8 <_printf_i+0x210>
 80089c2:	e7eb      	b.n	800899c <_printf_i+0x204>
 80089c4:	2500      	movs	r5, #0
 80089c6:	f104 0619 	add.w	r6, r4, #25
 80089ca:	e7f5      	b.n	80089b8 <_printf_i+0x220>
 80089cc:	08008bd5 	.word	0x08008bd5
 80089d0:	08008be6 	.word	0x08008be6

080089d4 <memmove>:
 80089d4:	4288      	cmp	r0, r1
 80089d6:	b510      	push	{r4, lr}
 80089d8:	eb01 0402 	add.w	r4, r1, r2
 80089dc:	d902      	bls.n	80089e4 <memmove+0x10>
 80089de:	4284      	cmp	r4, r0
 80089e0:	4623      	mov	r3, r4
 80089e2:	d807      	bhi.n	80089f4 <memmove+0x20>
 80089e4:	1e43      	subs	r3, r0, #1
 80089e6:	42a1      	cmp	r1, r4
 80089e8:	d008      	beq.n	80089fc <memmove+0x28>
 80089ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089f2:	e7f8      	b.n	80089e6 <memmove+0x12>
 80089f4:	4402      	add	r2, r0
 80089f6:	4601      	mov	r1, r0
 80089f8:	428a      	cmp	r2, r1
 80089fa:	d100      	bne.n	80089fe <memmove+0x2a>
 80089fc:	bd10      	pop	{r4, pc}
 80089fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a06:	e7f7      	b.n	80089f8 <memmove+0x24>

08008a08 <_sbrk_r>:
 8008a08:	b538      	push	{r3, r4, r5, lr}
 8008a0a:	4d06      	ldr	r5, [pc, #24]	@ (8008a24 <_sbrk_r+0x1c>)
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	4604      	mov	r4, r0
 8008a10:	4608      	mov	r0, r1
 8008a12:	602b      	str	r3, [r5, #0]
 8008a14:	f7fa fb92 	bl	800313c <_sbrk>
 8008a18:	1c43      	adds	r3, r0, #1
 8008a1a:	d102      	bne.n	8008a22 <_sbrk_r+0x1a>
 8008a1c:	682b      	ldr	r3, [r5, #0]
 8008a1e:	b103      	cbz	r3, 8008a22 <_sbrk_r+0x1a>
 8008a20:	6023      	str	r3, [r4, #0]
 8008a22:	bd38      	pop	{r3, r4, r5, pc}
 8008a24:	20002cb4 	.word	0x20002cb4

08008a28 <memcpy>:
 8008a28:	440a      	add	r2, r1
 8008a2a:	4291      	cmp	r1, r2
 8008a2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a30:	d100      	bne.n	8008a34 <memcpy+0xc>
 8008a32:	4770      	bx	lr
 8008a34:	b510      	push	{r4, lr}
 8008a36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a3e:	4291      	cmp	r1, r2
 8008a40:	d1f9      	bne.n	8008a36 <memcpy+0xe>
 8008a42:	bd10      	pop	{r4, pc}

08008a44 <_realloc_r>:
 8008a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a48:	4607      	mov	r7, r0
 8008a4a:	4614      	mov	r4, r2
 8008a4c:	460d      	mov	r5, r1
 8008a4e:	b921      	cbnz	r1, 8008a5a <_realloc_r+0x16>
 8008a50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a54:	4611      	mov	r1, r2
 8008a56:	f7ff bc4d 	b.w	80082f4 <_malloc_r>
 8008a5a:	b92a      	cbnz	r2, 8008a68 <_realloc_r+0x24>
 8008a5c:	f7ff fbde 	bl	800821c <_free_r>
 8008a60:	4625      	mov	r5, r4
 8008a62:	4628      	mov	r0, r5
 8008a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a68:	f000 f81a 	bl	8008aa0 <_malloc_usable_size_r>
 8008a6c:	4284      	cmp	r4, r0
 8008a6e:	4606      	mov	r6, r0
 8008a70:	d802      	bhi.n	8008a78 <_realloc_r+0x34>
 8008a72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a76:	d8f4      	bhi.n	8008a62 <_realloc_r+0x1e>
 8008a78:	4621      	mov	r1, r4
 8008a7a:	4638      	mov	r0, r7
 8008a7c:	f7ff fc3a 	bl	80082f4 <_malloc_r>
 8008a80:	4680      	mov	r8, r0
 8008a82:	b908      	cbnz	r0, 8008a88 <_realloc_r+0x44>
 8008a84:	4645      	mov	r5, r8
 8008a86:	e7ec      	b.n	8008a62 <_realloc_r+0x1e>
 8008a88:	42b4      	cmp	r4, r6
 8008a8a:	4622      	mov	r2, r4
 8008a8c:	4629      	mov	r1, r5
 8008a8e:	bf28      	it	cs
 8008a90:	4632      	movcs	r2, r6
 8008a92:	f7ff ffc9 	bl	8008a28 <memcpy>
 8008a96:	4629      	mov	r1, r5
 8008a98:	4638      	mov	r0, r7
 8008a9a:	f7ff fbbf 	bl	800821c <_free_r>
 8008a9e:	e7f1      	b.n	8008a84 <_realloc_r+0x40>

08008aa0 <_malloc_usable_size_r>:
 8008aa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aa4:	1f18      	subs	r0, r3, #4
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	bfbc      	itt	lt
 8008aaa:	580b      	ldrlt	r3, [r1, r0]
 8008aac:	18c0      	addlt	r0, r0, r3
 8008aae:	4770      	bx	lr

08008ab0 <_init>:
 8008ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ab2:	bf00      	nop
 8008ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ab6:	bc08      	pop	{r3}
 8008ab8:	469e      	mov	lr, r3
 8008aba:	4770      	bx	lr

08008abc <_fini>:
 8008abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008abe:	bf00      	nop
 8008ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ac2:	bc08      	pop	{r3}
 8008ac4:	469e      	mov	lr, r3
 8008ac6:	4770      	bx	lr
