(edif top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status 
    (written
      (timeStamp 2025 3 10 16 57 36)
      (author "Lattice Semiconductor Corp.")
      (program "SBT" (version "2020.12.27943"))
    ) 
  ) 
  (library SBT_DESIGN
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell (rename ICE_CARRY_IN_MUX "ICE_CARRY_IN_MUX")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port carryinitin (direction INPUT) )
          (port carryinitout (direction OUTPUT) )
        )
        (contents
          (net (rename carryinitin "carryinitin") 
            (joined 
              (portRef carryinitin)
            )
          )
          (net (rename carryinitout "carryinitout") 
            (joined 
              (portRef carryinitout)
            )
          )
        )
      )
    )
    (cell (rename SB_LUT4 "SB_LUT4")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port I3 (direction INPUT) )
          (port I1 (direction INPUT) )
          (port O (direction OUTPUT) )
          (port I2 (direction INPUT) )
          (port I0 (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFES "SB_DFFES")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port D (direction INPUT) )
          (port S (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFER "SB_DFFER")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port D (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFR "SB_DFFR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_CARRY "SB_CARRY")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port I1 (direction INPUT) )
          (port I0 (direction INPUT) )
          (port CO (direction OUTPUT) )
          (port CI (direction INPUT) )
        )
      )
    )
    (cell (rename ICE_IO "ICE_IO")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port OUTPUTCLK (direction INPUT) )
          (port DIN1 (direction OUTPUT) )
          (port PACKAGEPIN (direction INOUT) )
          (port LATCHINPUTVALUE (direction INPUT) )
          (port INPUTCLK (direction INPUT) )
          (port DOUT0 (direction INPUT) )
          (port DIN0 (direction OUTPUT) )
          (port OUTPUTENABLE (direction INPUT) )
          (port DOUT1 (direction INPUT) )
          (port CLOCKENABLE (direction INPUT) )
        )
      )
    )
    (cell (rename SB_PLL40_CORE "SB_PLL40_CORE")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port PLLOUTGLOBAL (direction OUTPUT) )
          (port (rename DYNAMICDELAY_1 "DYNAMICDELAY[1]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port SDI (direction INPUT) )
          (port (rename DYNAMICDELAY_6 "DYNAMICDELAY[6]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_2 "DYNAMICDELAY[2]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port BYPASS (direction INPUT) )
          (port RESETB (direction INPUT) )
          (port REFERENCECLK (direction INPUT) )
          (port PLLOUTCORE (direction OUTPUT) )
          (port LOCK (direction OUTPUT) )
          (port (rename DYNAMICDELAY_7 "DYNAMICDELAY[7]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_3 "DYNAMICDELAY[3]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port SDO (direction OUTPUT) )
          (port SCLK (direction INPUT) )
          (port LATCHINPUTVALUE (direction INPUT) )
          (port EXTFEEDBACK (direction INPUT) )
          (port (rename DYNAMICDELAY_4 "DYNAMICDELAY[4]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_0 "DYNAMICDELAY[0]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_5 "DYNAMICDELAY[5]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
        )
      (property DIVF (string "7'b0000000"))
      (property DIVR (string "4'b0000"))
      (property ENABLE_ICEGATE (string "1'b0"))
      (property FDA_FEEDBACK (string "4'b0000"))
      (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
      (property DIVQ (string "3'b000"))
      (property FEEDBACK_PATH (string "SIMPLE"))
      (property SHIFTREG_DIV_MODE (string "2'b00"))
      (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
      (property PLLOUT_SELECT (string "GENCLK"))
      (property EXTERNAL_DIVIDE_FACTOR (string "4'b0001"))
      (property FDA_RELATIVE (string "4'b0000"))
      (property FILTER_RANGE (string "3'b000"))
      (property TEST_MODE (string "1'b0"))
      )
    )
    (cell (rename ICE_GB "ICE_GB")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port USERSIGNALTOGLOBALBUFFER (direction INPUT) )
          (port GLOBALBUFFEROUTPUT (direction OUTPUT) )
        )
      )
    )
    (cell (rename GND "GND")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Y (direction OUTPUT) )
        )
      )
    )
    (cell (rename VCC "VCC")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Y (direction OUTPUT) )
        )
      )
    )
)
  (library worklib
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell (rename top "top")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port xor_out_stat (direction OUTPUT) )
          (port mosi_output (direction OUTPUT) )
          (port miso_input (direction INPUT) )
          (port xor_out_dyn (direction OUTPUT) )
          (port sel_output (direction OUTPUT) )
          (port s14 (direction OUTPUT) )
          (port s12 (direction OUTPUT) )
          (port clk_output (direction OUTPUT) )
          (port CLK (direction INPUT) )
          (port s13 (direction OUTPUT) )
          (port RST_N (direction INPUT) )
        )
        (contents
          (instance (rename IN_MUX_bfv_11_17_0_ "IN_MUX_bfv_11_17_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "11,17,0"))
          )
          (instance (rename IN_MUX_bfv_9_20_0_ "IN_MUX_bfv_9_20_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "9,20,0"))
          )
          (instance (rename IN_MUX_bfv_10_21_0_ "IN_MUX_bfv_10_21_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "10,21,0"))
          )
          (instance (rename IN_MUX_bfv_10_18_0_ "IN_MUX_bfv_10_18_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "10,18,0"))
          )
          (instance (rename CONSTANT_ONE_LUT4 "CONSTANT_ONE_LUT4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111111111"))
            (property LOCATION (string "11,23,3"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_4_THRU_LUT4_0 "FSM_TEST_inst_slow.counter_stat_cry_4_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,17,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_3_THRU_LUT4_0 "FSM_TEST_inst_slow.counter_stat_cry_3_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,17,4"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_2_THRU_LUT4_0 "FSM_TEST_inst_slow.counter_stat_cry_2_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,17,3"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_1_THRU_LUT4_0 "FSM_TEST_inst_slow.counter_stat_cry_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,17,2"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_0_THRU_LUT4_0 "FSM_TEST_inst_slow.counter_stat_cry_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,17,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_4_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.counter_stat_cry_4_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,20,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_3_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.counter_stat_cry_3_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,20,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_2_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.counter_stat_cry_2_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,20,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_1_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.counter_stat_cry_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,20,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_0_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.counter_stat_cry_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,20,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_3_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.counter_idle_cry_3_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "10,21,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_2_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.counter_idle_cry_2_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "10,21,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_1_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.counter_idle_cry_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "10,21,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_0_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.counter_idle_cry_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "10,21,1"))
          )
          (instance (rename config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_config_register_latched_dec_inst.STATCNF_1_0_REP_LUT4_0 "config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_config_register_latched_dec_inst.STATCNF_1_0_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100000010101010"))
            (property LOCATION (string "13,19,2"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10_config_register_latched_dec_inst.DYNCNF_1_10_REP_LUT4_0 "config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10_config_register_latched_dec_inst.DYNCNF_1_10_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101011000000"))
            (property LOCATION (string "12,18,7"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_config_register_latched_dec_inst.DYNCNF_1_0_REP_LUT4_0 "config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_config_register_latched_dec_inst.DYNCNF_1_0_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101011000000"))
            (property LOCATION (string "12,18,4"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9_config_register_latched_dec_inst.DYNCNF_1_9_REP_LUT4_0 "config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9_config_register_latched_dec_inst.DYNCNF_1_9_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101011000000"))
            (property LOCATION (string "12,18,2"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8_config_register_latched_dec_inst.DYNCNF_1_8_REP_LUT4_0 "config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8_config_register_latched_dec_inst.DYNCNF_1_8_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101011000000"))
            (property LOCATION (string "12,18,1"))
          )
          (instance (rename FSM_TEST_inst_slow.flag_input_reg_THRU_LUT4_0 "FSM_TEST_inst_slow.flag_input_reg_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,19,5"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNIV6JP_0_1_FSM_TEST_inst_slow.bit_sequence_stat_0_REP_LUT4_0 "FSM_TEST_inst_slow.current_state_RNIV6JP_0_1_FSM_TEST_inst_slow.bit_sequence_stat_0_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011101110111011"))
            (property LOCATION (string "11,14,3"))
          )
          (instance (rename FSM_TEST_inst_slow.SEL_0_RNI25J31_FSM_TEST_inst_slow.SEL_0_REP_LUT4_0 "FSM_TEST_inst_slow.SEL_0_RNI25J31_FSM_TEST_inst_slow.SEL_0_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111000010111000"))
            (property LOCATION (string "14,18,2"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6l_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6l_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "14,19,4"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6k_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6k_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,19,6"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6j_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6j_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,19,4"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6i_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6i_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,19,3"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6h_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6h_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "9,19,7"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6g_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6g_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,19,5"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6f_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6f_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,19,2"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6e_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6e_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,19,1"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6d_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6d_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,18,1"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6c_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6c_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,18,3"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6b_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6b_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,18,5"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_6_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,18,7"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_5_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_5_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,18,4"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_4_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_4_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,19,6"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_3_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_3_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,18,6"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_2_0_THRU_LUT4_0 "FSM_TEST_inst_slow.CLK_uC_2_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,18,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1_FSM_TEST_inst_RAPIDA.flag_output_1_REP_LUT4_0 "FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1_FSM_TEST_inst_RAPIDA.flag_output_1_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000111110000000"))
            (property LOCATION (string "11,19,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.flag_input_reg_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.flag_input_reg_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "10,22,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0_FSM_TEST_inst_RAPIDA.bit_sequence_stat_0_REP_LUT4_0 "FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0_FSM_TEST_inst_RAPIDA.bit_sequence_stat_0_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011101110111011"))
            (property LOCATION (string "11,20,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3_flag_output_ret_REP_LUT4_0 "FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3_flag_output_ret_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110010011100100"))
            (property LOCATION (string "14,17,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0_FSM_TEST_inst_RAPIDA.SEL_0_REP_LUT4_0 "FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0_FSM_TEST_inst_RAPIDA.SEL_0_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010111100100000"))
            (property LOCATION (string "14,17,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_6c_0_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.CLK_uC_6c_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,23,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_6b_0_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.CLK_uC_6b_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "12,23,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_6_0_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.CLK_uC_6_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "12,23,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_5_0_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.CLK_uC_5_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "12,23,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_4_0_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.CLK_uC_4_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "12,23,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_3_0_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.CLK_uC_3_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "12,23,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_2_0_THRU_LUT4_0 "FSM_TEST_inst_RAPIDA.CLK_uC_2_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,23,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_3_0 "FSM_TEST_inst_RAPIDA.current_state_RNO_3[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000000000000"))
            (property LOCATION (string "11,20,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_RNO_3 "FSM_TEST_inst_RAPIDA.counter_din_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100011110000"))
            (property LOCATION (string "12,19,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_44 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[44]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,21,5"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_7 "config_register_latched_dec_inst.DYNSR[7]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,20,3"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_1 "FSM_TEST_inst_slow.current_state_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101011101010"))
            (property LOCATION (string "12,17,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_9 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,14,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_40 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[40]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,16,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_0 "FSM_TEST_inst_RAPIDA.bit_sequence_din[0]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,20,1"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNIR2L81_0_1 "FSM_TEST_inst_slow.current_state_RNIR2L81_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "12,17,2"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNO_3 "FSM_TEST_inst_slow.counter_idle_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "10,18,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_10 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[10]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,22,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_11 "FSM_TEST_inst_RAPIDA.bit_sequence_din[11]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,21,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_61 "FSM_TEST_inst_slow.bit_sequence_stat[61]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,15,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_46 "FSM_TEST_inst_slow.bit_sequence_stat[46]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,15,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_86 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[86]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,19,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_32 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[32]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,21,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_26 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[26]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,22,7"))
          )
          (instance (rename divisor_inst.clk_out_RNI3LEM "divisor_inst.clk_out_RNI3LEM") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "13,18,1"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_0 "FSM_TEST_inst_slow.counter_din[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,19,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_4 "FSM_TEST_inst_RAPIDA.counter_idle[4]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,21,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_87 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[87]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,11,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_24 "FSM_TEST_inst_slow.bit_sequence_stat[24]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,15,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_14 "FSM_TEST_inst_slow.bit_sequence_din_RNO[14]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,17,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_74 "FSM_TEST_inst_slow.bit_sequence_stat[74]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,16,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_57 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[57]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,23,0"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10 "config_register_latched_dec_inst.DYNCNF_1_RNIR83V[10]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101011000000"))
            (property LOCATION (string "13,19,0"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_2 "FSM_TEST_inst_slow.counter_idle[2]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_18 "FSM_TEST_inst_slow.bit_sequence_stat[18]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,14,0"))
          )
          (instance (rename divisor_inst.counter_0 "divisor_inst.counter[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,18,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_21 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[21]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "10,14,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_82 "FSM_TEST_inst_slow.bit_sequence_stat[82]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,14,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF_1 "FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0010001000100010"))
            (property LOCATION (string "13,18,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_73 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[73]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "16,22,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_58 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[58]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,22,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_29 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[29]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "13,22,2"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_2 "config_register_latched_dec_inst.DYNSR[2]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,20,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_31 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[31]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,21,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_43 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[43]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,16,0"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6h_0 "FSM_TEST_inst_slow.CLK_uC_6h[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,19,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_5 "FSM_TEST_inst_RAPIDA.bit_sequence_din[5]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,20,2"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_10 "config_register_latched_dec_inst.DYNCNF_1[10]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,18,7"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_c_5 "FSM_TEST_inst_slow.counter_stat_cry_c[5]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,17,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNO_0 "FSM_TEST_inst_slow.counter_idle_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "10,18,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_64 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[64]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "13,16,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_15 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[15]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,22,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_13 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[13]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,22,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_64 "FSM_TEST_inst_slow.bit_sequence_stat[64]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,16,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_45 "FSM_TEST_inst_slow.bit_sequence_stat[45]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,16,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_37 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[37]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "16,21,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_82 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[82]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,14,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_18 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[18]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,14,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_27 "FSM_TEST_inst_slow.bit_sequence_stat[27]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,15,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_1 "FSM_TEST_inst_slow.bit_sequence_din_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,18,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_6c_0 "FSM_TEST_inst_RAPIDA.CLK_uC_6c[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,23,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_6 "FSM_TEST_inst_slow.bit_sequence_din[6]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,18,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_79 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[79]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,22,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_50 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[50]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,21,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_15 "FSM_TEST_inst_slow.bit_sequence_stat[15]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,13,1"))
          )
          (instance (rename divisor_inst_2.counter_RNO_0 "divisor_inst_2.counter_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "14,17,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_24 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[24]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "10,15,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_81 "FSM_TEST_inst_slow.bit_sequence_stat[81]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,14,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_24 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[24]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,22,7"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_1 "config_register_latched_dec_inst.DYNSR[1]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,20,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_3 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,20,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_36 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[36]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,20,6"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_0_1 "FSM_TEST_inst_slow.current_state_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000000000000000"))
            (property LOCATION (string "12,17,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_46 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[46]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,15,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_46 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[46]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,20,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_63 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[63]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "13,16,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_51 "FSM_TEST_inst_slow.bit_sequence_stat[51]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,15,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_14 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[14]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,22,4"))
          )
          (instance (rename divisor_inst_2.counter_1 "divisor_inst_2.counter[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,17,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_67 "FSM_TEST_inst_slow.bit_sequence_stat[67]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,16,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_40 "FSM_TEST_inst_slow.bit_sequence_stat[40]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,16,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_38 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[38]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "16,21,0"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNI9C3K2_1 "FSM_TEST_inst_slow.current_state_RNI9C3K2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101111100000000"))
            (property LOCATION (string "10,17,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_15 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[15]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,13,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_22 "FSM_TEST_inst_slow.bit_sequence_stat[22]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,14,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_2 "FSM_TEST_inst_slow.bit_sequence_din_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,17,5"))
          )
          (instance (rename s14_obuf "s14_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "0,23,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_37 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[37]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "7,17,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_3 "FSM_TEST_inst_slow.bit_sequence_din[3]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,17,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_9 "FSM_TEST_inst_slow.bit_sequence_stat[9]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,14,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_16 "FSM_TEST_inst_slow.bit_sequence_stat[16]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,13,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_c_4 "FSM_TEST_inst_RAPIDA.counter_stat_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,20,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_84 "FSM_TEST_inst_slow.bit_sequence_stat[84]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,12,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_c_2 "FSM_TEST_inst_RAPIDA.counter_idle_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,21,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_78 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[78]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,16,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_51 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[51]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,15,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_23 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[23]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,22,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_65 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[65]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,20,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_RNO_5 "FSM_TEST_inst_RAPIDA.counter_stat_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "10,20,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_6 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,20,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_49 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[49]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "7,15,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_41 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[41]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,21,5"))
          )
          (instance (rename config_register_latched_dec_inst.STATCNF_1_RNO_0 "config_register_latched_dec_inst.STATCNF_1_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011010100110101"))
            (property LOCATION (string "13,17,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_52 "FSM_TEST_inst_slow.bit_sequence_stat[52]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,14,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_35 "FSM_TEST_inst_slow.bit_sequence_stat[35]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,17,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_19 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[19]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,22,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.flag_input_reg "FSM_TEST_inst_RAPIDA.flag_input_reg") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,22,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_8 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[8]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,22,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_28 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[28]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,22,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_8 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,21,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_12 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[12]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,13,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_7 "FSM_TEST_inst_slow.bit_sequence_din_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,18,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_30 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[30]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,15,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_0 "FSM_TEST_inst_slow.bit_sequence_din[0]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,18,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_86 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[86]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,19,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_4 "FSM_TEST_inst_slow.bit_sequence_stat[4]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,15,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_13 "FSM_TEST_inst_slow.bit_sequence_stat[13]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,13,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_c_3 "FSM_TEST_inst_RAPIDA.counter_stat_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,20,3"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_1 "FSM_TEST_inst_slow.current_state[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,17,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_c_1 "FSM_TEST_inst_RAPIDA.counter_idle_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,21,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_RNO_0_2 "FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010101010000000"))
            (property LOCATION (string "12,19,0"))
          )
          (instance (rename flag_output_ret "flag_output_ret") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,17,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_56 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[56]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,15,3"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6j_0 "FSM_TEST_inst_slow.CLK_uC_6j[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,19,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_56 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[56]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,23,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_60 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[60]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,22,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_RNO_2 "FSM_TEST_inst_slow.counter_stat_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,18,4"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6f_0 "FSM_TEST_inst_slow.CLK_uC_6f[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,19,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_RNO_2 "FSM_TEST_inst_RAPIDA.counter_stat_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "10,20,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_49 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[49]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,21,6"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNIV6JP_1_1 "FSM_TEST_inst_slow.current_state_RNIV6JP_1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0010001000100010"))
            (property LOCATION (string "12,17,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_6 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,15,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_14 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[14]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,21,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_57 "FSM_TEST_inst_slow.bit_sequence_stat[57]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,15,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_32 "FSM_TEST_inst_slow.bit_sequence_stat[32]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,16,1"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_4 "FSM_TEST_inst_slow.counter_stat[4]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,18,7"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_3 "FSM_TEST_inst_slow.counter_idle[3]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_19 "FSM_TEST_inst_slow.bit_sequence_stat[19]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,14,5"))
          )
          (instance (rename divisor_inst.counter_1 "divisor_inst.counter[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,18,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_20 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[20]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,14,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_70 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[70]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "16,22,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_59 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[59]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,22,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_5 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,20,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_28 "FSM_TEST_inst_slow.bit_sequence_stat[28]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,15,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_8 "FSM_TEST_inst_slow.bit_sequence_din_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,18,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_28 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[28]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,22,4"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_5 "config_register_latched_dec_inst.DYNSR[5]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,20,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_32 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[32]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,21,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_42 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[42]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,16,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_85 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[85]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,19,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_6 "FSM_TEST_inst_RAPIDA.bit_sequence_din[6]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,20,6"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_c_4 "FSM_TEST_inst_slow.counter_stat_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,17,4"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNO_1 "FSM_TEST_inst_slow.counter_idle_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "10,18,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_67 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[67]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,16,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_3 "FSM_TEST_inst_slow.bit_sequence_stat[3]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,15,6"))
          )
          (instance (rename FSM_TEST_inst_slow.SEL_0 "FSM_TEST_inst_slow.SEL_0") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,18,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_0_0 "FSM_TEST_inst_RAPIDA.current_state_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000100000000000"))
            (property LOCATION (string "11,19,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_16 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[16]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,22,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_77 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[77]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,22,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_10 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[10]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,22,7"))
          )
          (instance (rename divisor_inst.clk_out "divisor_inst.clk_out") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,18,3"))
          )
          (instance (rename config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0 "config_register_latched_dec_inst.STATCNF_1_RNIRDN51[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100000010101010"))
            (property LOCATION (string "16,19,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_63 "FSM_TEST_inst_slow.bit_sequence_stat[63]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,16,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_44 "FSM_TEST_inst_slow.bit_sequence_stat[44]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,16,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_5 "FSM_TEST_inst_RAPIDA.counter_stat[5]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,20,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_c_4 "FSM_TEST_inst_RAPIDA.counter_idle_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,21,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_RNIEMB2_3 "FSM_TEST_inst_RAPIDA.counter_din_RNIEMB2[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000000000000000"))
            (property LOCATION (string "16,19,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_34 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[34]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,21,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_53 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[53]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "14,21,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_63 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[63]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,21,7"))
          )
          (instance (rename mosi_output_obuf "mosi_output_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "33,2,0"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_0 "config_register_latched_dec_inst.DYNCNF_1[0]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,18,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_81 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[81]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,14,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_19 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[19]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,14,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_26 "FSM_TEST_inst_slow.bit_sequence_stat[26]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,15,0"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_5_0 "FSM_TEST_inst_slow.CLK_uC_5[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,18,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_RNO_2 "FSM_TEST_inst_RAPIDA.counter_idle_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,21,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_1 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,14,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_7 "FSM_TEST_inst_slow.bit_sequence_din[7]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,18,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_60 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[60]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,22,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_RNO_2 "FSM_TEST_inst_slow.counter_din_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100100011110000"))
            (property LOCATION (string "12,17,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_68 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[68]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,16,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_58 "FSM_TEST_inst_slow.bit_sequence_stat[58]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,15,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_12 "FSM_TEST_inst_slow.bit_sequence_din[12]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,17,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_51 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[51]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,21,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_8 "FSM_TEST_inst_RAPIDA.bit_sequence_din[8]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,21,3"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_5 "config_register_latched_dec_inst.DYNSR_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "14,20,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_18 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[18]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,22,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_27 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[27]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,15,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_80 "FSM_TEST_inst_slow.bit_sequence_stat[80]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,15,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_69 "FSM_TEST_inst_slow.bit_sequence_stat[69]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,16,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_2 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[2]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,20,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_6 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,20,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_27 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[27]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,22,3"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_0 "config_register_latched_dec_inst.DYNSR[0]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,20,7"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0 "config_register_latched_dec_inst.DYNCNF_1_RNIP1121[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101011000000"))
            (property LOCATION (string "12,18,5"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNIV6JP_0_1 "FSM_TEST_inst_slow.current_state_RNIV6JP_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011101110111011"))
            (property LOCATION (string "10,19,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_0 "FSM_TEST_inst_RAPIDA.current_state_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111111000"))
            (property LOCATION (string "12,19,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_2 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,20,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_37 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[37]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,21,3"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_0_0 "FSM_TEST_inst_slow.current_state_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010000010100000"))
            (property LOCATION (string "11,19,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_45 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[45]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,16,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_45 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[45]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "16,20,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_80 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[80]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,23,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_62 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[62]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,16,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.flag_output_1 "FSM_TEST_inst_RAPIDA.flag_output_1") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,19,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_1_rep2 "FSM_TEST_inst_RAPIDA.current_state_1_rep2") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "17,19,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_74 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[74]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,22,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_15 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[15]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,22,5"))
          )
          (instance (rename divisor_inst_2.counter_0 "divisor_inst_2.counter[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,17,4"))
          )
          (instance (rename config_register_latched_dec_inst.STATSR_0 "config_register_latched_dec_inst.STATSR[0]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,20,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_66 "FSM_TEST_inst_slow.bit_sequence_stat[66]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,16,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_43 "FSM_TEST_inst_slow.bit_sequence_stat[43]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,16,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_5_0 "FSM_TEST_inst_RAPIDA.current_state_RNO_5[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0111111111111111"))
            (property LOCATION (string "12,19,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_6 "FSM_TEST_inst_RAPIDA.counter_stat[6]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,20,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_39 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[39]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,21,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_73 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[73]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,16,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_58 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[58]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "13,15,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_RNI78E11_1 "FSM_TEST_inst_RAPIDA.current_state_fast_RNI78E11[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000010110000"))
            (property LOCATION (string "13,19,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_3 "FSM_TEST_inst_RAPIDA.counter_din[3]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,19,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_50 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[50]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "14,21,6"))
          )
          (instance (rename config_register_latched_dec_inst.STATCNF_1_0 "config_register_latched_dec_inst.STATCNF_1[0]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,19,2"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_RNO_4 "FSM_TEST_inst_slow.counter_stat_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,18,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_16 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[16]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,13,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_21 "FSM_TEST_inst_slow.bit_sequence_stat[21]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,14,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_3 "FSM_TEST_inst_slow.bit_sequence_din_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,17,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_43 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[43]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,21,2"))
          )
          (instance (rename flag_output_0_ret_RNO "flag_output_0_ret_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "14,17,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_34 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[34]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "7,15,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_4 "FSM_TEST_inst_slow.bit_sequence_din[4]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,17,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_8 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "14,22,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_67 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[67]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "16,20,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_39 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[39]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,21,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_12 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[12]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "13,21,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_6_0 "FSM_TEST_inst_RAPIDA.CLK_uC_6[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,23,4"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_6_0 "FSM_TEST_inst_slow.current_state_RNO_6[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000100000000000"))
            (property LOCATION (string "11,18,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_11 "FSM_TEST_inst_slow.bit_sequence_din[11]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,17,6"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_3_0 "FSM_TEST_inst_slow.CLK_uC_3[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,18,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_52 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[52]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,21,1"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_0 "config_register_latched_dec_inst.DYNSR_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "13,20,7"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNIV6JP_2_1 "FSM_TEST_inst_slow.current_state_RNIV6JP_2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "10,17,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_8 "FSM_TEST_inst_slow.bit_sequence_stat[8]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,14,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_17 "FSM_TEST_inst_slow.bit_sequence_stat[17]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,13,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_RNIUUIP1_6 "FSM_TEST_inst_RAPIDA.counter_stat_RNIUUIP1[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111100000000000"))
            (property LOCATION (string "10,20,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_14 "FSM_TEST_inst_RAPIDA.bit_sequence_din[14]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,21,6"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_cry_c_2 "FSM_TEST_inst_slow.counter_idle_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_87 "FSM_TEST_inst_slow.bit_sequence_stat[87]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,11,4"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6_0 "FSM_TEST_inst_slow.CLK_uC_6[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,18,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_81 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[81]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,21,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_21 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[21]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,22,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_1 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[1]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,20,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_3 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,20,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_79 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[79]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,16,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_52 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[52]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,14,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_1 "FSM_TEST_inst_RAPIDA.counter_idle[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,19,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_22 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[22]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,22,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_64 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[64]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,21,6"))
          )
          (instance (rename top_pll_inst.top_pll_inst "top_pll_inst.top_pll_inst") 
             (viewRef INTERFACE (cellRef SB_PLL40_CORE (libraryRef SBT_DESIGN))) 
            (property DIVF (string "3F"))
            (property DIVR (string "0"))
            (property ENABLE_ICEGATE (string "0"))
            (property FDA_FEEDBACK (string "0000"))
            (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
            (property DIVQ (string "6"))
            (property FEEDBACK_PATH (string "SIMPLE"))
            (property SHIFTREG_DIV_MODE (string "00"))
            (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
            (property PLLOUT_SELECT (string "GENCLK"))
            (property EXTERNAL_DIVIDE_FACTOR (string "1"))
            (property FDA_RELATIVE (string "0000"))
            (property FILTER_RANGE (string "001"))
            (property TEST_MODE (string "0"))
            (property LOCATION (string "16,0,1"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_9 "config_register_latched_dec_inst.DYNCNF_1[9]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,18,2"))
          )
          (instance (rename FSM_TEST_inst_slow.MOSI_er_RNO "FSM_TEST_inst_slow.MOSI_er_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000110010100000"))
            (property LOCATION (string "10,17,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_7_0 "FSM_TEST_inst_RAPIDA.current_state_RNO_7[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000001000"))
            (property LOCATION (string "11,21,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_RNO_6 "FSM_TEST_inst_RAPIDA.counter_stat_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010011000101010"))
            (property LOCATION (string "9,20,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_5 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,20,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_34 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[34]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,21,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_48 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[48]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,15,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_71 "FSM_TEST_inst_slow.bit_sequence_stat[71]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,16,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_69 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[69]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "16,22,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_40 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[40]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,20,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_61 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[61]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,15,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_53 "FSM_TEST_inst_slow.bit_sequence_stat[53]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,13,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_36 "FSM_TEST_inst_slow.bit_sequence_stat[36]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "6,17,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_1_rep1 "FSM_TEST_inst_RAPIDA.current_state_1_rep1") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,19,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_71 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[71]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,22,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_58 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[58]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,22,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_16 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[16]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,22,2"))
          )
          (instance (rename RST_N_ibuf_RNIBJGC_0 "RST_N_ibuf_RNIBJGC_0") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,33,1"))
          )
          (instance (rename RST_N_ibuf "RST_N_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,30,1"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_5_0 "FSM_TEST_inst_slow.current_state_RNO_5[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "10,19,6"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_0 "FSM_TEST_inst_slow.counter_stat[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,18,3"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_7 "FSM_TEST_inst_slow.counter_idle[7]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,7"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC "FSM_TEST_inst_slow.CLK_uC") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,18,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_3 "FSM_TEST_inst_RAPIDA.counter_stat[3]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,20,2"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_8_0 "FSM_TEST_inst_slow.current_state_RNO_8[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000100000001000"))
            (property LOCATION (string "12,17,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_74 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[74]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "10,16,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_74 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[74]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,22,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_69 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[69]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,22,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_9 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,21,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_13 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[13]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,13,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_4 "FSM_TEST_inst_slow.bit_sequence_din_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,17,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_RNO_4 "FSM_TEST_inst_RAPIDA.counter_idle_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,21,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_RNI23T81_5 "FSM_TEST_inst_RAPIDA.counter_idle_RNI23T81[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000000000000000"))
            (property LOCATION (string "11,21,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_RNO_1 "FSM_TEST_inst_RAPIDA.counter_din_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100011110000"))
            (property LOCATION (string "12,19,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_46 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[46]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,20,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_6b_0 "FSM_TEST_inst_RAPIDA.CLK_uC_6b[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,23,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_31 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[31]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,15,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_1 "FSM_TEST_inst_slow.bit_sequence_din[1]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,18,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_39 "FSM_TEST_inst_slow.bit_sequence_stat[39]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,17,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_14 "FSM_TEST_inst_slow.bit_sequence_din[14]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,17,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_2 "FSM_TEST_inst_RAPIDA.bit_sequence_din[2]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,20,4"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_3 "config_register_latched_dec_inst.DYNSR_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "14,20,0"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_10 "config_register_latched_dec_inst.DYNSR_RNO[10]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "13,20,0"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_c_0 "FSM_TEST_inst_slow.counter_stat_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,17,0"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNO_5 "FSM_TEST_inst_slow.counter_idle_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "10,18,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_7 "FSM_TEST_inst_slow.bit_sequence_stat[7]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,14,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_10 "FSM_TEST_inst_slow.bit_sequence_stat[10]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,14,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_c_2 "FSM_TEST_inst_RAPIDA.counter_stat_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,20,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_12 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[12]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,22,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_13 "FSM_TEST_inst_RAPIDA.bit_sequence_din[13]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,21,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_3_0 "FSM_TEST_inst_RAPIDA.CLK_uC_3[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,23,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_cry_c_1 "FSM_TEST_inst_slow.counter_idle_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_29 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[29]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "10,15,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_48 "FSM_TEST_inst_slow.bit_sequence_stat[48]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_c_0 "FSM_TEST_inst_RAPIDA.counter_idle_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,21,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_84 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[84]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,19,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_30 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[30]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,22,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_4 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[4]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,20,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_24 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[24]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,22,7"))
          )
          (instance (rename miso_input_ibuf "miso_input_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "28,33,1"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_RNID6M9_1 "FSM_TEST_inst_slow.counter_din_RNID6M9[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "10,19,2"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_2 "FSM_TEST_inst_slow.counter_din[2]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,17,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_57 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[57]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,15,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_2 "FSM_TEST_inst_RAPIDA.counter_idle[2]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,21,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_57 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[57]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,23,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_21 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[21]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,22,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_67 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[67]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,20,3"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_RNO_3 "FSM_TEST_inst_slow.counter_stat_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,18,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_85 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[85]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,12,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_12 "FSM_TEST_inst_slow.bit_sequence_din_RNO[12]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,17,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNO_1 "FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100011110000"))
            (property LOCATION (string "14,19,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_1_rep2_RNO "FSM_TEST_inst_RAPIDA.current_state_1_rep2_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100011110000"))
            (property LOCATION (string "17,19,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_RNO_3 "FSM_TEST_inst_RAPIDA.counter_stat_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "10,20,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_48 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[48]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,21,3"))
          )
          (instance (rename divisor_inst.counter_RNO_0 "divisor_inst.counter_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "14,18,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_5 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,15,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_76 "FSM_TEST_inst_slow.bit_sequence_stat[76]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,16,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_43 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[43]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "16,21,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_54 "FSM_TEST_inst_slow.bit_sequence_stat[54]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,14,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_33 "FSM_TEST_inst_slow.bit_sequence_stat[33]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,1"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6l_0 "FSM_TEST_inst_slow.CLK_uC_6l[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,19,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_55 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[55]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,22,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_RNO "FSM_TEST_inst_RAPIDA.CLK_uC_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011111010000010"))
            (property LOCATION (string "13,23,7"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_9 "config_register_latched_dec_inst.DYNSR_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "14,20,7"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_5 "FSM_TEST_inst_slow.counter_stat[5]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,17,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_0 "FSM_TEST_inst_slow.counter_idle[0]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_23 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[23]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,14,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_0 "FSM_TEST_inst_RAPIDA.current_state[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,19,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_71 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[71]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "16,22,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_10 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[10]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,14,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_9 "FSM_TEST_inst_slow.bit_sequence_din_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,18,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_45 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[45]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,20,6"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_4 "config_register_latched_dec_inst.DYNSR[4]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,20,1"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9 "config_register_latched_dec_inst.DYNCNF_1_RNIBK121[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101011000000"))
            (property LOCATION (string "12,18,3"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_0 "FSM_TEST_inst_slow.current_state_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110010101111"))
            (property LOCATION (string "12,17,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_32 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[32]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,16,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_33 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[33]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,21,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_41 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[41]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,15,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_78 "FSM_TEST_inst_slow.bit_sequence_stat[78]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,16,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_84 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[84]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,19,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_7 "FSM_TEST_inst_RAPIDA.bit_sequence_din[7]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,21,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNO_2 "FSM_TEST_inst_slow.counter_idle_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "10,18,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_66 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[66]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,16,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_2 "FSM_TEST_inst_slow.bit_sequence_stat[2]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,15,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_RNI571R2_1 "FSM_TEST_inst_RAPIDA.current_state_fast_RNI571R2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1101111100000000"))
            (property LOCATION (string "10,20,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_c_1 "FSM_TEST_inst_RAPIDA.counter_stat_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,20,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_17 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[17]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,22,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_11 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[11]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,22,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_62 "FSM_TEST_inst_slow.bit_sequence_stat[62]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,16,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_47 "FSM_TEST_inst_slow.bit_sequence_stat[47]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,15,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNO "FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100011110000"))
            (property LOCATION (string "14,19,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G "FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "11,19,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1 "FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,19,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_87 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[87]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,19,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_35 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[35]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,20,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_27 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[27]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,22,3"))
          )
          (instance (rename divisor_inst_2.clk_out_RNO "divisor_inst_2.clk_out_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110101010101010"))
            (property LOCATION (string "13,17,6"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_1 "FSM_TEST_inst_slow.counter_din[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,19,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_54 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[54]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,14,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_54 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[54]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,22,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_62 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[62]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,22,1"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_9 "config_register_latched_dec_inst.DYNSR[9]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,20,7"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNIR2L81_1_1 "FSM_TEST_inst_slow.current_state_RNIR2L81_1[1]") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "0,17,0"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_RNO_0 "FSM_TEST_inst_slow.counter_stat_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,18,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_80 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[80]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,15,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_25 "FSM_TEST_inst_slow.bit_sequence_stat[25]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,15,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_15 "FSM_TEST_inst_slow.bit_sequence_din_RNO[15]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,17,7"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_RNO "FSM_TEST_inst_slow.CLK_uC_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011111010000010"))
            (property LOCATION (string "7,18,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_RNO_0 "FSM_TEST_inst_RAPIDA.counter_stat_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "10,20,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_RNO_3 "FSM_TEST_inst_RAPIDA.counter_idle_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,21,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3 "FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110010011100100"))
            (property LOCATION (string "13,18,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_RNI9NO1_1 "FSM_TEST_inst_RAPIDA.counter_din_RNI9NO1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000000010000000"))
            (property LOCATION (string "13,19,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_63 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[63]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "16,21,7"))
          )
          (instance (rename flag_output_0_ret "flag_output_0_ret") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,17,2"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_RNO_1 "FSM_TEST_inst_slow.counter_din_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100011110000"))
            (property LOCATION (string "9,19,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_59 "FSM_TEST_inst_slow.bit_sequence_stat[59]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,15,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_30 "FSM_TEST_inst_slow.bit_sequence_stat[30]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,7"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6c_0 "FSM_TEST_inst_slow.CLK_uC_6c[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,18,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_56 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[56]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,23,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_9 "FSM_TEST_inst_RAPIDA.bit_sequence_din[9]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,21,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC "FSM_TEST_inst_RAPIDA.CLK_uC") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,23,7"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_4 "config_register_latched_dec_inst.DYNSR_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "14,20,1"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_6 "FSM_TEST_inst_slow.counter_stat[6]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,17,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_19 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[19]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,22,1"))
          )
          (instance (rename s12_obuf "s12_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "3,0,0"))
          )
          (instance (rename divisor_inst_2.counter_RNO_2 "divisor_inst_2.counter_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111100001111000"))
            (property LOCATION (string "14,17,6"))
          )
          (instance (rename config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_0 "config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "20,19,1"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_cry_c_6 "FSM_TEST_inst_slow.counter_idle_cry_c[6]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_26 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[26]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,15,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_83 "FSM_TEST_inst_slow.bit_sequence_stat[83]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,13,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_68 "FSM_TEST_inst_slow.bit_sequence_stat[68]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,16,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_72 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[72]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "16,22,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_7 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "13,21,5"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6b_0 "FSM_TEST_inst_slow.CLK_uC_6b[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,18,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_26 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[26]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,22,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1 "FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1011100010111000"))
            (property LOCATION (string "13,18,4"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_3 "config_register_latched_dec_inst.DYNSR[3]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,20,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_fast_1 "FSM_TEST_inst_RAPIDA.current_state_fast_fast[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,19,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_1 "FSM_TEST_inst_RAPIDA.current_state_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100011110000"))
            (property LOCATION (string "17,19,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_1 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,20,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_30 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[30]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,22,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_44 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[44]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,16,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_44 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[44]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "16,21,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_83 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[83]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,19,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_4 "FSM_TEST_inst_RAPIDA.bit_sequence_din[4]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,20,5"))
          )
          (instance (rename xor_out_dyn_obuf "xor_out_dyn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "3,0,1"))
          )
          (instance (rename sel_output_obuf "sel_output_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "33,4,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_65 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[65]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,16,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_1 "FSM_TEST_inst_slow.bit_sequence_stat[1]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,14,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0 "FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011101110111011"))
            (property LOCATION (string "11,19,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_14 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[14]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,22,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_75 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[75]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,22,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_12 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[12]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,22,7"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8 "config_register_latched_dec_inst.DYNCNF_1_RNI9I121[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101011000000"))
            (property LOCATION (string "12,18,0"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_7_0 "FSM_TEST_inst_slow.current_state_RNO_7[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000100000000000"))
            (property LOCATION (string "10,17,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_65 "FSM_TEST_inst_slow.bit_sequence_stat[65]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,16,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_42 "FSM_TEST_inst_slow.bit_sequence_stat[42]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,16,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_36 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[36]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,20,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_70 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[70]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,16,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_59 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[59]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,15,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_2 "FSM_TEST_inst_RAPIDA.counter_din[2]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,19,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_78 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[78]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,22,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_51 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[51]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,21,2"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_RNO_5 "FSM_TEST_inst_slow.counter_stat_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "14,17,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_83 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[83]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,13,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_17 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[17]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,13,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_20 "FSM_TEST_inst_slow.bit_sequence_stat[20]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,14,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_0 "FSM_TEST_inst_slow.bit_sequence_din_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101110111011101"))
            (property LOCATION (string "9,18,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_1 "FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000000000000"))
            (property LOCATION (string "17,18,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_0_1 "FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_0[1]") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "17,33,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_RNI9BBA2_1 "FSM_TEST_inst_RAPIDA.current_state_fast_RNI9BBA2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111110100000000"))
            (property LOCATION (string "11,21,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_RNO_0 "FSM_TEST_inst_RAPIDA.counter_idle_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,21,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_42 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[42]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,22,3"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_0 "config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "7,1,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_35 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[35]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "7,17,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_3 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,15,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_5 "FSM_TEST_inst_slow.bit_sequence_din[5]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,18,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_66 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[66]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,20,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_49 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[49]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,21,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_11 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[11]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "13,21,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_10 "FSM_TEST_inst_slow.bit_sequence_din[10]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,18,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_78 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[78]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,22,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_53 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[53]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,21,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.MOSI_er_RNO "FSM_TEST_inst_RAPIDA.MOSI_er_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000110010100000"))
            (property LOCATION (string "13,18,0"))
          )
          (instance (rename s13_obuf "s13_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "0,17,1"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_7 "config_register_latched_dec_inst.DYNSR_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "14,20,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_14 "FSM_TEST_inst_slow.bit_sequence_stat[14]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,13,7"))
          )
          (instance (rename divisor_inst_2.counter_RNO_1 "divisor_inst_2.counter_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110011001100110"))
            (property LOCATION (string "14,17,3"))
          )
          (instance (rename divisor_inst_2.counter_RNIFD27_2 "divisor_inst_2.counter_RNIFD27[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000000010000000"))
            (property LOCATION (string "13,17,1"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_2_0 "FSM_TEST_inst_slow.current_state_RNO_2[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100110011111111"))
            (property LOCATION (string "12,17,6"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_cry_c_5 "FSM_TEST_inst_slow.counter_idle_cry_c[5]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_25 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[25]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,15,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_86 "FSM_TEST_inst_slow.bit_sequence_stat[86]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,11,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_80 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[80]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,23,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_20 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[20]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,22,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_0 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[0]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,20,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_0 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101110111011101"))
            (property LOCATION (string "12,20,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_53 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[53]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,13,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_25 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[25]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,22,4"))
          )
          (instance (rename config_register_latched_dec_inst.DYNCNF_1_8 "config_register_latched_dec_inst.DYNCNF_1[8]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,18,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_38 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[38]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "7,17,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_8 "FSM_TEST_inst_slow.bit_sequence_din[8]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,18,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_4 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,20,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_35 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[35]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,20,1"))
          )
          (instance (rename divisor_inst_2.clk_out "divisor_inst_2.clk_out") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,17,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_47 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[47]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "10,15,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_72 "FSM_TEST_inst_slow.bit_sequence_stat[72]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,16,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_2_0 "FSM_TEST_inst_RAPIDA.current_state_RNO_2[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100010101010"))
            (property LOCATION (string "12,19,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_68 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[68]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "16,20,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_47 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[47]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,21,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_60 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[60]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,15,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_50 "FSM_TEST_inst_slow.bit_sequence_stat[50]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,15,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_37 "FSM_TEST_inst_slow.bit_sequence_stat[37]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,17,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_72 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[72]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,22,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_59 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[59]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,22,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_17 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[17]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,22,6"))
          )
          (instance (rename divisor_inst_2.counter_2 "divisor_inst_2.counter[2]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,17,6"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_1 "FSM_TEST_inst_slow.counter_stat[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,18,6"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_4 "FSM_TEST_inst_slow.counter_idle[4]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_41 "FSM_TEST_inst_slow.bit_sequence_stat[41]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_0 "FSM_TEST_inst_RAPIDA.counter_stat[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,20,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_4_0 "FSM_TEST_inst_RAPIDA.CLK_uC_4[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,23,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_75 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[75]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,16,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_1 "FSM_TEST_inst_RAPIDA.counter_din[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,19,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_75 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[75]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "14,22,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_68 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[68]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,20,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.SEL_0 "FSM_TEST_inst_RAPIDA.SEL_0") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,17,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_14 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[14]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "10,13,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_23 "FSM_TEST_inst_slow.bit_sequence_stat[23]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,14,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_5 "FSM_TEST_inst_slow.bit_sequence_din_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,18,1"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_4_0 "FSM_TEST_inst_slow.CLK_uC_4[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,19,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_RNO_5 "FSM_TEST_inst_RAPIDA.counter_idle_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010011000101010"))
            (property LOCATION (string "10,21,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_RNO_0 "FSM_TEST_inst_RAPIDA.counter_din_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010110000101100"))
            (property LOCATION (string "14,19,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_41 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[41]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,21,5"))
          )
          (instance (rename RST_N_ibuf_RNIBJGC "RST_N_ibuf_RNIBJGC") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "16,30,0"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_4_0 "FSM_TEST_inst_slow.current_state_RNO_4[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000001000000000"))
            (property LOCATION (string "11,19,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_36 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[36]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "6,17,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_2 "FSM_TEST_inst_slow.bit_sequence_din[2]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,17,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_65 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[65]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,20,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3 "FSM_TEST_inst_RAPIDA.bit_sequence_din[3]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,20,7"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_2 "config_register_latched_dec_inst.DYNSR_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "14,20,4"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNIV6JP_1 "FSM_TEST_inst_slow.current_state_RNIV6JP[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "10,19,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_c_3 "FSM_TEST_inst_slow.counter_stat_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,17,3"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNO_6 "FSM_TEST_inst_slow.counter_idle_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "10,18,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_6 "FSM_TEST_inst_slow.bit_sequence_stat[6]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,15,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_11 "FSM_TEST_inst_slow.bit_sequence_stat[11]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,14,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_1_0 "FSM_TEST_inst_RAPIDA.current_state_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000000000000"))
            (property LOCATION (string "12,19,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_c_5 "FSM_TEST_inst_RAPIDA.counter_stat_cry_c[5]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,20,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_13 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[13]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,22,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_12 "FSM_TEST_inst_RAPIDA.bit_sequence_din[12]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,21,7"))
          )
          (instance (rename clk_output_obuf "clk_output_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "23,33,0"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_cry_c_0 "FSM_TEST_inst_slow.counter_idle_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_28 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[28]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "10,15,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_85 "FSM_TEST_inst_slow.bit_sequence_stat[85]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,12,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_c_3 "FSM_TEST_inst_RAPIDA.counter_idle_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,21,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_83 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[83]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,19,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_31 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[31]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,21,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_7 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[7]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,22,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_23 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[23]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,22,6"))
          )
          (instance (rename flag_output_0_ret_RNI1E8N2 "flag_output_0_ret_RNI1E8N2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000011001010"))
            (property LOCATION (string "13,19,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_50 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[50]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "7,15,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_3 "FSM_TEST_inst_RAPIDA.counter_idle[3]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,21,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_20 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[20]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,22,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_66 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[66]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,20,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_84 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[84]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,12,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_11 "FSM_TEST_inst_slow.bit_sequence_din_RNO[11]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,17,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_RNO_4 "FSM_TEST_inst_RAPIDA.counter_stat_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "10,20,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_7 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,22,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_2_0 "FSM_TEST_inst_RAPIDA.CLK_uC_2[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,23,2"))
          )
          (instance (rename divisor_inst.counter_RNO_1 "divisor_inst.counter_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110011001100110"))
            (property LOCATION (string "14,18,4"))
          )
          (instance (rename FSM_TEST_inst_slow.flag_input_reg "FSM_TEST_inst_slow.flag_input_reg") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,19,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNIMHOQ_3 "FSM_TEST_inst_slow.counter_idle_RNIMHOQ[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000111111111"))
            (property LOCATION (string "10,17,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_4 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "11,15,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_77 "FSM_TEST_inst_slow.bit_sequence_stat[77]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,16,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_42 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[42]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "16,22,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_55 "FSM_TEST_inst_slow.bit_sequence_stat[55]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,15,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_34 "FSM_TEST_inst_slow.bit_sequence_stat[34]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,15,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_1_rep1_RNO "FSM_TEST_inst_RAPIDA.current_state_1_rep1_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100011110000"))
            (property LOCATION (string "14,19,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_18 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[18]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,22,0"))
          )
          (instance (rename mosi_output_obuf_RNO "mosi_output_obuf_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110010011100100"))
            (property LOCATION (string "13,18,7"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_8 "config_register_latched_dec_inst.DYNSR_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "14,20,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_2 "FSM_TEST_inst_slow.counter_stat[2]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,18,4"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_1 "FSM_TEST_inst_slow.counter_idle[1]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_76 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[76]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "10,16,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_22 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[22]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "10,14,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_4_0 "FSM_TEST_inst_RAPIDA.current_state_RNO_4[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "10,19,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_1 "FSM_TEST_inst_RAPIDA.current_state[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "17,19,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_76 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[76]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "13,22,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_9 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[9]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,22,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_29 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[29]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,22,2"))
          )
          (instance (rename config_register_latched_dec_inst.STATSR_RNO_0 "config_register_latched_dec_inst.STATSR_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "13,20,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_11 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[11]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,14,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_6 "FSM_TEST_inst_slow.bit_sequence_din_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,18,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_33 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[33]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,15,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_79 "FSM_TEST_inst_slow.bit_sequence_stat[79]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,16,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_RNO_1 "FSM_TEST_inst_RAPIDA.current_state_fast_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111100011110000"))
            (property LOCATION (string "14,19,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_87 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[87]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,19,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_5 "FSM_TEST_inst_slow.bit_sequence_stat[5]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,15,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_12 "FSM_TEST_inst_slow.bit_sequence_stat[12]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,13,1"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6d_0 "FSM_TEST_inst_slow.CLK_uC_6d[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,18,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_c_0 "FSM_TEST_inst_RAPIDA.counter_stat_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,20,0"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_0 "FSM_TEST_inst_slow.current_state[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,17,7"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_10 "config_register_latched_dec_inst.DYNSR[10]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,20,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_55 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[55]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,15,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_55 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[55]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "13,22,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_61 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[61]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,22,4"))
          )
          (instance (rename divisor_inst.clk_out_RNO "divisor_inst.clk_out_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110101001101010"))
            (property LOCATION (string "14,18,3"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_8 "config_register_latched_dec_inst.DYNSR[8]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,20,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_RNO_1 "FSM_TEST_inst_slow.counter_stat_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,18,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_RNO_1 "FSM_TEST_inst_RAPIDA.counter_stat_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "10,20,6"))
          )
          (instance (rename xor_out_stat_obuf "xor_out_stat_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "33,21,1"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_RNIE9EB1_6 "FSM_TEST_inst_slow.counter_stat_RNIE9EB1[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111100000000000"))
            (property LOCATION (string "10,17,4"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_7 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,14,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_RNO_6_0 "FSM_TEST_inst_RAPIDA.current_state_RNO_6[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000000000000000"))
            (property LOCATION (string "11,21,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_62 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[62]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "16,22,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_15 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[15]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,20,0"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_RNO_0 "FSM_TEST_inst_slow.counter_din_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010110000101100"))
            (property LOCATION (string "9,19,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_56 "FSM_TEST_inst_slow.bit_sequence_stat[56]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,15,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_31 "FSM_TEST_inst_slow.bit_sequence_stat[31]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,4"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6i_0 "FSM_TEST_inst_slow.CLK_uC_6i[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,19,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_4 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,20,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_29 "FSM_TEST_inst_slow.bit_sequence_stat[29]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,15,3"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6e_0 "FSM_TEST_inst_slow.CLK_uC_6e[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,19,1"))
          )
          (instance (rename FSM_TEST_inst_slow.SEL_0_RNI25J31 "FSM_TEST_inst_slow.SEL_0_RNI25J31") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111000010111000"))
            (property LOCATION (string "13,17,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_82 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[82]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,20,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_0 "FSM_TEST_inst_slow.bit_sequence_stat[0]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,14,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_76 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[76]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,22,6"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_2_0 "FSM_TEST_inst_slow.CLK_uC_2[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,18,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_4 "FSM_TEST_inst_RAPIDA.counter_stat[4]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,20,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_71 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[71]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "7,16,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_79 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[79]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,22,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_52 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[52]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "14,21,1"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_RNO_6 "FSM_TEST_inst_slow.counter_stat_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010011000101010"))
            (property LOCATION (string "11,17,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_RNO_1 "FSM_TEST_inst_RAPIDA.counter_idle_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011010101010"))
            (property LOCATION (string "11,19,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_2 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,15,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_61 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[61]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "14,22,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_48 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[48]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,21,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_10 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[10]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "13,21,0"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_RNO_3 "FSM_TEST_inst_slow.counter_din_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100011110000"))
            (property LOCATION (string "9,19,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_69 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[69]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,16,2"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_13 "FSM_TEST_inst_slow.bit_sequence_din[13]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,17,0"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_6 "config_register_latched_dec_inst.DYNSR_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "14,20,6"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6k_0 "FSM_TEST_inst_slow.CLK_uC_6k[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,19,6"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_1_0 "FSM_TEST_inst_slow.current_state_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111011101110111"))
            (property LOCATION (string "11,18,2"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_cry_c_4 "FSM_TEST_inst_slow.counter_idle_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.current_state_fast_1 "FSM_TEST_inst_RAPIDA.current_state_fast[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,19,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[3]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,20,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_1 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,20,3"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_39 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[39]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "7,17,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_9 "FSM_TEST_inst_slow.bit_sequence_din[9]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,18,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_73 "FSM_TEST_inst_slow.bit_sequence_stat[73]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,16,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_81 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[81]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,21,0"))
          )
          (instance (rename GND "GND") 
             (viewRef INTERFACE (cellRef GND (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "-1,-1,-1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_73 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[73]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,22,7"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_5 "FSM_TEST_inst_slow.counter_idle[5]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_1 "FSM_TEST_inst_RAPIDA.counter_stat[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,20,6"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNIHR3A2_7 "FSM_TEST_inst_slow.counter_idle_RNIHR3A2[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111011100000000"))
            (property LOCATION (string "10,17,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_72 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[72]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,16,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_0 "FSM_TEST_inst_RAPIDA.counter_din[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,19,7"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_RNO_0_3 "FSM_TEST_inst_slow.counter_din_RNO_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000000010000000"))
            (property LOCATION (string "10,19,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_40 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[40]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,20,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.MOSI_er "FSM_TEST_inst_RAPIDA.MOSI_er") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,18,0"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNO_3_0 "FSM_TEST_inst_slow.current_state_RNO_3[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000001111111"))
            (property LOCATION (string "10,19,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_9 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "14,22,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_64 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[64]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "16,21,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_38 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[38]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,21,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_13 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[13]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,21,4"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_RNO_1 "config_register_latched_dec_inst.DYNSR_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "13,20,6"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_c_2 "FSM_TEST_inst_slow.counter_stat_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,17,2"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNO_7 "FSM_TEST_inst_slow.counter_idle_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000010100001010"))
            (property LOCATION (string "10,18,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_15 "FSM_TEST_inst_RAPIDA.bit_sequence_din[15]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,20,0"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_cry_c_3 "FSM_TEST_inst_slow.counter_idle_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_82 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[82]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,20,3"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_6 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[6]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,20,7"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_22 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[22]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,22,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_2 "FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,20,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_0 "FSM_TEST_inst_RAPIDA.counter_idle[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,21,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_10 "FSM_TEST_inst_slow.bit_sequence_din_RNO[10]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "9,18,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.CLK_uC_5_0 "FSM_TEST_inst_RAPIDA.CLK_uC_5[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,23,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_70 "FSM_TEST_inst_slow.bit_sequence_stat[70]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,16,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_70 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[70]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,22,4"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_3 "FSM_TEST_inst_slow.counter_stat[3]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,18,5"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_6 "FSM_TEST_inst_slow.counter_idle[6]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,18,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_stat_2 "FSM_TEST_inst_RAPIDA.counter_stat[2]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,20,7"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_77 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[77]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "11,16,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_77 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[77]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,22,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1 "FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000111110000000"))
            (property LOCATION (string "13,18,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_din_RNO_2 "FSM_TEST_inst_RAPIDA.counter_din_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101000011001100"))
            (property LOCATION (string "12,19,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_47 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[47]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,21,4"))
          )
          (instance (rename config_register_latched_dec_inst.DYNSR_6 "config_register_latched_dec_inst.DYNSR[6]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,20,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_8 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "12,14,4"))
          )
          (instance (rename FSM_TEST_inst_slow.current_state_RNIR2L81_1 "FSM_TEST_inst_slow.current_state_RNIR2L81[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000010110000"))
            (property LOCATION (string "10,17,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_38 "FSM_TEST_inst_slow.bit_sequence_stat[38]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,17,1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_15 "FSM_TEST_inst_slow.bit_sequence_din[15]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,17,7"))
          )
          (instance (rename FSM_TEST_inst_slow.CLK_uC_6g_0 "FSM_TEST_inst_slow.CLK_uC_6g[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,19,5"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_1 "FSM_TEST_inst_RAPIDA.bit_sequence_din[1]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,20,3"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_stat_cry_c_1 "FSM_TEST_inst_slow.counter_stat_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,17,1"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_idle_RNO_4 "FSM_TEST_inst_slow.counter_idle_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "10,18,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_11 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[11]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "15,22,0"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_10 "FSM_TEST_inst_RAPIDA.bit_sequence_din[10]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,21,0"))
          )
          (instance (rename divisor_inst_2.counter_RNISR1F_2 "divisor_inst_2.counter_RNISR1F[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000000000000"))
            (property LOCATION (string "13,17,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_60 "FSM_TEST_inst_slow.bit_sequence_stat[60]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,15,5"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_49 "FSM_TEST_inst_slow.bit_sequence_stat[49]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,15,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_85 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[85]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,19,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_33 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO[33]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "15,21,1"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_5 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[5]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,20,6"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_25 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[25]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,22,4"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0 "FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010111100100000"))
            (property LOCATION (string "13,17,0"))
          )
          (instance (rename FSM_TEST_inst_slow.counter_din_3 "FSM_TEST_inst_slow.counter_din[3]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,19,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.counter_idle_5 "FSM_TEST_inst_RAPIDA.counter_idle[5]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,21,5"))
          )
          (instance (rename CLK_ibuf "CLK_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,30,0"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_RNO_86 "FSM_TEST_inst_slow.bit_sequence_stat_RNO[86]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010100000101000"))
            (property LOCATION (string "12,11,6"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_din_RNO_13 "FSM_TEST_inst_slow.bit_sequence_din_RNO[13]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110101111101011"))
            (property LOCATION (string "9,17,0"))
          )
          (instance (rename VCC "VCC") 
             (viewRef INTERFACE (cellRef VCC (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "-1,-1,-1"))
          )
          (instance (rename FSM_TEST_inst_slow.bit_sequence_stat_75 "FSM_TEST_inst_slow.bit_sequence_stat[75]") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,16,5"))
          )
          (instance (rename FSM_TEST_inst_slow.MOSI_er "FSM_TEST_inst_slow.MOSI_er") 
             (viewRef INTERFACE (cellRef SB_DFFER (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,17,2"))
          )
          (instance (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_54 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[54]") 
             (viewRef INTERFACE (cellRef SB_DFFES (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,22,1"))
          )
          (net (rename bfn_11_17_0_ "bfn_11_17_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_11_17_0_))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_0))
            )
          )
          (net (rename bfn_9_20_0_ "bfn_9_20_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_9_20_0_))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_0))
            )
          )
          (net (rename bfn_10_21_0_ "bfn_10_21_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_10_21_0_))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_0))
            )
          )
          (net (rename bfn_10_18_0_ "bfn_10_18_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_10_18_0_))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_0))
            )
          )
          (net (rename CONSTANT_ONE_NET "CONSTANT_ONE_NET") 
            (joined 
              (portRef O (instanceRef CONSTANT_ONE_LUT4))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.flag_input_reg_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_4_THRU_CO "FSM_TEST_inst_slow.counter_stat_cry_4_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_cry_4_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_3_THRU_CO "FSM_TEST_inst_slow.counter_stat_cry_3_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_cry_3_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_2_THRU_CO "FSM_TEST_inst_slow.counter_stat_cry_2_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_cry_2_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_1_THRU_CO "FSM_TEST_inst_slow.counter_stat_cry_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_cry_1_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_0_THRU_CO "FSM_TEST_inst_slow.counter_stat_cry_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_cry_0_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_4_THRU_CO "FSM_TEST_inst_RAPIDA.counter_stat_cry_4_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_4_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_3_THRU_CO "FSM_TEST_inst_RAPIDA.counter_stat_cry_3_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_3_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_2_THRU_CO "FSM_TEST_inst_RAPIDA.counter_stat_cry_2_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_2_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_1_THRU_CO "FSM_TEST_inst_RAPIDA.counter_stat_cry_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_1_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_0_THRU_CO "FSM_TEST_inst_RAPIDA.counter_stat_cry_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_0_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_3_THRU_CO "FSM_TEST_inst_RAPIDA.counter_idle_cry_3_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_3_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_2_THRU_CO "FSM_TEST_inst_RAPIDA.counter_idle_cry_2_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_2_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_1_THRU_CO "FSM_TEST_inst_RAPIDA.counter_idle_cry_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_1_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_0_THRU_CO "FSM_TEST_inst_RAPIDA.counter_idle_cry_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_0_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_1))
            )
          )
          (net (rename config_register_latched_dec_inst.STATCNF_0_config_register_latched_dec_inst.STATCNF_1_0_rep "config_register_latched_dec_inst.STATCNF_0_config_register_latched_dec_inst.STATCNF_1_0_rep") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_config_register_latched_dec_inst.STATCNF_1_0_REP_LUT4_0))
              (portRef D (instanceRef config_register_latched_dec_inst.STATCNF_1_0))
            )
          )
          (net (rename s14_c_config_register_latched_dec_inst.DYNCNF_1_10_rep "s14_c_config_register_latched_dec_inst.DYNCNF_1_10_rep") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10_config_register_latched_dec_inst.DYNCNF_1_10_REP_LUT4_0))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNCNF_1_10))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNCNF_0_config_register_latched_dec_inst.DYNCNF_1_0_rep "config_register_latched_dec_inst.DYNCNF_0_config_register_latched_dec_inst.DYNCNF_1_0_rep") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_config_register_latched_dec_inst.DYNCNF_1_0_REP_LUT4_0))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNCNF_1_0))
            )
          )
          (net (rename s13_c_config_register_latched_dec_inst.DYNCNF_1_9_rep "s13_c_config_register_latched_dec_inst.DYNCNF_1_9_rep") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9_config_register_latched_dec_inst.DYNCNF_1_9_REP_LUT4_0))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNCNF_1_9))
            )
          )
          (net (rename s12_c_config_register_latched_dec_inst.DYNCNF_1_8_rep "s12_c_config_register_latched_dec_inst.DYNCNF_1_8_rep") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8_config_register_latched_dec_inst.DYNCNF_1_8_REP_LUT4_0))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNCNF_1_8))
            )
          )
          (net (rename FSM_TEST_inst_slow.flag_input_reg_THRU_CO "FSM_TEST_inst_slow.flag_input_reg_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.flag_input_reg_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.flag_input_reg))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_d_i_2_FSM_TEST_inst_slow.bit_sequence_stat_0_rep "FSM_TEST_inst_slow.current_state_d_i_2_FSM_TEST_inst_slow.bit_sequence_stat_0_rep") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_0_1_FSM_TEST_inst_slow.bit_sequence_stat_0_REP_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_0))
            )
          )
          (net (rename N_3_0_FSM_TEST_inst_slow.SEL_0_rep "N_3_0_FSM_TEST_inst_slow.SEL_0_rep") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31_FSM_TEST_inst_slow.SEL_0_REP_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.SEL_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6l_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6l_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6l_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6l_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6k_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6k_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6k_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6k_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6j_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6j_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6j_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6j_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6i_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6i_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6i_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6i_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6h_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6h_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6h_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6h_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6g_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6g_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6g_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6g_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6f_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6f_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6f_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6f_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6e_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6e_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6e_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6e_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6d_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6d_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6d_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6d_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6c_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6c_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6c_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6c_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6b_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6b_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6b_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6b_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_6_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_6_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_6_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_5_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_5_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_5_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_5_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_4_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_4_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_4_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_3_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_3_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_3_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_3_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_2_0_THRU_CO "FSM_TEST_inst_slow.CLK_uC_2_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_2_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC_2_0))
            )
          )
          (net (rename N_4_0_FSM_TEST_inst_RAPIDA.flag_output_1_rep "N_4_0_FSM_TEST_inst_RAPIDA.flag_output_1_rep") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1_FSM_TEST_inst_RAPIDA.flag_output_1_REP_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.flag_input_reg_THRU_CO "FSM_TEST_inst_RAPIDA.flag_input_reg_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.flag_input_reg_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.flag_input_reg))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_d_i_2_FSM_TEST_inst_RAPIDA.bit_sequence_stat_0_rep "FSM_TEST_inst_RAPIDA.current_state_d_i_2_FSM_TEST_inst_RAPIDA.bit_sequence_stat_0_rep") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0_FSM_TEST_inst_RAPIDA.bit_sequence_stat_0_REP_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_0))
            )
          )
          (net (rename N_378_i_flag_output_ret_rep "N_378_i_flag_output_ret_rep") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3_flag_output_ret_REP_LUT4_0))
              (portRef D (instanceRef flag_output_ret))
            )
          )
          (net (rename N_2_0_FSM_TEST_inst_RAPIDA.SEL_0_rep "N_2_0_FSM_TEST_inst_RAPIDA.SEL_0_rep") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0_FSM_TEST_inst_RAPIDA.SEL_0_REP_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.SEL_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_6c_0_THRU_CO "FSM_TEST_inst_RAPIDA.CLK_uC_6c_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6c_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6c_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_6b_0_THRU_CO "FSM_TEST_inst_RAPIDA.CLK_uC_6b_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6b_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6b_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_6_0_THRU_CO "FSM_TEST_inst_RAPIDA.CLK_uC_6_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_5_0_THRU_CO "FSM_TEST_inst_RAPIDA.CLK_uC_5_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_5_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_5_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_4_0_THRU_CO "FSM_TEST_inst_RAPIDA.CLK_uC_4_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_4_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_3_0_THRU_CO "FSM_TEST_inst_RAPIDA.CLK_uC_3_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_3_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_3_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_2_0_THRU_CO "FSM_TEST_inst_RAPIDA.CLK_uC_2_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_2_0_THRU_LUT4_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_2_0))
            )
          )
          (net (rename clk_continuous_fast "clk_continuous_fast") 
            (joined 
              (portRef Q (instanceRef divisor_inst.clk_out))
              (portRef I0 (instanceRef divisor_inst.clk_out_RNO))
              (portRef I0 (instanceRef divisor_inst.clk_out_RNI3LEM))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_RNO))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_46 "FSM_TEST_inst_slow.bit_sequence_stat[46]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_46))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_47))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_fast_RNI78E11Z0Z_1 "FSM_TEST_inst_RAPIDA.current_state_fast_RNI78E11[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI78E11_1))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_0))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_1))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_2))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_3))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_4))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_5))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_6))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_7))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_8))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_9))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_10))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_11))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_12))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_13))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_14))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_15))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ0Z_1 "FSM_TEST_inst_RAPIDA.counter_stat[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_0_THRU_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ1Z_2 "FSM_TEST_inst_RAPIDA.counter_idle_2") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_2))
            )
          )
          (net (rename s13_c "s13_c") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9))
              (portRef DOUT0 (instanceRef s13_obuf))
            )
          )
          (net (rename RST_N_c_i "RST_N_c_i") 
            (joined 
              (portRef O (instanceRef RST_N_ibuf_RNIBJGC))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef RST_N_ibuf_RNIBJGC_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_RNO_1Z0Z_0 "FSM_TEST_inst_slow.current_state_RNO_1[0]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_1_0))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_10 "config_register_latched_dec_inst.DYNSR[10]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_10))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10_config_register_latched_dec_inst.DYNCNF_1_10_REP_LUT4_0))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_10))
            )
          )
          (net (rename clk_output "clk_output") 
            (joined 
              (portRef PACKAGEPIN (instanceRef clk_output_obuf))
              (portRef clk_output)
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_RNIR2L81Z0Z_1 "FSM_TEST_inst_slow.current_state_RNIR2L81[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNIR2L81_1))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_0))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_1))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_2))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_3))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_4))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_5))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_6))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_7))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_8))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_9))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_10))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_11))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_12))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_13))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_14))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_din_15))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_lm_2 "FSM_TEST_inst_slow.counter_idle_lm[2]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_idle_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.flag_input_regZ0 "FSM_TEST_inst_RAPIDA.flag_input_reg") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.flag_input_reg))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_6_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_0_rep2 "FSM_TEST_inst_RAPIDA.current_state_0_rep2") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep2_RNO))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_85 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[85]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_85))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_86))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_79 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[79]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_79))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_80))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_6 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[6]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_6))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_7))
            )
          )
          (net (rename clk "CLK") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK_ibuf))
              (portRef CLK)
            )
          )
          (net (rename N_3_0 "N_3_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3_flag_output_ret_REP_LUT4_0))
              (portRef I1 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNO_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_stateZ0Z_1 "FSM_TEST_inst_slow.current_state[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.current_state_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_0_1_FSM_TEST_inst_slow.bit_sequence_stat_0_REP_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNI9C3K2_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_2))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_5))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_6))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_8))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_10))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_14))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_16))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_17))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_21))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_24))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_28))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_29))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_30))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_31))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_33))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_34))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_35))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_36))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_38))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_39))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_42))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_43))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_44))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_45))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_47))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_49))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_51))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_52))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_55))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_59))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_60))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_61))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_62))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_65))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_66))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_68))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_70))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_74))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_76))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_77))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_81))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_84))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_2))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_3))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_6))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_7))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_8))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_9))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_11))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_13))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_15))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNIR2L81_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.MOSI_er_RNO))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.CLK_uC_RNO))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_4))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_5))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_10))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_12))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_14))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_3))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_4))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_7))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_9))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_11))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_12))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_13))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_15))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_18))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_19))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_20))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_22))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_23))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_25))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_26))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_27))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_32))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_37))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_40))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_41))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_46))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_48))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_50))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_53))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_54))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_56))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_57))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_58))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_63))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_64))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_67))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_69))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_71))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_72))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_73))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_75))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_78))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_79))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_80))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_82))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_83))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_85))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_86))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_87))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_0_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.current_state_RNO_7_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_1_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_2_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_8_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ1Z_0 "FSM_TEST_inst_RAPIDA.counter_stat_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_48 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[48]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_48))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_49))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_0 "config_register_latched_dec_inst.DYNSR_RNO[0]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_0))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_27 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[27]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_27))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_28))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_7 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[7]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_7))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_60 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[60]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_60))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_60))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_64 "FSM_TEST_inst_slow.bit_sequence_stat[64]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_64))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_65))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_0 "FSM_TEST_inst_slow.bit_sequence_stat[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_82 "FSM_TEST_inst_slow.bit_sequence_stat[82]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_82))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_83))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_15 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[15]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_15))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_15))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_15 "FSM_TEST_inst_RAPIDA.bit_sequence_din[15]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_15))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er_RNO))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_3 "FSM_TEST_inst_slow.bit_sequence_stat_3[3]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_9 "FSM_TEST_inst_slow.bit_sequence_din[9]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_9))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_10))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_62 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[62]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_62))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_63))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_8 "FSM_TEST_inst_RAPIDA.bit_sequence_din[8]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_8))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_9))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_7 "config_register_latched_dec_inst.DYNSR[7]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_7))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_8))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_23 "FSM_TEST_inst_slow.bit_sequence_stat[23]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_23))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_24))
            )
          )
          (net (rename flag_signal "flag_signal") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.flag_input_reg_THRU_LUT4_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1_FSM_TEST_inst_RAPIDA.flag_output_1_REP_LUT4_0))
              (portRef I0 (instanceRef mosi_output_obuf_RNO))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_41 "FSM_TEST_inst_slow.bit_sequence_stat[41]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_41))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_42))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ0Z_2 "FSM_TEST_inst_RAPIDA.counter_stat[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_2))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_1_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_2))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ1Z_1 "FSM_TEST_inst_RAPIDA.counter_idle_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_50 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[50]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_50))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_50))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_0_i_15 "FSM_TEST_inst_slow.bit_sequence_din_3_0_i[15]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_15))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_15))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_4 "FSM_TEST_inst_RAPIDA.counter_stat_cry[4]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_4))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_4_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_80 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[80]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_80))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_81))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_1 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_77 "FSM_TEST_inst_slow.bit_sequence_stat[77]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_77))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_78))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_8 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[8]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_8))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_8))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_7 "config_register_latched_dec_inst.DYNSR_RNO[7]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_7))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_7))
            )
          )
          (net (rename s14_c "s14_c") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10))
              (portRef DOUT0 (instanceRef s14_obuf))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_3 "FSM_TEST_inst_slow.bit_sequence_stat[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_3))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_15 "FSM_TEST_inst_slow.bit_sequence_din[15]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_15))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.MOSI_er_RNO))
            )
          )
          (net (rename clk_out_RNI3LEM "clk_out_RNI3LEM") 
            (joined 
              (portRef O (instanceRef divisor_inst.clk_out_RNI3LEM))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1_FSM_TEST_inst_RAPIDA.flag_output_1_REP_LUT4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0_FSM_TEST_inst_RAPIDA.SEL_0_REP_LUT4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI9BBA2_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI571R2_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI78E11_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_3))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_2))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep1_RNO))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep2_RNO))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_2_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_3_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNO))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_85 "FSM_TEST_inst_slow.bit_sequence_stat[85]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_85))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_86))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ0Z_3 "FSM_TEST_inst_RAPIDA.counter_idle[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_3))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_2_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNI23T81_5))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_6_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_3))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_dinZ0Z_1 "FSM_TEST_inst_RAPIDA.counter_din_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_din_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_6 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[6]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_6))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_6))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_17 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[17]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_17))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_18))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_10 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[10]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_10))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_10))
            )
          )
          (net (rename sel_output "sel_output") 
            (joined 
              (portRef PACKAGEPIN (instanceRef sel_output_obuf))
              (portRef sel_output)
            )
          )
          (net (rename s12 "s12") 
            (joined 
              (portRef PACKAGEPIN (instanceRef s12_obuf))
              (portRef s12)
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_56 "FSM_TEST_inst_slow.bit_sequence_stat[56]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_56))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_57))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_33 "FSM_TEST_inst_slow.bit_sequence_stat[33]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_33))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_34))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_51 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[51]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_51))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_51))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_61 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[61]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_61))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_62))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_11 "FSM_TEST_inst_slow.bit_sequence_stat_3[11]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_11))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_11))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_49 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[49]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_49))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_49))
            )
          )
          (net (rename FSM_TEST_inst_slow.MOSI_4 "FSM_TEST_inst_slow.MOSI_4") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.MOSI_er_RNO))
              (portRef D (instanceRef FSM_TEST_inst_slow.MOSI_er))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ1Z_4 "FSM_TEST_inst_RAPIDA.counter_idle_4") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_4))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_74 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[74]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_74))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_74))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_53 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[53]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_53))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_53))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state "FSM_TEST_inst_slow.current_state") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.current_state_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_38 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[38]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_38))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_38))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_4 "FSM_TEST_inst_slow.bit_sequence_din_3[4]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_4))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_0 "FSM_TEST_inst_RAPIDA.counter_idle_cry[0]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_0_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_83 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[83]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_83))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_84))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_70 "FSM_TEST_inst_slow.bit_sequence_stat[70]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_70))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_71))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6c_0_0 "FSM_TEST_inst_slow.CLK_uC_6c_0[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6c_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6d_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_19 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[19]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_19))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_19))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idleZ0Z_5 "FSM_TEST_inst_slow.counter_idle[5]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_idle_5))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.current_state_RNO_3_0))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_idle_RNIMHOQ_3))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_5))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_81 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[81]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_81))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_81))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_6 "FSM_TEST_inst_slow.bit_sequence_stat[6]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_6))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_10 "FSM_TEST_inst_slow.bit_sequence_din[10]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_10))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_11))
            )
          )
          (net (rename FSM_TEST_inst_slow.N_374_g "FSM_TEST_inst_slow.N_374_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef FSM_TEST_inst_slow.current_state_RNIR2L81_1_1))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_0))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_1))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_2))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_3))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_4))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_5))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_6))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_7))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_8))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_9))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_10))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_11))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_12))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_13))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_14))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_15))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_16))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_17))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_18))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_19))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_20))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_21))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_22))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_23))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_24))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_25))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_26))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_27))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_28))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_29))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_30))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_31))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_32))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_33))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_34))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_35))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_36))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_37))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_38))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_39))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_40))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_41))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_42))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_43))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_44))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_45))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_46))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_47))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_48))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_49))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_50))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_51))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_52))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_53))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_54))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_55))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_56))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_57))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_58))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_59))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_60))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_61))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_62))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_63))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_64))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_65))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_66))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_67))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_68))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_69))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_70))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_71))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_72))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_73))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_74))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_75))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_76))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_77))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_78))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_79))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_80))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_81))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_82))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_83))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_84))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_85))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_86))
              (portRef E (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_87))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ0Z_4 "FSM_TEST_inst_RAPIDA.counter_idle[4]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_4))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_3_THRU_LUT4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNI23T81_5))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_6_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_4))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_14 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[14]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_14))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_15))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_13 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[13]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_13))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_13))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_53 "FSM_TEST_inst_slow.bit_sequence_stat[53]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_53))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_54))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_34 "FSM_TEST_inst_slow.bit_sequence_stat[34]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_34))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_35))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_3 "FSM_TEST_inst_slow.bit_sequence_din[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_3))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_56 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[56]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_56))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_56))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_0_fast_fast "FSM_TEST_inst_RAPIDA.current_state_0_fast_fast") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_2 "FSM_TEST_inst_RAPIDA.counter_stat_cry[2]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_2))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_2_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_85 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[85]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_85))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_85))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_59 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[59]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_59))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_60))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.aux_selection_fast_0 "FSM_TEST_inst_RAPIDA.aux_selection_fast_0") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.SEL_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0_FSM_TEST_inst_RAPIDA.SEL_0_REP_LUT4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_18 "FSM_TEST_inst_slow.bit_sequence_stat[18]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_18))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_19))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_3 "FSM_TEST_inst_RAPIDA.counter_idle_cry[3]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_3))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_3_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_20 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[20]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_20))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_20))
            )
          )
          (net (rename FSM_TEST_inst_slow.aux_selection_slow_0 "FSM_TEST_inst_slow.aux_selection_slow_0") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.SEL_0))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31_FSM_TEST_inst_slow.SEL_0_REP_LUT4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_41 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[41]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_41))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_42))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_9 "config_register_latched_dec_inst.DYNSR_RNO[9]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_9))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_9))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idleZ0Z_6 "FSM_TEST_inst_slow.counter_idle[6]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_idle_6))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNIMHOQ_3))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_6))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_6))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6kZ0Z_0 "FSM_TEST_inst_slow.CLK_uC_6k[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6k_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6l_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_RNO_3Z0Z_0 "FSM_TEST_inst_slow.current_state_RNO_3[0]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_3_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_27 "FSM_TEST_inst_slow.bit_sequence_stat_3[27]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_27))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_27))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_0_fast "FSM_TEST_inst_RAPIDA.current_state_0_fast") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_38 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[38]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_38))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_39))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_11 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[11]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_11))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_12))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_50 "FSM_TEST_inst_slow.bit_sequence_stat[50]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_50))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_51))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_39 "FSM_TEST_inst_slow.bit_sequence_stat[39]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_39))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_40))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_0 "FSM_TEST_inst_slow.bit_sequence_din[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_68 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[68]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_68))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_68))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_43 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[43]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_43))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_43))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_24 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[24]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_24))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_24))
            )
          )
          (net (rename FSM_TEST_inst_slow.N_108_li_i "FSM_TEST_inst_slow.N_108_li_i") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_6 "FSM_TEST_inst_RAPIDA.bit_sequence_din[6]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_6))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_14 "FSM_TEST_inst_slow.bit_sequence_din_3[14]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_14))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_14))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_59 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[59]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_59))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_59))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.G_24_0_o4_2 "FSM_TEST_inst_RAPIDA.G_24_0_o4_2") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_5_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_2_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_82 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[82]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_82))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_82))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_0_i_7 "FSM_TEST_inst_slow.bit_sequence_din_3_0_i[7]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_7))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_7))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_27 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[27]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_27))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_27))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_cry_5 "FSM_TEST_inst_slow.counter_idle_cry[5]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_5))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_6))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_6))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_ns_0_a3_1_5_0 "FSM_TEST_inst_slow.current_state_ns_0_a3_1_5[0]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_7_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_1_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_RNO_5Z0Z_0 "FSM_TEST_inst_slow.current_state_RNO_5[0]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_5_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_67 "FSM_TEST_inst_slow.bit_sequence_stat_3[67]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_67))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_67))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_65 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[65]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_65))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_66))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_44 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[44]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_44))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_45))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_9 "FSM_TEST_inst_RAPIDA.bit_sequence_din[9]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_9))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_10))
            )
          )
          (net (rename xor_out_stat "xor_out_stat") 
            (joined 
              (portRef PACKAGEPIN (instanceRef xor_out_stat_obuf))
              (portRef xor_out_stat)
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_6 "config_register_latched_dec_inst.DYNSR[6]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_6))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_7))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_6))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idleZ0Z_3 "FSM_TEST_inst_slow.counter_idle[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_idle_3))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_5_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNIMHOQ_3))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_3))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_22 "FSM_TEST_inst_slow.bit_sequence_stat[22]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_22))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_23))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_1_repZ0Z2 "FSM_TEST_inst_RAPIDA.current_state_1_rep2") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep2))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_2))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_6))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_8))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_9))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_13))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_16))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_30))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_31))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_32))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_34))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_35))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_38))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_39))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_40))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_41))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_43))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_45))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_47))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_48))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_51))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_55))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_56))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_57))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_58))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_61))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_62))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_64))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_66))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_70))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_72))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_73))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_77))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_80))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep2_RNO))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.N_100_li "FSM_TEST_inst_RAPIDA.N_100_li") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_3))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_0_2))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ0Z_1 "FSM_TEST_inst_slow.counter_stat[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_stat_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_0_THRU_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_7_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_40 "FSM_TEST_inst_slow.bit_sequence_stat[40]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_40))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_41))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ0Z_3 "FSM_TEST_inst_RAPIDA.counter_stat[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_3))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_2_THRU_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNIUUIP1_6))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_3))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ1Z_0 "FSM_TEST_inst_RAPIDA.counter_idle_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_62 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[62]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_62))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_62))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_45 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[45]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_45))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_45))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_28 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[28]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_28))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_29))
            )
          )
          (net (rename RST_N_c_i_g "RST_N_c_i_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef RST_N_ibuf_RNIBJGC_0))
              (portRef R (instanceRef flag_output_ret))
              (portRef R (instanceRef flag_output_0_ret))
              (portRef R (instanceRef divisor_inst.clk_out))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_11))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_3))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_5))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_7))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_12))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_2))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_17))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_10))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_8))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_6))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_25))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_33))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_40))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_23))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_35))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_44))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_27))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_29))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_30))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_38))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_46))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_49))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_39))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_18))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_31))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_19))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_71))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_68))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_56))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_60))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_65))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_77))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_72))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_76))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_73))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_61))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_74))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_69))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_50))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_51))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_78))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_53))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_din_2))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_86))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_87))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_3))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_11))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_8))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.current_state_1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_3_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_12))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.current_state_0))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_14))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.flag_input_reg))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_10))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_83))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_0))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_9))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6c_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_6))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_4))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_3))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_2))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_3))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6b_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep1))
              (portRef R (instanceRef divisor_inst_2.counter_2))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_7))
              (portRef R (instanceRef config_register_latched_dec_inst.STATSR_0))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_5))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_4))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_9))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_6))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNCNF_1_8))
              (portRef R (instanceRef config_register_latched_dec_inst.STATCNF_1_0))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_6))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_11))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_14))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_20))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_26))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_16))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_2))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_7))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_9))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_21))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_15))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_18))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_1))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_4))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_37))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_31))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_34))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_44))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_38))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_39))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_41))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_59))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_53))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_51))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_58))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_48))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_40))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_56))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_29))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_35))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_66))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_68))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_70))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_83))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_87))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_84))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_2))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_76))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_din_4))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_81))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_71))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_62))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_80))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_67))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_64))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6b_0))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_8))
              (portRef R (instanceRef FSM_TEST_inst_slow.current_state_1))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_din_12))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_din_5))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6l_0))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_11))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_din_14))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_9))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_din_2))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_15))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6h_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_2_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_3_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6g_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_idle_6))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_idle_2))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_idle_1))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_idle_4))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_stat_6))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_stat_2))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_stat_5))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_stat_3))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6c_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6e_0))
              (portRef R (instanceRef divisor_inst.counter_1))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_13))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_4))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_14))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_15))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_16))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_9))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_22))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_21))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_43))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_24))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_42))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_26))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_28))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_32))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_34))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_45))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_48))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_47))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_41))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_37))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_36))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_20))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_59))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_54))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_58))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_63))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_66))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_80))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_75))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_81))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_79))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_67))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_64))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_70))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_62))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_55))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_52))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_57))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_85))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_2_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_2))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_4))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_6))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_din_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_din_3))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_7))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_13))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_din_1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_15))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_5))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_82))
              (portRef S (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_84))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_2))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_4_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.SEL_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_4))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_5))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_5_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_5))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_0))
              (portRef R (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep2))
              (portRef R (instanceRef divisor_inst_2.counter_1))
              (portRef R (instanceRef divisor_inst_2.counter_0))
              (portRef R (instanceRef divisor_inst_2.clk_out))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_0))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_3))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNCNF_1_0))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_1))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_2))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNCNF_1_10))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_10))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNSR_8))
              (portRef R (instanceRef config_register_latched_dec_inst.DYNCNF_1_9))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_13))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_5))
              (portRef R (instanceRef FSM_TEST_inst_slow.MOSI_er))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_8))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_12))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_24))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_19))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_27))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_23))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_22))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_28))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_25))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_10))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_17))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_3))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_49))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_46))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_32))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_50))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_36))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_55))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_52))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_42))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_43))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_45))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_57))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_47))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_33))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_54))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_60))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_30))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_65))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_86))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_69))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_72))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_74))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_3))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_din_1))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_73))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_77))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_78))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_79))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_85))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_61))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_63))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_82))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_75))
              (portRef R (instanceRef FSM_TEST_inst_slow.current_state_0))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_7))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6j_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6k_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6i_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_din_1))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_6))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_4_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.flag_input_reg))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_din_3))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_din_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6f_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_5_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.bit_sequence_din_10))
              (portRef S (instanceRef FSM_TEST_inst_slow.bit_sequence_din_13))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_idle_3))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_stat_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_idle_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_stat_1))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_idle_7))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_stat_4))
              (portRef R (instanceRef FSM_TEST_inst_slow.counter_idle_5))
              (portRef R (instanceRef FSM_TEST_inst_slow.CLK_uC_6d_0))
              (portRef R (instanceRef FSM_TEST_inst_slow.SEL_0))
              (portRef R (instanceRef divisor_inst.counter_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_69 "FSM_TEST_inst_slow.bit_sequence_stat[69]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_69))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_70))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_lm_0 "FSM_TEST_inst_slow.counter_idle_lm[0]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_idle_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_22 "FSM_TEST_inst_slow.bit_sequence_stat_3[22]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_22))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_22))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_55 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[55]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_55))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_55))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_29 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[29]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_29))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_29))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_9 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[9]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_9))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_9))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_87 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[87]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_87))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er_RNO))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_35 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[35]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_35))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_36))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_0 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_1))
            )
          )
          (net (rename miso_input "miso_input") 
            (joined 
              (portRef PACKAGEPIN (instanceRef miso_input_ibuf))
              (portRef miso_input)
            )
          )
          (net (rename config_register_latched_dec_inst.DYNCNF_1Z0Z_10 "config_register_latched_dec_inst.DYNCNF_1[10]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNCNF_1_10))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10_config_register_latched_dec_inst.DYNCNF_1_10_REP_LUT4_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_40 "FSM_TEST_inst_slow.bit_sequence_stat_3[40]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_40))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_40))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_74 "FSM_TEST_inst_slow.bit_sequence_stat[74]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_74))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_75))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_5 "FSM_TEST_inst_slow.bit_sequence_din[5]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_5))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_6))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_1 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_46 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[46]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_46))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_46))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_69 "FSM_TEST_inst_slow.bit_sequence_stat_3[69]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_69))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_69))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_fastZ0Z_1 "FSM_TEST_inst_RAPIDA.current_state_fast[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI571R2_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI9BBA2_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI78E11_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_RNO))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_2))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_3))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_4))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNO_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_dinZ1Z_2 "FSM_TEST_inst_RAPIDA.counter_din_2") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_din_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_80 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[80]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_80))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_80))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_3 "FSM_TEST_inst_RAPIDA.bit_sequence_din[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_3))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_4))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_6 "config_register_latched_dec_inst.DYNSR_RNO[6]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_6))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_6))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_1 "FSM_TEST_inst_slow.counter_stat_cry[1]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_1_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_34 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[34]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_34))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_34))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_25 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[25]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_25))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_26))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_1 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_2Z0Z_0 "FSM_TEST_inst_RAPIDA.CLK_uC_2[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_2_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_3_0_THRU_LUT4_0))
            )
          )
          (net (rename divisor_inst.counter_RNOZ0Z_1 "divisor_inst.counter_RNO[1]") 
            (joined 
              (portRef O (instanceRef divisor_inst.counter_RNO_1))
              (portRef D (instanceRef divisor_inst.counter_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_62 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[62]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_62))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_62))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_2 "FSM_TEST_inst_slow.bit_sequence_stat[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_2))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_14 "FSM_TEST_inst_slow.bit_sequence_din[14]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_14))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_15))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_16 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[16]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_16))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_16))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_53 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[53]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_53))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_54))
            )
          )
          (net (rename divisor_inst_2.counterZ0Z_0 "divisor_inst_2.counter[0]") 
            (joined 
              (portRef Q (instanceRef divisor_inst_2.counter_0))
              (portRef I1 (instanceRef divisor_inst_2.clk_out_RNO))
              (portRef I0 (instanceRef divisor_inst_2.counter_RNO_2))
              (portRef I1 (instanceRef divisor_inst_2.counter_RNISR1F_2))
              (portRef I0 (instanceRef divisor_inst_2.counter_RNO_0))
              (portRef I0 (instanceRef divisor_inst_2.counter_RNO_1))
              (portRef I0 (instanceRef divisor_inst_2.counter_RNIFD27_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_36 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[36]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_36))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_36))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_12 "FSM_TEST_inst_slow.bit_sequence_stat[12]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_12))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_13))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_fast_fastZ0Z_1 "FSM_TEST_inst_RAPIDA.current_state_fast_fast[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0_FSM_TEST_inst_RAPIDA.SEL_0_REP_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uCZ0Z_0 "FSM_TEST_inst_RAPIDA.CLK_uC_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_RNO))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNCNF_0 "config_register_latched_dec_inst.DYNCNF[0]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_0))
            )
          )
          (net (rename N_2_0 "N_2_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_cry_0 "FSM_TEST_inst_slow.counter_idle_cry[0]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_1))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_84 "FSM_TEST_inst_slow.bit_sequence_stat[84]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_84))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_85))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_stateZ0Z_0 "FSM_TEST_inst_RAPIDA.current_state[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.current_state_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1_FSM_TEST_inst_RAPIDA.flag_output_1_REP_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0_FSM_TEST_inst_RAPIDA.bit_sequence_stat_0_REP_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0_FSM_TEST_inst_RAPIDA.SEL_0_REP_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI571R2_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI9BBA2_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_2))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_6))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_8))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_9))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_13))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_16))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_28))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_33))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_36))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_37))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_42))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_44))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_46))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_49))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_50))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_52))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_53))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_54))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_59))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_60))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_63))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_65))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_67))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_68))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_69))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_71))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_74))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_75))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_76))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_78))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_79))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_81))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_82))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_83))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_84))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_85))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_86))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_87))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_5))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_8))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_9))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_14))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI78E11_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er_RNO))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_RNO))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_2))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_3))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_4))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_7))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_10))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_11))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_12))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_13))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_15))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_3))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_4))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_5))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_7))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_10))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_11))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_12))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_14))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_15))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_17))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_18))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_19))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_20))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_21))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_22))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_23))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_24))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_25))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_26))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_27))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_29))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_30))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_31))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_32))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_34))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_35))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_38))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_39))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_40))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_41))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_43))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_45))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_47))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_48))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_51))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_55))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_56))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_57))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_58))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_61))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_62))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_64))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_66))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_70))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_72))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_73))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_77))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_80))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_6))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_2_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_7_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep1_RNO))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep2_RNO))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNO))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ0Z_0 "FSM_TEST_inst_RAPIDA.counter_idle[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_7_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_dinZ0Z_0 "FSM_TEST_inst_RAPIDA.counter_din[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_din_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_0_2))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNI9NO1_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNIEMB2_3))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_5_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_71 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[71]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_71))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_72))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_0_i_14 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3_0_i[14]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_14))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_14))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.N_18_0 "FSM_TEST_inst_RAPIDA.N_18_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_3_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0))
            )
          )
          (net (rename s13 "s13") 
            (joined 
              (portRef PACKAGEPIN (instanceRef s13_obuf))
              (portRef s13)
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ1Z_2 "FSM_TEST_inst_slow.counter_stat_2") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_stat_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_57 "FSM_TEST_inst_slow.bit_sequence_stat[57]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_57))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_58))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_30 "FSM_TEST_inst_slow.bit_sequence_stat[30]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_30))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_31))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_60 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[60]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_60))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_61))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_47 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[47]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_47))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_48))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_9 "config_register_latched_dec_inst.DYNSR[9]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_9))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9_config_register_latched_dec_inst.DYNCNF_1_9_REP_LUT4_0))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_10))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_9))
            )
          )
          (net (rename clk_continuous_slow "clk_continuous_slow") 
            (joined 
              (portRef Q (instanceRef divisor_inst_2.clk_out))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31_FSM_TEST_inst_slow.SEL_0_REP_LUT4_0))
              (portRef I0 (instanceRef divisor_inst_2.clk_out_RNO))
              (portRef I0 (instanceRef divisor_inst_2.counter_RNISR1F_2))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_RNO))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_12 "FSM_TEST_inst_slow.bit_sequence_stat_3[12]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_12))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_12))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_21 "FSM_TEST_inst_slow.bit_sequence_stat[21]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_21))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_22))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_1_repZ0Z1 "FSM_TEST_inst_RAPIDA.current_state_1_rep1") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_5))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_8))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_9))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_14))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_7))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_10))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_11))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_12))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_13))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_15))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_3))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_4))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_5))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_7))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_10))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_11))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_12))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_14))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_15))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_17))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_18))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_19))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_20))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_21))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_22))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_23))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_24))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_25))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_26))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_27))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_29))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_6))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep1_RNO))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statlde_0 "FSM_TEST_inst_RAPIDA.counter_statlde_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNIUUIP1_6))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI571R2_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_70 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[70]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_70))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_70))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_17 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[17]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_17))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_17))
            )
          )
          (net (rename mosi_output "mosi_output") 
            (joined 
              (portRef PACKAGEPIN (instanceRef mosi_output_obuf))
              (portRef mosi_output)
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ0Z_2 "FSM_TEST_inst_slow.counter_stat[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_stat_2))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_1_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_6_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_2))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_43 "FSM_TEST_inst_slow.bit_sequence_stat[43]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_43))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_44))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6fZ0Z_0 "FSM_TEST_inst_slow.CLK_uC_6f[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6f_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6g_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_61 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[61]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_61))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_61))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_52 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[52]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_52))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_52))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_dinZ1Z_1 "FSM_TEST_inst_slow.counter_din[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_din_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_0_3))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_din_RNID6M9_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_57 "FSM_TEST_inst_slow.bit_sequence_stat_3[57]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_57))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_57))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_8 "FSM_TEST_inst_slow.bit_sequence_stat[8]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_8))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_9))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_5 "FSM_TEST_inst_slow.bit_sequence_din_3[5]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_5))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6gZ0Z_0 "FSM_TEST_inst_slow.CLK_uC_6g[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6g_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6h_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_82 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[82]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_82))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_83))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_36 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[36]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_36))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_37))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_3 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_3))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_6Z0Z_0 "FSM_TEST_inst_RAPIDA.CLK_uC_6[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6b_0_THRU_LUT4_0))
            )
          )
          (net (rename divisor_inst.clk_out_RNO_0 "divisor_inst.clk_out_RNO_0") 
            (joined 
              (portRef O (instanceRef divisor_inst.clk_out_RNO))
              (portRef D (instanceRef divisor_inst.clk_out))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_76 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[76]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_76))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_76))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_71 "FSM_TEST_inst_slow.bit_sequence_stat[71]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_71))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_72))
            )
          )
          (net (rename config_register_latched_dec_inst.STATSR_RNOZ0Z_0 "config_register_latched_dec_inst.STATSR_RNO[0]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.STATSR_RNO_0))
              (portRef D (instanceRef config_register_latched_dec_inst.STATSR_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.N_106_0 "FSM_TEST_inst_slow.N_106_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_din_RNID6M9_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_2))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_2_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_0 "FSM_TEST_inst_RAPIDA.bit_sequence_din[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_1))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_5 "config_register_latched_dec_inst.DYNSR_RNO[5]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_5))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_5))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_10 "config_register_latched_dec_inst.DYNSR_RNO[10]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_10))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_10))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_4 "FSM_TEST_inst_slow.counter_stat_cry[4]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_4))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_4_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_31 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[31]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_31))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_31))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_78 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[78]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_78))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_78))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_2 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[2]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_2))
            )
          )
          (net (rename miso_input_c "miso_input_c") 
            (joined 
              (portRef DIN0 (instanceRef miso_input_ibuf))
              (portRef I1 (instanceRef config_register_latched_dec_inst.STATSR_RNO_0))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_71 "FSM_TEST_inst_slow.bit_sequence_stat_3[71]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_71))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_71))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_5 "FSM_TEST_inst_slow.bit_sequence_stat[5]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_5))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_6))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_13 "FSM_TEST_inst_slow.bit_sequence_din[13]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_13))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_14))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_50 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[50]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_50))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_51))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_35 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[35]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_35))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_35))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_14 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[14]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_14))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_14))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_17 "FSM_TEST_inst_slow.bit_sequence_stat[17]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_17))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_18))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_37 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[37]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_37))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_37))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_RNIR2L81_0Z0Z_1 "FSM_TEST_inst_slow.current_state_RNIR2L81_0[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNIR2L81_0_1))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef FSM_TEST_inst_slow.current_state_RNIR2L81_1_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_lm_7 "FSM_TEST_inst_slow.counter_idle_lm[7]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_7))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_idle_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_cry_3 "FSM_TEST_inst_slow.counter_idle_cry[3]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_3))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_4))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_87 "FSM_TEST_inst_slow.bit_sequence_stat[87]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_87))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.MOSI_er_RNO))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ0Z_5 "FSM_TEST_inst_RAPIDA.counter_idle[5]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_5))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_5))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNI23T81_5))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_6_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_dinZ0Z_3 "FSM_TEST_inst_RAPIDA.counter_din[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_din_3))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_3))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNIEMB2_3))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_5_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_9 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[9]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_9))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_10))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_72 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[72]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_72))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_73))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_15 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[15]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_15))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_16))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_12 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[12]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_12))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_12))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ1Z_1 "FSM_TEST_inst_slow.counter_stat_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_stat_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_54 "FSM_TEST_inst_slow.bit_sequence_stat[54]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_54))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_55))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_35 "FSM_TEST_inst_slow.bit_sequence_stat[35]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_35))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_36))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_57 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[57]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_57))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_57))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_47 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[47]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_47))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_47))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_14 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[14]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_14))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_14))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_87 "FSM_TEST_inst_slow.bit_sequence_stat_3[87]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_87))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_87))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_10 "FSM_TEST_inst_slow.bit_sequence_din_3[10]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_10))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_10))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_22 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[22]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_22))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_23))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_d_i_2 "FSM_TEST_inst_slow.current_state_d_i[2]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_0_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_6))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_0))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_2))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_3))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_4))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statlde_0 "FSM_TEST_inst_slow.counter_statlde_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_RNIE9EB1_6))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNI9C3K2_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_dinZ0Z_0 "FSM_TEST_inst_slow.counter_din[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_din_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_0_3))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_din_RNID6M9_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_54 "FSM_TEST_inst_slow.bit_sequence_stat_3[54]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_54))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_54))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_65 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[65]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_65))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_65))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_63 "FSM_TEST_inst_slow.bit_sequence_stat[63]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_63))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_64))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_1 "FSM_TEST_inst_RAPIDA.counter_stat_cry[1]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_1_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_86 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[86]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_86))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_86))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_19 "FSM_TEST_inst_slow.bit_sequence_stat[19]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_19))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_20))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_0_i_3 "FSM_TEST_inst_slow.bit_sequence_din_3_0_i[3]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_2 "FSM_TEST_inst_RAPIDA.counter_idle_cry[2]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_2))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_2_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_23 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[23]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_23))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_23))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_33 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[33]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_33))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_34))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_18 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[18]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_18))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_19))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.N_101_0 "FSM_TEST_inst_RAPIDA.N_101_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNI9NO1_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_2))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_3))
            )
          )
          (net (rename divisor_inst_counter_0 "divisor_inst.counter[0]") 
            (joined 
              (portRef Q (instanceRef divisor_inst.counter_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_1))
              (portRef I0 (instanceRef divisor_inst.counter_RNO_0))
              (portRef I1 (instanceRef divisor_inst.clk_out_RNO))
              (portRef I1 (instanceRef divisor_inst.clk_out_RNI3LEM))
              (portRef I0 (instanceRef divisor_inst.counter_RNO_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.flag_input_regZ0 "FSM_TEST_inst_slow.flag_input_reg") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.flag_input_reg))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.current_state_RNO_4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_72 "FSM_TEST_inst_slow.bit_sequence_stat[72]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_72))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_73))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_63 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[63]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_63))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_63))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_10 "FSM_TEST_inst_RAPIDA.bit_sequence_din[10]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_10))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_11))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_63 "FSM_TEST_inst_slow.bit_sequence_stat_3[63]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_63))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_63))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_69 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[69]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_69))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_70))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_40 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[40]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_40))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_41))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_8 "config_register_latched_dec_inst.DYNSR_RNO[8]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_8))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_8))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_2 "config_register_latched_dec_inst.DYNSR[2]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_2))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_3))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idleZ0Z_7 "FSM_TEST_inst_slow.counter_idle[7]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_idle_7))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_7))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_idle_RNIHR3A2_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_19 "FSM_TEST_inst_slow.bit_sequence_stat_3[19]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_19))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_19))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_26 "FSM_TEST_inst_slow.bit_sequence_stat[26]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_26))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_27))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_32 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[32]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_32))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_32))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_72 "FSM_TEST_inst_slow.bit_sequence_stat_3[72]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_72))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_72))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_68 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[68]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_68))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_68))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_44 "FSM_TEST_inst_slow.bit_sequence_stat[44]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_44))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_45))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_66 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[66]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_66))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_66))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_41 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[41]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_41))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_41))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_55 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[55]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_55))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_56))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_30 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[30]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_30))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_30))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_17 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[17]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_17))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_17))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_14 "FSM_TEST_inst_slow.bit_sequence_stat[14]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_14))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_15))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.G_24_0_a4_0_6 "FSM_TEST_inst_RAPIDA.G_24_0_a4_0_6") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_6bZ0Z_0 "FSM_TEST_inst_RAPIDA.CLK_uC_6b[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6b_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6c_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_lm_4 "FSM_TEST_inst_slow.counter_idle_lm[4]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_4))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_idle_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_26 "FSM_TEST_inst_slow.bit_sequence_stat_3[26]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_26))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_26))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_59 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[59]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_59))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_59))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_77 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[77]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_77))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_78))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_4 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[4]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_4))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_39 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[39]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_39))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_40))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_12 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[12]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_12))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_13))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ1Z_4 "FSM_TEST_inst_slow.counter_stat_4") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_4))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_stat_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_78 "FSM_TEST_inst_slow.bit_sequence_stat[78]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_78))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_79))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_51 "FSM_TEST_inst_slow.bit_sequence_stat[51]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_51))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_52))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_36 "FSM_TEST_inst_slow.bit_sequence_stat[36]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_36))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_37))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_1 "FSM_TEST_inst_slow.bit_sequence_din[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.G_31_1 "FSM_TEST_inst_slow.G_31_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNIMHOQ_3))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_idle_RNIHR3A2_7))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_5 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[5]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_5))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_69 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[69]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_69))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_69))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_42 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[42]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_42))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_42))
            )
          )
          (net (rename mosi_output_c "mosi_output_c") 
            (joined 
              (portRef O (instanceRef mosi_output_obuf_RNO))
              (portRef DOUT0 (instanceRef mosi_output_obuf))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_stateZ1Z_0 "FSM_TEST_inst_slow.current_state[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.current_state_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_0_1_FSM_TEST_inst_slow.bit_sequence_stat_0_REP_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31_FSM_TEST_inst_slow.SEL_0_REP_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNI9C3K2_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_2))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_5))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_6))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_8))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_10))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_14))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_16))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_17))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_21))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_24))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_28))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_29))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_30))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_31))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_33))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_34))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_35))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_36))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_38))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_39))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_42))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_43))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_44))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_45))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_47))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_49))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_51))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_52))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_55))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_59))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_60))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_61))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_62))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_65))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_66))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_68))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_70))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_74))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_76))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_77))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_81))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_84))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_2))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_3))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_6))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_7))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_8))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_9))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_11))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_13))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_15))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNIR2L81_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.MOSI_er_RNO))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.CLK_uC_RNO))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_4))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_5))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_10))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_12))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_14))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_3))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_4))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_7))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_9))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_11))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_12))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_13))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_15))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_18))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_19))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_20))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_22))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_23))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_25))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_26))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_27))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_32))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_37))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_40))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_41))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_46))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_48))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_50))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_53))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_54))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_56))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_57))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_58))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_63))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_64))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_67))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_69))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_71))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_72))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_73))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_75))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_78))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_79))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_80))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_82))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_83))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_85))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_86))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_87))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_0_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_1_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_2_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_2_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_5 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[5]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_5))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_44 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[44]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_44))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_44))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_0_fast_rep1 "FSM_TEST_inst_RAPIDA.current_state_0_fast_rep1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNO))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ1Z_2 "FSM_TEST_inst_RAPIDA.counter_stat_2") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_11 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[11]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_11))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_11))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_7 "FSM_TEST_inst_RAPIDA.bit_sequence_din[7]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_7))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_8))
            )
          )
          (net (rename flag_output_0_ret_RNI1E8NZ0Z2 "flag_output_0_ret_RNI1E8N2") 
            (joined 
              (portRef O (instanceRef flag_output_0_ret_RNI1E8N2))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_3))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_7))
              (portRef E (instanceRef config_register_latched_dec_inst.STATSR_0))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_1))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_2))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_9))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_5))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_8))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_10))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_6))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_0))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNSR_4))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_2 "config_register_latched_dec_inst.DYNSR_RNO[2]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_2))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_49 "FSM_TEST_inst_slow.bit_sequence_stat[49]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_49))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_50))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_38 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[38]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_38))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_38))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_71 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[71]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_71))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_71))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_21 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[21]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_21))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_22))
            )
          )
          (net (rename N_4_0 "N_4_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3_flag_output_ret_REP_LUT4_0))
              (portRef I2 (instanceRef flag_output_0_ret_RNI1E8N2))
              (portRef I2 (instanceRef flag_output_0_ret_RNO))
              (portRef I2 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_dinZ0Z_3 "FSM_TEST_inst_slow.counter_din[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_din_3))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_3))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_8_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_78 "FSM_TEST_inst_slow.bit_sequence_stat_3[78]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_78))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_78))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_66 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[66]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_66))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_66))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_66 "FSM_TEST_inst_slow.bit_sequence_stat[66]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_66))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_67))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_83 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[83]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_83))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_83))
            )
          )
          (net (rename RST_N_c "RST_N_c") 
            (joined 
              (portRef DIN0 (instanceRef RST_N_ibuf))
              (portRef I1 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_config_register_latched_dec_inst.STATCNF_1_0_REP_LUT4_0))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10_config_register_latched_dec_inst.DYNCNF_1_10_REP_LUT4_0))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_config_register_latched_dec_inst.DYNCNF_1_0_REP_LUT4_0))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9_config_register_latched_dec_inst.DYNCNF_1_9_REP_LUT4_0))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8_config_register_latched_dec_inst.DYNCNF_1_8_REP_LUT4_0))
              (portRef I0 (instanceRef RST_N_ibuf_RNIBJGC))
              (portRef RESETB (instanceRef top_pll_inst.top_pll_inst))
              (portRef I1 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_0_i_6 "FSM_TEST_inst_slow.bit_sequence_din_3_0_i[6]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_6))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_6))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_26 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[26]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_26))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_26))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.N_126_1_i "FSM_TEST_inst_RAPIDA.N_126_1_i") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_5))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_2))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_3))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_4))
            )
          )
          (net (rename mosi_fast "mosi_fast") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er))
              (portRef I1 (instanceRef mosi_output_obuf_RNO))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_cry_4 "FSM_TEST_inst_slow.counter_idle_cry[4]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_4))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_5))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_80 "FSM_TEST_inst_slow.bit_sequence_stat[80]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_80))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_81))
            )
          )
          (net (rename CLK_c "CLK_c") 
            (joined 
              (portRef DIN0 (instanceRef CLK_ibuf))
              (portRef REFERENCECLK (instanceRef top_pll_inst.top_pll_inst))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_64 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[64]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_64))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_65))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_43 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[43]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_43))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_44))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_5 "config_register_latched_dec_inst.DYNSR[5]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_5))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_6))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idleZ0Z_0 "FSM_TEST_inst_slow.counter_idle[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_idle_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_3_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_25 "FSM_TEST_inst_slow.bit_sequence_stat[25]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_25))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_26))
            )
          )
          (net (rename counter_RNIFD27_2 "counter_RNIFD27[2]") 
            (joined 
              (portRef O (instanceRef divisor_inst_2.counter_RNIFD27_2))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31_FSM_TEST_inst_slow.SEL_0_REP_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.SEL_0_RNI25J31))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_80 "FSM_TEST_inst_slow.bit_sequence_stat_3[80]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_80))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_80))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_84 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[84]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_84))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_84))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_47 "FSM_TEST_inst_slow.bit_sequence_stat[47]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_47))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_48))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ0Z_0 "FSM_TEST_inst_RAPIDA.counter_stat[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ1Z_3 "FSM_TEST_inst_RAPIDA.counter_idle_3") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_3))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNCNF_1Z0Z_0 "config_register_latched_dec_inst.DYNCNF_1[0]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNCNF_1_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_config_register_latched_dec_inst.DYNCNF_1_0_REP_LUT4_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_ns_0_a3_1_4_0 "FSM_TEST_inst_slow.current_state_ns_0_a3_1_4[0]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_6_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_1_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_68 "FSM_TEST_inst_slow.bit_sequence_stat[68]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_68))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_69))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_1 "FSM_TEST_inst_slow.bit_sequence_din_3[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_0_i_5 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3_0_i[5]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_5))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.G_24_0_a4_0_1 "FSM_TEST_inst_RAPIDA.G_24_0_a4_0_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1_0))
            )
          )
          (net (rename divisor_inst.counter_i_0 "divisor_inst.counter_i[0]") 
            (joined 
              (portRef O (instanceRef divisor_inst.counter_RNO_0))
              (portRef D (instanceRef divisor_inst.counter_0))
            )
          )
          (net (rename config_register_latched_dec_inst.STATCNF_1Z0Z_0 "config_register_latched_dec_inst.STATCNF_1[0]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.STATCNF_1_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_config_register_latched_dec_inst.STATCNF_1_0_REP_LUT4_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0))
            )
          )
          (net (rename config_register_latched_dec_inst.N_378_i_i "config_register_latched_dec_inst.N_378_i_i") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.STATCNF_1_RNO_0))
              (portRef E (instanceRef config_register_latched_dec_inst.STATCNF_1_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_lm_1 "FSM_TEST_inst_slow.counter_idle_lm[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_idle_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_25 "FSM_TEST_inst_slow.bit_sequence_stat_3[25]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_25))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_25))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_86 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[86]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_86))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_87))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_78 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[78]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_78))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_79))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_7 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[7]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_7))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_8))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_RNO_8Z0Z_0 "FSM_TEST_inst_slow.current_state_RNO_8[0]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_8_0))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_2_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_75 "FSM_TEST_inst_slow.bit_sequence_stat[75]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_75))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_76))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_6 "FSM_TEST_inst_slow.bit_sequence_din[6]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_6))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_7))
            )
          )
          (net (rename s12_c "s12_c") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8))
              (portRef DOUT0 (instanceRef s12_obuf))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_stateZ0Z_0 "FSM_TEST_inst_slow.current_state_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_slow.current_state_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_6 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[6]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_6))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_6))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ1Z_1 "FSM_TEST_inst_RAPIDA.counter_stat_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_49 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[49]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_49))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_50))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_4 "FSM_TEST_inst_RAPIDA.bit_sequence_din[4]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_4))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.MOSI_4 "FSM_TEST_inst_RAPIDA.MOSI_4") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er_RNO))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_1 "config_register_latched_dec_inst.DYNSR_RNO[1]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_1))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_0 "FSM_TEST_inst_slow.counter_stat_cry[0]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_0_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_35 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[35]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_35))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_35))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_24 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[24]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_24))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_25))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_6 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[6]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_6))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_6))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_75 "FSM_TEST_inst_slow.bit_sequence_stat_3[75]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_75))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_75))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_65 "FSM_TEST_inst_slow.bit_sequence_stat[65]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_65))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_66))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_1 "FSM_TEST_inst_slow.bit_sequence_stat[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.G_24_0_a4_1_4 "FSM_TEST_inst_RAPIDA.G_24_0_a4_1_4") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_6_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_3_0))
            )
          )
          (net (rename DYNCNF_i_0 "DYNCNF_i[0]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_0))
              (portRef DOUT0 (instanceRef xor_out_dyn_obuf))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_RNI9C3K2Z0Z_1 "FSM_TEST_inst_slow.current_state_RNI9C3K2Z0Z_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNI9C3K2_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_6))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_2))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_3))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_4))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_10 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[10]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_10))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_10))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_13 "FSM_TEST_inst_slow.bit_sequence_stat[13]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_13))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_14))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_0_i_9 "FSM_TEST_inst_slow.bit_sequence_din_3_0_i[9]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_9))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_9))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_25 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[25]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_25))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_25))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_33 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[33]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_33))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_33))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_83 "FSM_TEST_inst_slow.bit_sequence_stat[83]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_83))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_84))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51Z0Z_1 "FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_1))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_0_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_stateZ0Z_1 "FSM_TEST_inst_RAPIDA.current_state[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.current_state_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_28))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_33))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_36))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_37))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_42))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_44))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_46))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_49))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_50))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_52))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_53))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_54))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_59))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_60))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_63))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_65))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_67))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_68))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_69))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_71))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_74))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_75))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_76))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_78))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_79))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_81))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_82))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_83))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_84))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_85))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_86))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_87))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ0Z_1 "FSM_TEST_inst_RAPIDA.counter_idle[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_0_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_7_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_1))
            )
          )
          (net (rename s14 "s14") 
            (joined 
              (portRef PACKAGEPIN (instanceRef s14_obuf))
              (portRef s14)
            )
          )
          (net (rename config_register_latched_dec_inst.STATSRZ0Z_0 "config_register_latched_dec_inst.STATSR[0]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.STATSR_0))
              (portRef I2 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_config_register_latched_dec_inst.STATCNF_1_0_REP_LUT4_0))
              (portRef I2 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.STATSR_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_4 "FSM_TEST_inst_slow.bit_sequence_stat_3[4]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_4))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_31 "FSM_TEST_inst_slow.bit_sequence_stat[31]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_31))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_32))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_8 "FSM_TEST_inst_slow.bit_sequence_din[8]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_8))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_9))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_63 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[63]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_63))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_64))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_46 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[46]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_46))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_47))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_8 "config_register_latched_dec_inst.DYNSR[8]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_8))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8_config_register_latched_dec_inst.DYNCNF_1_8_REP_LUT4_0))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_9))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_8))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_13 "FSM_TEST_inst_slow.bit_sequence_stat_3[13]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_13))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_13))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_20 "FSM_TEST_inst_slow.bit_sequence_stat[20]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_20))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_21))
            )
          )
          (net (rename xor_out_dyn "xor_out_dyn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef xor_out_dyn_obuf))
              (portRef xor_out_dyn)
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ0Z_3 "FSM_TEST_inst_slow.counter_stat[3]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_stat_3))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_2_THRU_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_RNIE9EB1_6))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_6_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_3))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_83 "FSM_TEST_inst_slow.bit_sequence_stat_3[83]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_83))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_83))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_42 "FSM_TEST_inst_slow.bit_sequence_stat[42]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_42))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_43))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_47 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[47]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_47))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_47))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_76 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[76]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_76))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_76))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5DZ0Z1 "FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3_flag_output_ret_REP_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3))
            )
          )
          (net (rename CLK_uC_6l_0 "CLK_uC_6l[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6l_0))
              (portRef I1 (instanceRef flag_output_0_ret_RNI1E8N2))
              (portRef I1 (instanceRef flag_output_0_ret_RNO))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_dinZ1Z_2 "FSM_TEST_inst_slow.counter_din_2") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_din_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_din_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_5 "FSM_TEST_inst_RAPIDA.counter_stat_cry[5]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_5))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_6))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_20 "FSM_TEST_inst_slow.bit_sequence_stat_3[20]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_20))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_20))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_81 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[81]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_81))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_82))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_37 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[37]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_37))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_38))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_2 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_2))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_5Z0Z_0 "FSM_TEST_inst_RAPIDA.CLK_uC_5[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_5_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_76 "FSM_TEST_inst_slow.bit_sequence_stat[76]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_76))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_77))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_3 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[3]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_44 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[44]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_44))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_44))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6iZ0Z_0 "FSM_TEST_inst_slow.CLK_uC_6i[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6i_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6j_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6eZ0Z_0 "FSM_TEST_inst_slow.CLK_uC_6e[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6e_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6f_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_dinZ1Z_0 "FSM_TEST_inst_RAPIDA.counter_din_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_din_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_1 "FSM_TEST_inst_RAPIDA.bit_sequence_din[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_2))
            )
          )
          (net (rename counter_RNISR1F_2 "counter_RNISR1F[2]") 
            (joined 
              (portRef O (instanceRef divisor_inst_2.counter_RNISR1F_2))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNIR2L81_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.current_state_RNI9C3K2_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.current_state_RNO_2_0))
              (portRef E (instanceRef FSM_TEST_inst_slow.MOSI_er))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_2))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNIHR3A2_7))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_3))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNIR2L81_0_1))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_4 "config_register_latched_dec_inst.DYNSR_RNO[4]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_4))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_4))
            )
          )
          (net (rename N_378_i "N_378_i") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNCNF_1_0))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNCNF_1_8))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNCNF_1_9))
              (portRef E (instanceRef config_register_latched_dec_inst.DYNCNF_1_10))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_3 "FSM_TEST_inst_slow.counter_stat_cry[3]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_3))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_3_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_3 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[3]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_4 "FSM_TEST_inst_slow.bit_sequence_stat[4]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_4))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_12 "FSM_TEST_inst_slow.bit_sequence_din[12]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_12))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_13))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_fast_RNI571R2Z0Z_1 "FSM_TEST_inst_RAPIDA.current_state_fast_RNI571R2Z0Z_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI571R2_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_6))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_2))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_3))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_4))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_51 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[51]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_51))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_52))
            )
          )
          (net (rename mosi_slow "mosi_slow") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.MOSI_er))
              (portRef I2 (instanceRef mosi_output_obuf_RNO))
            )
          )
          (net (rename config_register_latched_dec_inst.STATCNF_0 "config_register_latched_dec_inst.STATCNF[0]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_0))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNCNF_1Z0Z_9 "config_register_latched_dec_inst.DYNCNF_1[9]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNCNF_1_9))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9_config_register_latched_dec_inst.DYNCNF_1_9_REP_LUT4_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_34 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[34]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_34))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_34))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_10 "FSM_TEST_inst_slow.bit_sequence_stat[10]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_10))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_11))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_36 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[36]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_36))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_36))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_cry_2 "FSM_TEST_inst_slow.counter_idle_cry[2]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_2))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_3))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_86 "FSM_TEST_inst_slow.bit_sequence_stat[86]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_86))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_87))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ0Z_2 "FSM_TEST_inst_RAPIDA.counter_idle[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_2))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_1_THRU_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNI23T81_5))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_7_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_2))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_dinZ0Z_2 "FSM_TEST_inst_RAPIDA.counter_din[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_din_2))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_2))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_0_2))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNI9NO1_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNIEMB2_3))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_5_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_8 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[8]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_8))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_9))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_73 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[73]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_73))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_74))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_16 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[16]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_16))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_17))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_11 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[11]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_11))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_11))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ1Z_0 "FSM_TEST_inst_slow.counter_stat_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_stat_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_7 "FSM_TEST_inst_slow.bit_sequence_stat_3[7]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_7))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_55 "FSM_TEST_inst_slow.bit_sequence_stat[55]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_55))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_56))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_32 "FSM_TEST_inst_slow.bit_sequence_stat[32]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_32))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_33))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_3_0_0 "FSM_TEST_inst_slow.CLK_uC_3_0[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_3_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_4_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_21 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[21]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_21))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_21))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_1 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ1Z_6 "FSM_TEST_inst_RAPIDA.counter_stat_6") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_6))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_6))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_72 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[72]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_72))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_72))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_15 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[15]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_15))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_15))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ0Z_4 "FSM_TEST_inst_slow.counter_stat[4]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_stat_4))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_3_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_RNIE9EB1_6))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_7_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_4))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_86 "FSM_TEST_inst_slow.bit_sequence_stat_3[86]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_86))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_86))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_4_0_0 "FSM_TEST_inst_slow.CLK_uC_4_0[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_4_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_5_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uCZ0Z_0 "FSM_TEST_inst_slow.CLK_uC_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.CLK_uC_RNO))
              (portRef D (instanceRef FSM_TEST_inst_slow.CLK_uC))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idleZ1Z_5 "FSM_TEST_inst_RAPIDA.counter_idle_5") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_5))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_75 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[75]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_75))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_75))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_54 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[54]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_54))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_54))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_3Z0Z_0 "FSM_TEST_inst_RAPIDA.CLK_uC_3[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_3_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_4_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_RNO_2Z0Z_0 "FSM_TEST_inst_slow.current_state_RNO_2[0]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_2_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_32 "FSM_TEST_inst_slow.bit_sequence_stat_3[32]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_32))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_32))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_39 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[39]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_39))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_39))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_62 "FSM_TEST_inst_slow.bit_sequence_stat[62]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_62))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_63))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_fast_RNI9BBA2Z0Z_1 "FSM_TEST_inst_RAPIDA.current_state_fast_RNI9BBA2Z0Z_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI9BBA2_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_5))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_2))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_3))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_0 "FSM_TEST_inst_RAPIDA.counter_stat_cry[0]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_0_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_87 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[87]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_87))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_87))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_52 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[52]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_52))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_52))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_0_i_2 "FSM_TEST_inst_slow.bit_sequence_din_3_0_i[2]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6hZ0Z_0 "FSM_TEST_inst_slow.CLK_uC_6h[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6h_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6i_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6b_0_0 "FSM_TEST_inst_slow.CLK_uC_6b_0[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6b_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6c_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_1 "FSM_TEST_inst_RAPIDA.counter_idle_cry[1]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_1_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_22 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[22]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_22))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_22))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_30 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[30]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_30))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_31))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_19 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[19]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_19))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_20))
            )
          )
          (net (rename clk_pll_1 "clk_pll_1") 
            (joined 
              (portRef PLLOUTGLOBAL (instanceRef top_pll_inst.top_pll_inst))
              (portRef C (instanceRef flag_output_ret))
              (portRef C (instanceRef flag_output_0_ret))
              (portRef C (instanceRef divisor_inst.counter_1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_7))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_12))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_3))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_24))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_21))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_26))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_29))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_30))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_34))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_48))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_50))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_53))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_42))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_45))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_39))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_52))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_47))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_49))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_73))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_74))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_62))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_58))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_67))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_69))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_59))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_72))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_61))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_64))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_2))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_84))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_86))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_79))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_3))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_5))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_78))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_80))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_87))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.current_state_1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_7))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6b_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_2_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_8))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_3_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_10))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_13))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_5_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.SEL_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_15))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_12))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_6))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_3))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_2))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_4))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_5))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_1))
              (portRef C (instanceRef divisor_inst_2.counter_2))
              (portRef C (instanceRef divisor_inst_2.counter_1))
              (portRef C (instanceRef divisor_inst_2.clk_out))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_1))
              (portRef C (instanceRef config_register_latched_dec_inst.STATCNF_1_0))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_6))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNCNF_1_8))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNCNF_1_0))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_7))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_5))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_2))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_10))
              (portRef C (instanceRef FSM_TEST_inst_slow.MOSI_er))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_2))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_4))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_14))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_10))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_16))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_6))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_11))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_8))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_3))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_19))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_21))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_34))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_35))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_29))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_32))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_30))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_25))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_27))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_37))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_53))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_56))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_44))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_47))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_54))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_49))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_42))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_43))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_57))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_51))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_55))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_61))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_64))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_77))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_65))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_71))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_70))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_60))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_68))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_4))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_6))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_79))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_5))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_87))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_81))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_83))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_2))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6j_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6i_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_2_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_15))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6h_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_3_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6g_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6b_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_5_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.current_state_1))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6f_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_stat_1))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_stat_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_stat_3))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_idle_5))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_idle_2))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_idle_3))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_stat_6))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_idle_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_idle_7))
              (portRef C (instanceRef divisor_inst.counter_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_6))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_8))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_11))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_2))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_13))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_9))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_18))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_10))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_15))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_4))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_32))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_35))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_20))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_22))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_33))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_27))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_23))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_28))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_25))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_31))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_51))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_40))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_55))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_43))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_36))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_37))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_44))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_38))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_41))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_46))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_54))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_71))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_70))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_56))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_68))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_57))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_63))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_66))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_60))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_65))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_4))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_76))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_81))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_82))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_77))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_83))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_85))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_75))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_6))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_din_2))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_din_1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_din_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.current_state_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6c_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_din_3))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.flag_input_reg))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_4_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_9))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_11))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_14))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_2))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_4))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_5))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_0))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_3))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_1))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep2))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1))
              (portRef C (instanceRef divisor_inst_2.counter_0))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_3))
              (portRef C (instanceRef config_register_latched_dec_inst.STATSR_0))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_8))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_9))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNCNF_1_9))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNCNF_1_10))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_0))
              (portRef C (instanceRef config_register_latched_dec_inst.DYNSR_4))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_9))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_17))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_13))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_12))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_18))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_15))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_5))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_7))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_1))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_36))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_20))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_22))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_26))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_28))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_31))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_33))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_24))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_23))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_40))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_41))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_45))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_50))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_58))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_38))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_48))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_39))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_46))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_52))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_73))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_76))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_59))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_63))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_72))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_69))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_74))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_66))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_62))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_75))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_67))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_9))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_3))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_84))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_7))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_8))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_78))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_86))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_80))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_1))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_82))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_85))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6c_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_10))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_11))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_14))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_13))
              (portRef C (instanceRef FSM_TEST_inst_slow.bit_sequence_din_12))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_din_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6l_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_4_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_din_1))
              (portRef C (instanceRef FSM_TEST_inst_slow.current_state_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_din_3))
              (portRef C (instanceRef FSM_TEST_inst_slow.flag_input_reg))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_din_2))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6k_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_stat_4))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_idle_1))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_idle_4))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_stat_5))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6d_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.SEL_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.CLK_uC_6e_0))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_stat_2))
              (portRef C (instanceRef FSM_TEST_inst_slow.counter_idle_6))
              (portRef C (instanceRef divisor_inst.clk_out))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_5))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_16))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_17))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_14))
              (portRef C (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_19))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_74 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[74]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_74))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_74))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_73 "FSM_TEST_inst_slow.bit_sequence_stat[73]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_73))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_74))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_58 "FSM_TEST_inst_slow.bit_sequence_stat[58]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_58))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_59))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_60 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[60]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_60))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_60))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_49 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[49]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_49))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_49))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_13 "FSM_TEST_inst_RAPIDA.bit_sequence_din[13]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_13))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_14))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_din "FSM_TEST_inst_RAPIDA.counter_din") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_din_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_18 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[18]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_18))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_18))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_68 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[68]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_68))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_69))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_1 "config_register_latched_dec_inst.DYNSR[1]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_1))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_2))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_1))
            )
          )
          (net (rename clk_output_c "clk_output_c") 
            (joined 
              (portRef Q (instanceRef flag_output_0_ret))
              (portRef I3 (instanceRef flag_output_0_ret_RNI1E8N2))
              (portRef DOUT0 (instanceRef clk_output_obuf))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idleZ0Z_4 "FSM_TEST_inst_slow.counter_idle[4]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_idle_4))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_5_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_idle_RNIMHOQ_3))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_4))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_29 "FSM_TEST_inst_slow.bit_sequence_stat[29]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_29))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_30))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_73 "FSM_TEST_inst_slow.bit_sequence_stat_3[73]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_73))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_73))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_58 "FSM_TEST_inst_slow.bit_sequence_stat_3[58]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_58))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_58))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_7 "FSM_TEST_inst_slow.bit_sequence_stat[7]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_7))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_8))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_11 "FSM_TEST_inst_slow.bit_sequence_din[11]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_11))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_12))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ0Z_4 "FSM_TEST_inst_RAPIDA.counter_stat[4]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_4))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_3_THRU_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNIUUIP1_6))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_4))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_40 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[40]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_40))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_40))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_13 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[13]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_13))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_13))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_56 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[56]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_56))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_57))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_33 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[33]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_33))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_33))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_16 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[16]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_16))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_16))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_15 "FSM_TEST_inst_slow.bit_sequence_stat[15]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_15))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_16))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_0_i_13 "FSM_TEST_inst_slow.bit_sequence_din_3_0_i[13]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_13))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_13))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_0_i_9 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3_0_i[9]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_9))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_9))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.G_24_0_a4_0_5 "FSM_TEST_inst_RAPIDA.G_24_0_a4_0_5") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0))
            )
          )
          (net (rename divisor_inst_2.clk_out_RNOZ0 "divisor_inst_2.clk_out_RNO") 
            (joined 
              (portRef O (instanceRef divisor_inst_2.clk_out_RNO))
              (portRef D (instanceRef divisor_inst_2.clk_out))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_cnv_0_1 "FSM_TEST_inst_slow.current_state_cnv_0[1]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_lm_5 "FSM_TEST_inst_slow.counter_idle_lm[5]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_5))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_idle_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uCZ0 "FSM_TEST_inst_slow.CLK_uC") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_2_0_THRU_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.CLK_uC_RNO))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_0_rep1 "FSM_TEST_inst_RAPIDA.current_state_0_rep1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep1_RNO))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_2 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[2]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_74 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[74]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_74))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_75))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_13 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[13]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_13))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_14))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_79 "FSM_TEST_inst_slow.bit_sequence_stat[79]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_79))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_80))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_52 "FSM_TEST_inst_slow.bit_sequence_stat[52]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_52))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_53))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_37 "FSM_TEST_inst_slow.bit_sequence_stat[37]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_37))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_38))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_2 "FSM_TEST_inst_slow.bit_sequence_din[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_2))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_55 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[55]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_55))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_55))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_4 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[4]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_4))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.current_state_RNO_4Z0Z_0 "FSM_TEST_inst_slow.current_state_RNO_4[0]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_15 "FSM_TEST_inst_slow.bit_sequence_stat_3[15]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_15))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_15))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_45 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[45]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_45))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_45))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_2 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[2]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_2_0_0 "FSM_TEST_inst_slow.CLK_uC_2_0[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_2_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_3_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ1Z_5 "FSM_TEST_inst_RAPIDA.counter_stat_5") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_5))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_77 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[77]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_77))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_77))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_12 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[12]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_12))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_12))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_28 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[28]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_28))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_28))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_din "FSM_TEST_inst_slow.counter_din") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_din_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_din_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_48 "FSM_TEST_inst_slow.bit_sequence_stat[48]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_48))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_49))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_12 "FSM_TEST_inst_slow.bit_sequence_din_3[12]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_12))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_12))
            )
          )
          (net (rename FSM_TEST_inst_slow.N_134_1_i "FSM_TEST_inst_slow.N_134_1_i") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_7))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_2))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_3))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_4))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_5))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_6))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_39 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[39]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_39))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_39))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_20 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[20]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_20))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_21))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.N_100_li_i "FSM_TEST_inst_RAPIDA.N_100_li_i") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_dinZ0Z_2 "FSM_TEST_inst_slow.counter_din[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_din_2))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_2))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_1))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_0_3))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_8_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_79 "FSM_TEST_inst_slow.bit_sequence_stat_3[79]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_79))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_79))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_37 "FSM_TEST_inst_slow.bit_sequence_stat_3[37]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_37))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_37))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_61 "FSM_TEST_inst_slow.bit_sequence_stat[61]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_61))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_62))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_stat_cry_3 "FSM_TEST_inst_RAPIDA.counter_stat_cry[3]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_3))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_3_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_4))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_84 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[84]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_84))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_84))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_58 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[58]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_58))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_59))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uCZ0 "FSM_TEST_inst_RAPIDA.CLK_uC") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_2_0_THRU_LUT4_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_RNO))
            )
          )
          (net (rename sel_output_c "sel_output_c") 
            (joined 
              (portRef Q (instanceRef flag_output_ret))
              (portRef I3 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_config_register_latched_dec_inst.STATCNF_1_0_REP_LUT4_0))
              (portRef I3 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10_config_register_latched_dec_inst.DYNCNF_1_10_REP_LUT4_0))
              (portRef I3 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_config_register_latched_dec_inst.DYNCNF_1_0_REP_LUT4_0))
              (portRef I3 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9_config_register_latched_dec_inst.DYNCNF_1_9_REP_LUT4_0))
              (portRef I3 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8_config_register_latched_dec_inst.DYNCNF_1_8_REP_LUT4_0))
              (portRef DOUT0 (instanceRef sel_output_obuf))
              (portRef I3 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_10))
              (portRef I3 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0))
              (portRef I3 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIR83V_10))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_4))
              (portRef I3 (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_6))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_8))
              (portRef I3 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIBK121_9))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_7))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_9))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_3))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_2))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_1))
              (portRef I2 (instanceRef config_register_latched_dec_inst.STATSR_RNO_0))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_5))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idle_cry_4 "FSM_TEST_inst_RAPIDA.counter_idle_cry[4]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_cry_c_4))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_21 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[21]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_21))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_21))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.CLK_uC_4Z0Z_0 "FSM_TEST_inst_RAPIDA.CLK_uC_4[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_4_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_5_0_THRU_LUT4_0))
            )
          )
          (net (rename divisor_inst_2.counter_RNO_0_1 "divisor_inst_2.counter_RNO_0[1]") 
            (joined 
              (portRef O (instanceRef divisor_inst_2.counter_RNO_1))
              (portRef D (instanceRef divisor_inst_2.counter_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_48 "FSM_TEST_inst_slow.bit_sequence_stat_3[48]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_48))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_48))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_65 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[65]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_65))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_65))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_67 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[67]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_67))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_68))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_42 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[42]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_42))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_43))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_4 "config_register_latched_dec_inst.DYNSR[4]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_4))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_5))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idleZ0Z_1 "FSM_TEST_inst_slow.counter_idle[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_idle_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.current_state_RNO_3_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_28 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[28]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_28))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_28))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_24 "FSM_TEST_inst_slow.bit_sequence_stat[24]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_24))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_25))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_64 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[64]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_64))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_64))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_43 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[43]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_43))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_43))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6_0_0 "FSM_TEST_inst_slow.CLK_uC_6_0[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6b_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_10 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[10]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_10))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_11))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_46 "FSM_TEST_inst_slow.bit_sequence_stat_3[46]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_46))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_46))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_38 "FSM_TEST_inst_slow.bit_sequence_stat[38]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_38))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_39))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_7 "FSM_TEST_inst_slow.bit_sequence_din[7]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_7))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_8))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_7 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[7]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_7))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_42 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[42]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_42))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_42))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_5 "FSM_TEST_inst_RAPIDA.bit_sequence_din[5]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_5))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_6))
            )
          )
          (net (rename flag_output_0_ret_RNOZ0 "flag_output_0_ret_RNO") 
            (joined 
              (portRef O (instanceRef flag_output_0_ret_RNO))
              (portRef D (instanceRef flag_output_0_ret))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6dZ0Z_0 "FSM_TEST_inst_slow.CLK_uC_6d[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6d_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6e_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_81 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[81]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_81))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_81))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.G_24_0_a4_1_5 "FSM_TEST_inst_RAPIDA.G_24_0_a4_1_5") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_7_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_3_0))
            )
          )
          (net (rename divisor_inst_2.counterZ0Z_2 "divisor_inst_2.counter[2]") 
            (joined 
              (portRef Q (instanceRef divisor_inst_2.counter_2))
              (portRef I3 (instanceRef divisor_inst_2.clk_out_RNO))
              (portRef I2 (instanceRef divisor_inst_2.counter_RNO_2))
              (portRef I3 (instanceRef divisor_inst_2.counter_RNISR1F_2))
              (portRef I2 (instanceRef divisor_inst_2.counter_RNIFD27_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_0_i_8 "FSM_TEST_inst_slow.bit_sequence_din_3_0_i[8]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_8))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_8))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_24 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[24]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_24))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_24))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.N_9_1 "FSM_TEST_inst_RAPIDA.N_9_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_2_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_cry_6 "FSM_TEST_inst_slow.counter_idle_cry[6]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_6))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_RNIHR3A2Z0Z_7 "FSM_TEST_inst_slow.counter_idle_RNIHR3A2[7]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNIHR3A2_7))
              (portRef E (instanceRef FSM_TEST_inst_slow.counter_idle_0))
              (portRef E (instanceRef FSM_TEST_inst_slow.counter_idle_1))
              (portRef E (instanceRef FSM_TEST_inst_slow.counter_idle_2))
              (portRef E (instanceRef FSM_TEST_inst_slow.counter_idle_3))
              (portRef E (instanceRef FSM_TEST_inst_slow.counter_idle_4))
              (portRef E (instanceRef FSM_TEST_inst_slow.counter_idle_5))
              (portRef E (instanceRef FSM_TEST_inst_slow.counter_idle_6))
              (portRef E (instanceRef FSM_TEST_inst_slow.counter_idle_7))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_64 "FSM_TEST_inst_slow.bit_sequence_stat_3[64]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_64))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_64))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_45 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[45]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_45))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_46))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idleZ0Z_2 "FSM_TEST_inst_slow.counter_idle[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_idle_2))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_3_0))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_2))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_din_3_i_0_2 "FSM_TEST_inst_RAPIDA.counter_din_3_i_0[2]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_0_2))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ0Z_0 "FSM_TEST_inst_slow.counter_stat[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_stat_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_6_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_82 "FSM_TEST_inst_slow.bit_sequence_stat_3[82]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_82))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_82))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_29 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[29]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_29))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_30))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.N_256_g "FSM_TEST_inst_RAPIDA.N_256_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_0_1))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_0))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_1))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_2))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_3))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_4))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_5))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_6))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_7))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_8))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_9))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_10))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_11))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_12))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_13))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_14))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_15))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_16))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_17))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_18))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_19))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_20))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_21))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_22))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_23))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_24))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_25))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_26))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_27))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_28))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_29))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_30))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_31))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_32))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_33))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_34))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_35))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_36))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_37))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_38))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_39))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_40))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_41))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_42))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_43))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_44))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_45))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_46))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_47))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_48))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_49))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_50))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_51))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_52))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_53))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_54))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_55))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_56))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_57))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_58))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_59))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_60))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_61))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_62))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_63))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_64))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_65))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_66))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_67))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_68))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_69))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_70))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_71))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_72))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_73))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_74))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_75))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_76))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_77))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_78))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_79))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_80))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_81))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_82))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_83))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_84))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_85))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_86))
              (portRef E (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_87))
            )
          )
          (net (rename CLK_uC_6c_0 "CLK_uC_6c[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.CLK_uC_6c_0))
              (portRef I0 (instanceRef flag_output_0_ret_RNI1E8N2))
              (portRef I0 (instanceRef flag_output_0_ret_RNO))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_23 "FSM_TEST_inst_slow.bit_sequence_stat_3[23]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_23))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_23))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_8 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[8]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_8))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_8))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_34 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[34]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_34))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_35))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_41 "FSM_TEST_inst_slow.bit_sequence_stat_3[41]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_41))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_41))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_70 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[70]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_70))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_70))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_dinZ0Z_4 "FSM_TEST_inst_slow.bit_sequence_din[4]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_din_4))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_9 "FSM_TEST_inst_slow.bit_sequence_stat_3[9]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_9))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_9))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_dinZ1Z_1 "FSM_TEST_inst_RAPIDA.counter_din[1]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_din_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNO_0_2))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNI9NO1_1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNIEMB2_3))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_5_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_2 "FSM_TEST_inst_RAPIDA.bit_sequence_din[2]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_2))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_2 "FSM_TEST_inst_slow.counter_stat_cry[2]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_2))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_2_THRU_LUT4_0))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_52 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[52]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_52))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_53))
            )
          )
          (net (rename divisor_inst_2.counterZ0Z_1 "divisor_inst_2.counter[1]") 
            (joined 
              (portRef Q (instanceRef divisor_inst_2.counter_1))
              (portRef I2 (instanceRef divisor_inst_2.clk_out_RNO))
              (portRef I1 (instanceRef divisor_inst_2.counter_RNO_2))
              (portRef I2 (instanceRef divisor_inst_2.counter_RNISR1F_2))
              (portRef I1 (instanceRef divisor_inst_2.counter_RNO_1))
              (portRef I1 (instanceRef divisor_inst_2.counter_RNIFD27_2))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNCNF_1Z0Z_8 "config_register_latched_dec_inst.DYNCNF_1[8]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNCNF_1_8))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8_config_register_latched_dec_inst.DYNCNF_1_8_REP_LUT4_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNI9I121_8))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_11 "FSM_TEST_inst_slow.bit_sequence_stat[11]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_11))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_12))
            )
          )
          (net (rename FSM_TEST_inst_slow.N_134_1 "FSM_TEST_inst_slow.N_134_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_2_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_idle_RNIHR3A2_7))
            )
          )
          (net (rename rst_n "RST_N") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RST_N_ibuf))
              (portRef RST_N)
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_cry_1 "FSM_TEST_inst_slow.counter_idle_cry[1]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_1))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_2))
              (portRef CI (instanceRef FSM_TEST_inst_slow.counter_idle_cry_c_2))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_70 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[70]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_70))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_71))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ1Z_3 "FSM_TEST_inst_slow.counter_stat_3") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_stat_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.N_134 "FSM_TEST_inst_slow.N_134") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNO_0_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_73 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[73]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_73))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_73))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ0Z_5 "FSM_TEST_inst_slow.counter_stat[5]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_stat_5))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_4_THRU_LUT4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.counter_stat_RNIE9EB1_6))
              (portRef I2 (instanceRef FSM_TEST_inst_slow.current_state_RNO_7_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_5))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_5))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_85 "FSM_TEST_inst_slow.bit_sequence_stat_3[85]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_85))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_85))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state "FSM_TEST_inst_RAPIDA.current_state") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.current_state_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_dinZ1Z_0 "FSM_TEST_inst_slow.counter_din_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_din_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_din_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_56 "FSM_TEST_inst_slow.bit_sequence_stat_3[56]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_56))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_56))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_9 "FSM_TEST_inst_slow.bit_sequence_stat[9]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_9))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_10))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_51 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[51]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_51))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_51))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_31 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[31]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_31))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_32))
            )
          )
          (net (rename VCCG0 "VCCG0") 
            (joined 
              (portRef Y (instanceRef VCC))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_77 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[77]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_77))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_77))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_59 "FSM_TEST_inst_slow.bit_sequence_stat[59]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_59))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_60))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_5_0_0 "FSM_TEST_inst_slow.CLK_uC_5_0[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_5_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_12 "FSM_TEST_inst_RAPIDA.bit_sequence_din[12]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_12))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_13))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_0 "config_register_latched_dec_inst.DYNSR[0]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_0))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0_config_register_latched_dec_inst.DYNCNF_1_0_REP_LUT4_0))
              (portRef I2 (instanceRef config_register_latched_dec_inst.DYNCNF_1_RNIP1121_0))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_1))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_stat_cry_5 "FSM_TEST_inst_slow.counter_stat_cry[5]") 
            (joined 
              (portRef CO (instanceRef FSM_TEST_inst_slow.counter_stat_cry_c_5))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_6))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_28 "FSM_TEST_inst_slow.bit_sequence_stat[28]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_28))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_29))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_30 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[30]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_30))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_30))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_79 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[79]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_79))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_79))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ0Z_5 "FSM_TEST_inst_RAPIDA.counter_stat[5]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_5))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_4_THRU_LUT4_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNIUUIP1_6))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_5))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_cry_c_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_57 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[57]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_57))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_58))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_16 "FSM_TEST_inst_slow.bit_sequence_stat[16]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_16))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_17))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_0_i_8 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3_0_i[8]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_8))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_8))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_lm_6 "FSM_TEST_inst_slow.counter_idle_lm[6]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_6))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_idle_6))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_stateZ1Z_0 "FSM_TEST_inst_RAPIDA.current_state_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.current_state_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_75 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[75]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_75))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_76))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ1Z_6 "FSM_TEST_inst_slow.counter_stat_6") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_6))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_stat_6))
            )
          )
          (net (rename FSM_TEST_inst_slow.N_108_li "FSM_TEST_inst_slow.N_108_li") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.current_state_RNIV6JP_1_1))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_2))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_3))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_0))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.current_state_RNIR2L81_0_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ1Z_4 "FSM_TEST_inst_RAPIDA.counter_stat_4") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_4))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_4))
            )
          )
          (net (rename STATCNF_i_0 "STATCNF_i[0]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.STATCNF_1_RNIRDN51_0_0))
              (portRef DOUT0 (instanceRef xor_out_stat_obuf))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ0Z_6 "FSM_TEST_inst_slow.counter_stat[6]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.counter_stat_6))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_6))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.counter_stat_RNIE9EB1_6))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.current_state_RNO_6_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_23 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[23]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_23))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_24))
            )
          )
          (net (rename divisor_inst_2.counter_RNOZ0Z_2 "divisor_inst_2.counter_RNO[2]") 
            (joined 
              (portRef O (instanceRef divisor_inst_2.counter_RNO_2))
              (portRef D (instanceRef divisor_inst_2.counter_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_dinZ0Z_1 "FSM_TEST_inst_slow.counter_din_1") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_din_RNO_2))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_din_2))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_53 "FSM_TEST_inst_slow.bit_sequence_stat_3[53]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_53))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_53))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_60 "FSM_TEST_inst_slow.bit_sequence_stat[60]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_60))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_61))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_idlelde_2 "FSM_TEST_inst_RAPIDA.counter_idlelde_2") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_idle_RNI23T81_5))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNI9BBA2_1))
            )
          )
          (net (rename FSM_TEST_inst_slow.N_109_0 "FSM_TEST_inst_slow.N_109_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_din_RNO_0_3))
              (portRef I1 (instanceRef FSM_TEST_inst_slow.counter_din_RNO_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_32 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[32]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_32))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_33))
            )
          )
          (net (rename divisor_inst_counter_1 "divisor_inst.counter[1]") 
            (joined 
              (portRef Q (instanceRef divisor_inst.counter_1))
              (portRef I2 (instanceRef divisor_inst.clk_out_RNI3LEM))
              (portRef I2 (instanceRef divisor_inst.clk_out_RNO))
              (portRef I1 (instanceRef divisor_inst.counter_RNO_1))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIKIU51_1))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_11 "FSM_TEST_inst_RAPIDA.bit_sequence_din[11]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_11))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_12))
            )
          )
          (net (rename FSM_TEST_inst_slow.CLK_uC_6jZ0Z_0 "FSM_TEST_inst_slow.CLK_uC_6j[0]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.CLK_uC_6j_0))
              (portRef I3 (instanceRef FSM_TEST_inst_slow.CLK_uC_6k_0_THRU_LUT4_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_58 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[58]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_58))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_58))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_66 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[66]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_66))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_67))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSRZ0Z_3 "config_register_latched_dec_inst.DYNSR[3]") 
            (joined 
              (portRef Q (instanceRef config_register_latched_dec_inst.DYNSR_3))
              (portRef I0 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_4))
              (portRef I1 (instanceRef config_register_latched_dec_inst.DYNSR_RNO_3))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_18 "FSM_TEST_inst_slow.bit_sequence_stat_3[18]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_18))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_18))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_29 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[29]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_29))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_29))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_27 "FSM_TEST_inst_slow.bit_sequence_stat[27]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_27))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_28))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_45 "FSM_TEST_inst_slow.bit_sequence_stat[45]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_45))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_46))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ0Z_6 "FSM_TEST_inst_RAPIDA.counter_stat[6]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_6))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_6))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNIUUIP1_6))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1_0))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_54 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[54]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_54))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_55))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_31 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[31]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_31))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_31))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_din_3_0_i_11 "FSM_TEST_inst_slow.bit_sequence_din_3_0_i[11]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_din_RNO_11))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_din_11))
            )
          )
          (net (rename GNDG0 "GNDG0") 
            (joined 
              (portRef Y (instanceRef GND))
              (portRef EXTFEEDBACK (instanceRef top_pll_inst.top_pll_inst))
              (portRef DYNAMICDELAY_0 (instanceRef top_pll_inst.top_pll_inst))
              (portRef DYNAMICDELAY_1 (instanceRef top_pll_inst.top_pll_inst))
              (portRef DYNAMICDELAY_2 (instanceRef top_pll_inst.top_pll_inst))
              (portRef DYNAMICDELAY_3 (instanceRef top_pll_inst.top_pll_inst))
              (portRef DYNAMICDELAY_4 (instanceRef top_pll_inst.top_pll_inst))
              (portRef DYNAMICDELAY_5 (instanceRef top_pll_inst.top_pll_inst))
              (portRef DYNAMICDELAY_6 (instanceRef top_pll_inst.top_pll_inst))
              (portRef DYNAMICDELAY_7 (instanceRef top_pll_inst.top_pll_inst))
              (portRef BYPASS (instanceRef top_pll_inst.top_pll_inst))
              (portRef SDI (instanceRef top_pll_inst.top_pll_inst))
              (portRef SCLK (instanceRef top_pll_inst.top_pll_inst))
              (portRef LATCHINPUTVALUE (instanceRef top_pll_inst.top_pll_inst))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_idle_lm_3 "FSM_TEST_inst_slow.counter_idle_lm[3]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_idle_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_idle_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_84 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[84]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_84))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_85))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_76 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[76]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_76))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_77))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_5 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[5]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_5))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_6))
            )
          )
          (net (rename divisor_inst_2.counter_i_0 "divisor_inst_2.counter_i[0]") 
            (joined 
              (portRef O (instanceRef divisor_inst_2.counter_RNO_0))
              (portRef D (instanceRef divisor_inst_2.counter_0))
            )
          )
          (net (rename FSM_TEST_inst_slow.counter_statZ1Z_5 "FSM_TEST_inst_slow.counter_stat_5") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.counter_stat_RNO_5))
              (portRef D (instanceRef FSM_TEST_inst_slow.counter_stat_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_fast_1_repZ0Z1 "FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1_FSM_TEST_inst_RAPIDA.flag_output_1_REP_LUT4_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0_FSM_TEST_inst_RAPIDA.bit_sequence_stat_0_REP_LUT4_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.MOSI_er_RNO))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1))
              (portRef I1 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_2_0))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_3_0))
              (portRef I3 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_0_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNO))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.current_state_d_i_2 "FSM_TEST_inst_RAPIDA.current_state_d_i[2]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNI2J9G_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_6))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_0))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_1))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_2))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_3))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_4))
              (portRef I2 (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_5))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.counter_statZ1Z_3 "FSM_TEST_inst_RAPIDA.counter_stat_3") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_RNO_3))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.counter_stat_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_10 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[10]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_10))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_10))
            )
          )
          (net (rename config_register_latched_dec_inst.DYNSR_RNOZ0Z_3 "config_register_latched_dec_inst.DYNSR_RNO[3]") 
            (joined 
              (portRef O (instanceRef config_register_latched_dec_inst.DYNSR_RNO_3))
              (portRef D (instanceRef config_register_latched_dec_inst.DYNSR_3))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_statZ0Z_26 "FSM_TEST_inst_RAPIDA.bit_sequence_stat[26]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_26))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_27))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_din_3_4 "FSM_TEST_inst_RAPIDA.bit_sequence_din_3[4]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_4))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_4))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_50 "FSM_TEST_inst_slow.bit_sequence_stat_3[50]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_50))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_50))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_stat_3_0_i_61 "FSM_TEST_inst_slow.bit_sequence_stat_3_0_i[61]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_61))
              (portRef D (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_61))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_67 "FSM_TEST_inst_slow.bit_sequence_stat[67]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_67))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_68))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_48 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3[48]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_48))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_48))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.N_123_0 "FSM_TEST_inst_RAPIDA.N_123_0") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.counter_din_RNIEMB2_3))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep1_RNO))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_1_rep2_RNO))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNO_1))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.current_state_fast_1_rep1_RNO))
            )
          )
          (net (rename FSM_TEST_inst_slow.bit_sequence_statZ0Z_81 "FSM_TEST_inst_slow.bit_sequence_stat[81]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_81))
              (portRef I0 (instanceRef FSM_TEST_inst_slow.bit_sequence_stat_RNO_82))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i_67 "FSM_TEST_inst_RAPIDA.bit_sequence_stat_3_0_i[67]") 
            (joined 
              (portRef O (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_RNO_67))
              (portRef D (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_stat_67))
            )
          )
          (net (rename FSM_TEST_inst_RAPIDA.bit_sequence_dinZ0Z_14 "FSM_TEST_inst_RAPIDA.bit_sequence_din[14]") 
            (joined 
              (portRef Q (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_14))
              (portRef I0 (instanceRef FSM_TEST_inst_RAPIDA.bit_sequence_din_RNO_15))
            )
          )
        )
      )
    )
  )
  (design (rename top "top") 
    (cellRef (rename top "top")  (libraryRef worklib))
    (property PART (string "ice40lp8kcm81"))
    (property OANETLISTVERSION (string "2020.12"))
  )
)
