Command: vcs +incdir+./temp +incdir+../../../rtl/source/ ././temp/input_precision_selection.v \
./temp/bkm.v ./temp/multiply_by_d_csd.v ./temp/bkm_fixed.v ./temp/bkm_pre_processing.v \
./temp/csd_add_subb.v ./temp/complex_csd_add_subb.v ./temp/xfire_fpu_bkm.v ./temp/fadder.v \
./temp/simlib_clk_osc.v ./temp/bkm_step.v ./temp/bkm_range_reduction.v ./temp/bkm_fixed_control_logic.v \
./temp/bkm_range_extension.v ./temp/complex_add_subb.v ./temp/csd2bin.v ./temp/output_precision_selection.v \
./temp/bkm_pre_step.v ./temp/tb_csd2bin.v ./temp/bkm_steps.v ./temp/barrel_shifter.v \
./temp/bkm_post_processing.v ./temp/bin2csd.v -l ./reports/csd2bin.basic_test.vcs.log \
+define+RTL_DEBUG +vcs+lic+wait +warn=all +lint=all -sverilog -debug
                         Chronologic VCS (TM)
            Version I-2014.03 -- Mon May  9 13:22:57 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '././temp/input_precision_selection.v'

Lint-[VCDE] Compiler directive encountered
././temp/input_precision_selection.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
././temp/input_precision_selection.v, 46
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file '././temp/input_precision_selection.v'.

Lint-[VCDE] Compiler directive encountered
././temp/input_precision_selection.v, 129
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
././temp/input_precision_selection.v, 133
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/bkm.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm.v, 62
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm.v'.

Lint-[IWU] Implicit wire is used
./temp/bkm.v, 354
  No type is specified for wire 'x_1'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm.v, 355
  No type is specified for wire 'y_1'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm.v, 361
  No type is specified for wire 'bkm_steps_flags'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm.v, 401
  No type is specified for wire 'range_ext_flags'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[VCDE] Compiler directive encountered
./temp/bkm.v, 458
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm.v, 462
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/multiply_by_d_csd.v'

Lint-[VCDE] Compiler directive encountered
./temp/multiply_by_d_csd.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[IWU] Implicit wire is used
./temp/multiply_by_d_csd.v, 112
  No type is specified for wire 'c_x'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/multiply_by_d_csd.v, 132
  No type is specified for wire 'c_y'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[VCDE] Compiler directive encountered
./temp/multiply_by_d_csd.v, 199
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/multiply_by_d_csd.v, 203
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/bkm_fixed.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed.v, 59
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 27
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 30
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_fixed.v'.

Lint-[IWU] Implicit wire is used
./temp/bkm_fixed.v, 212
  No type is specified for wire 'x_bkm'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_fixed.v, 213
  No type is specified for wire 'y_bkm'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed.v, 317
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed.v, 321
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/bkm_pre_processing.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm_pre_processing.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_pre_processing.v, 57
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 27
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 30
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_pre_processing.v'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_pre_processing.v, 136
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_pre_processing.v, 140
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/csd_add_subb.v'

Lint-[VCDE] Compiler directive encountered
./temp/csd_add_subb.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/csd_add_subb.v, 286
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/csd_add_subb.v, 290
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/complex_csd_add_subb.v'

Lint-[VCDE] Compiler directive encountered
./temp/complex_csd_add_subb.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/complex_csd_add_subb.v, 159
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/complex_csd_add_subb.v, 163
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/xfire_fpu_bkm.v'

Lint-[VCDE] Compiler directive encountered
./temp/xfire_fpu_bkm.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/xfire_fpu_bkm.v, 43
  Verilog compiler directive encountered "`include".

Parsing included file './temp/xfire_fpu_bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/xfire_fpu_bkm_defs.vh, 27
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 27
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 30
  Verilog compiler directive encountered "`define".

Back to file './temp/xfire_fpu_bkm_defs.vh'.
Back to file './temp/xfire_fpu_bkm.v'.

Lint-[VCDE] Compiler directive encountered
./temp/xfire_fpu_bkm.v, 111
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/xfire_fpu_bkm.v, 115
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/fadder.v'

Lint-[VCDE] Compiler directive encountered
./temp/fadder.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/fadder.v, 86
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/fadder.v, 90
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/simlib_clk_osc.v'

Lint-[VCDE] Compiler directive encountered
./temp/simlib_clk_osc.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_clk_osc.v, 45
  Verilog compiler directive encountered "`include".

Parsing included file './temp/simlib_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 32
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 34
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 35
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 38
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 39
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 40
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 41
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 42
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 46
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 47
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 48
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 49
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 51
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 52
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 53
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 54
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 55
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/simlib_defs.vh, 57
  Verilog compiler directive encountered "`define".

Back to file './temp/simlib_clk_osc.v'.
Parsing design file './temp/bkm_step.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm_step.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_step.v, 97
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_step.v'.

Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 203
  No type is specified for wire 'DIR_RIGHT'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 204
  No type is specified for wire 'OP_SHIFT'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 205
  No type is specified for wire 'SHIFT_ARITHMETIC'. Default wire type is being
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 211
  No type is specified for wire 'X_n_shifted'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 236
  No type is specified for wire 'Y_n_shifted'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 348
  No type is specified for wire 'c_x'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 349
  No type is specified for wire 'c_y'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 350
  No type is specified for wire 's_x'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 351
  No type is specified for wire 's_y'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 455
  No type is specified for wire 'b_u_shifted'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 480
  No type is specified for wire 'b_v_shifted'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 507
  No type is specified for wire 'c_u'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 508
  No type is specified for wire 'c_v'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 509
  No type is specified for wire 's_u'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
./temp/bkm_step.v, 510
  No type is specified for wire 's_v'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[VCDE] Compiler directive encountered
./temp/bkm_step.v, 526
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_step.v, 530
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/bkm_range_reduction.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm_range_reduction.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_range_reduction.v, 146
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_range_reduction.v, 150
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/bkm_fixed_control_logic.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_control_logic.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_control_logic.v, 51
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 27
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 30
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_fixed_control_logic.v'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_control_logic.v, 131
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_control_logic.v, 135
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/bkm_range_extension.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm_range_extension.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_range_extension.v, 131
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_range_extension.v, 135
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/complex_add_subb.v'

Lint-[VCDE] Compiler directive encountered
./temp/complex_add_subb.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/complex_add_subb.v, 132
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/complex_add_subb.v, 136
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/csd2bin.v'

Lint-[VCDE] Compiler directive encountered
./temp/csd2bin.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/csd2bin.v, 138
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/csd2bin.v, 142
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/output_precision_selection.v'

Lint-[VCDE] Compiler directive encountered
./temp/output_precision_selection.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/output_precision_selection.v, 48
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file './temp/output_precision_selection.v'.

Lint-[VCDE] Compiler directive encountered
./temp/output_precision_selection.v, 117
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/output_precision_selection.v, 121
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/bkm_pre_step.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm_pre_step.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_pre_step.v, 170
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_pre_step.v, 174
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/tb_csd2bin.v'

Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 32
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 33
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 129
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 130
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 131
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 132
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 133
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 135
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 136
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 137
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 138
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 139
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 140
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 142
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 143
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 144
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 145
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 146
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 148
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 149
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 150
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 151
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 152
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 154
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/tb_csd2bin.v, 402
  Verilog compiler directive encountered "`define".

Parsing design file './temp/bkm_steps.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm_steps.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_steps.v, 97
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_steps.v'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_steps.v, 176
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_steps.v, 180
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/barrel_shifter.v'

Lint-[VCDE] Compiler directive encountered
./temp/barrel_shifter.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/barrel_shifter.v, 126
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/barrel_shifter.v, 130
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/bkm_post_processing.v'

Lint-[VCDE] Compiler directive encountered
./temp/bkm_post_processing.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_post_processing.v, 53
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 27
  Verilog compiler directive encountered "`include".

Parsing included file './temp/bkm_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 33
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 36
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 37
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 43
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 44
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 45
  Verilog compiler directive encountered "`define".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_defs.vh, 46
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_fixed_defs.vh'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_fixed_defs.vh, 30
  Verilog compiler directive encountered "`define".

Back to file './temp/bkm_post_processing.v'.

Lint-[VCDE] Compiler directive encountered
./temp/bkm_post_processing.v, 123
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bkm_post_processing.v, 127
  Verilog compiler directive encountered "`endif".

Parsing design file './temp/bin2csd.v'

Lint-[VCDE] Compiler directive encountered
./temp/bin2csd.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
./temp/bin2csd.v, 169
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
./temp/bin2csd.v, 173
  Verilog compiler directive encountered "`endif".

Top Level Modules:
       multiply_by_d_csd
       bkm_fixed
       complex_csd_add_subb
       xfire_fpu_bkm
       fadder
       simlib_clk_osc
       bkm_step
       complex_add_subb
       tb_csd2bin
       bin2csd
TimeScale is 1 ns / 1 ps

Error-[UPIMI-E] Undefined port in module instantiation
./temp/bkm.v, 338
  Port "x_in" is not defined in module 'bkm_steps' defined in 
  "./temp/bkm_steps.v", 102
  Module instance: bkm_steps #(.W(W), .LOG2W(LOG2W), .N(N), .LOG2N(LOG2N)) 
  bkm_steps( .clk (clk),  .arst (arst),  .srst (srst),  .enable 
  (bkm_steps_enable),  .start (bkm_steps_s ...


Error-[UPIMI-E] Undefined port in module instantiation
./temp/bkm.v, 338
  Port "y_in" is not defined in module 'bkm_steps' defined in 
  "./temp/bkm_steps.v", 102
  Module instance: bkm_steps #(.W(W), .LOG2W(LOG2W), .N(N), .LOG2N(LOG2N)) 
  bkm_steps( .clk (clk),  .arst (arst),  .srst (srst),  .enable 
  (bkm_steps_enable),  .start (bkm_steps_s ...


Lint-[TFIPC-L] Too few instance port connections
./temp/bkm.v, 338
"bkm_steps #(.W(W), .LOG2W(LOG2W), .N(N), .LOG2N(LOG2N)) bkm_steps( .clk (clk),  .arst (arst),  .srst (srst),  .enable (bkm_steps_enable),  .start (bkm_steps_start),  .mode (mode_latched),  .format (format_latched),  .X_in (X_1),  .Y_in (Y_1),  .x_in (x_1),  .y_in (y_1),  .X_out (X_N),  .Y_out (Y_N),  .flags (bkm_steps_flags),  .done (bkm_steps_done));"
  The above instance has fewer port connections than the module definition,
  input port 'u_in' is not connected,
  input port 'v_in' is not connected.

2 errors
CPU time: .183 seconds to compile
