// ***************** nvcom01.h ***************************************
//                 Risc-Dsp runtime library
//
// This file implements address of nvcom01/02 registers
//
// (c) multicore.ru
//
// *******************************************************************
#ifndef ___MCL_NVCOM01_H___
#define ___MCL_NVCOM01_H___


#ifdef	__cplusplus
extern "C" {
#endif

//NVCOM registers

//DMA MemCh Registers

// MemChi Registers
#define	CSR_MemCh(i)		*((volatile int *)(0xb82F0000+0x80*i))
#define	CP_MemCh(i)		*((volatile int *)(0xb82F0004+0x80*i))
#define	IR0_MemCh(i)		*((volatile int *)(0xb82F0008+0x80*i))
#define	IR1_MemCh(i)		*((volatile int *)(0xb82F000C+0x80*i))
#define	OR_MemCh(i)		*((volatile int *)(0xb82F0010+0x80*i))
#define	Y_MemCh(i)		*((volatile int *)(0xb82F0014+0x80*i))
#define	RUN_MemCh(i)		*((volatile int *)(0xb82F0018+0x80*i))

//MemCh0 Registers
#define	CSR_MemCh0		*((volatile int *)0xb82F0000)
#define	CP_MemCh0		*((volatile int *)0xb82F0004)
#define	IR0_MemCh0		*((volatile int *)0xb82F0008)
#define	IR1_MemCh0		*((volatile int *)0xb82F000C)
#define	OR_MemCh0		*((volatile int *)0xb82F0010)
#define	Y_MemCh0		*((volatile int *)0xb82F0014)
#define	RUN_MemCh0		*((volatile int *)0xb82F0018)
//MemCh1 Registers
#define	CSR_MemCh1		*((volatile int *)0xb82F0080)
#define	CP_MemCh1		*((volatile int *)0xb82F0084)
#define	IR0_MemCh1		*((volatile int *)0xb82F0088)
#define	IR1_MemCh1		*((volatile int *)0xb82F008C)
#define	OR_MemCh1		*((volatile int *)0xb82F0090)
#define	Y_MemCh1		*((volatile int *)0xb82F0094)
#define	RUN_MemCh1		*((volatile int *)0xb82F0098)
//MemCh2 Registers
#define	CSR_MemCh2		*((volatile int *)0xb82F0100)
#define	CP_MemCh2		*((volatile int *)0xb82F0104)
#define	IR0_MemCh2		*((volatile int *)0xb82F0108)
#define	IR1_MemCh2		*((volatile int *)0xb82F010C)
#define	OR_MemCh2		*((volatile int *)0xb82F0110)
#define	Y_MemCh2		*((volatile int *)0xb82F0114)
#define	RUN_MemCh2		*((volatile int *)0xb82F0118)
//MemCh3 Registers
#define	CSR_MemCh3		*((volatile int *)0xb82F0180)
#define	CP_MemCh3		*((volatile int *)0xb82F0184)
#define	IR0_MemCh3		*((volatile int *)0xb82F0188)
#define	IR1_MemCh3		*((volatile int *)0xb82F018C)
#define	OR_MemCh3		*((volatile int *)0xb82F0190)
#define	Y_MemCh3		*((volatile int *)0xb82F0194)
#define	RUN_MemCh3		*((volatile int *)0xb82F0198)

//DMA VPIN_Ch Registers
#define	CSR_VPIN_Ch		*((volatile int *)0xb82F8800)
#define	CP_VPIN_Ch		*((volatile int *)0xb82F8804)
#define	IR_VPIN_Ch		*((volatile int *)0xb82F8808)
#define	OR_VPIN_Ch		*((volatile int *)0xb82F880�)
#define	Y_VPIN_Ch		*((volatile int *)0xb82F8810)
#define	RUN_VPIN_Ch		*((volatile int *)0xb82F8814)

//DMA VPOUT_Ch Registers
#define	CSR_VPOUT_Ch	        *((volatile int *)0xb82F9800)
#define	CP_VPOUT_Ch		*((volatile int *)0xb82F9804)
#define	IR_VPOUT_Ch		*((volatile int *)0xb82F9808)
#define	OR_VPOUT_Ch		*((volatile int *)0xb82F980�)
#define	Y_VPOUT_Ch		*((volatile int *)0xb82F9810)
#define	RUN_VPOUT_Ch	        *((volatile int *)0xb82F9814)

//DMA EMAC_Ch

//EMACCh0 Registers
#define	CSR_EMAC_Ch0	        *((volatile int *)0xb82FE800)
#define	CP_EMACC_h0		*((volatile int *)0xb82FE804)
#define	IR_EMACC_h0		*((volatile int *)0xb82FE808)
#define	OR_EMACC_h0		*((volatile int *)0xb82FE80�)
#define	Y_EMAC_Ch0		*((volatile int *)0xb82FE810)
#define	RUN_EMAC_Ch0	        *((volatile int *)0xb82FE814)
//EMACCh1 Registers
#define	CSR_EMAC_Ch1	        *((volatile int *)0xb82FE840)
#define	CP_EMAC_Ch1		*((volatile int *)0xb82FE844)
#define	IR_EMAC_Ch1		*((volatile int *)0xb82FE848)
#define	OR_EMAC_Ch1		*((volatile int *)0xb82FE84�)
#define	Y_EMAC_Ch1		*((volatile int *)0xb82FE850)
#define	RUN_EMAC_Ch1	        *((volatile int *)0xb82FE854)

//DMA USB_Ch

//USBCh0 Registers
#define	CSR_USB_Ch0		*((volatile int *)0xb82FC800)
#define	CP_USB_Ch0		*((volatile int *)0xb82FC804)
#define	IR_USB_Ch0		*((volatile int *)0xb82FC808)
#define	OR_USB_Ch0		*((volatile int *)0xb82FC80�)
#define	Y_USB_Ch0		*((volatile int *)0xb82FC810)
#define	RUN_USB_Ch0		*((volatile int *)0xb82FC814)
//USBCh1 Registers
#define	CSR_USB_Ch1		*((volatile int *)0xb82FC840)
#define	CP_USB_Ch1		*((volatile int *)0xb82FC844)
#define	IR_USB_Ch1		*((volatile int *)0xb82FC848)
#define	OR_USB_Ch1		*((volatile int *)0xb82FC84�)
#define	Y_USB_Ch1		*((volatile int *)0xb82FC850)
#define	RUN_USB_Ch1		*((volatile int *)0xb82FC854)
//USBCh2 Registers
#define	CSR_USB_Ch2		*((volatile int *)0xb82FC880)
#define	CP_USB_Ch2		*((volatile int *)0xb82FC884)
#define	IR_USB_Ch2		*((volatile int *)0xb82FC888)
#define	OR_USB_Ch2		*((volatile int *)0xb82FC88�)
#define	Y_USB_Ch2		*((volatile int *)0xb82FC890)
#define	RUN_USB_Ch2		*((volatile int *)0xb82FC894)
//USBCh3 Registers
#define	CSR_USB_Ch3		*((volatile int *)0xb82FC8C0)
#define	CP_USB_Ch3		*((volatile int *)0xb82FC8C4)
#define	IR_USB_Ch3		*((volatile int *)0xb82FC8C8)
#define	OR_USB_Ch3		*((volatile int *)0xb82FC8CC)
#define	Y_USB_Ch3		*((volatile int *)0xb82FC8D0)
#define	RUN_USB_Ch3		*((volatile int *)0xb82FC8D4)

//DMA MFBSP_Ch Registers

//MFBSPCh0 Registers
#define	CSR_DMA_MFBSP_Ch0	*((volatile int *)0xb82F7800)
#define	CP_DMA_MFBSP_Ch0	*((volatile int *)0xb82F7804)
#define	IR_DMA_MFBSP_Ch0	*((volatile int *)0xb82F7808)
#define	RUN_MFBSP_Ch0		*((volatile int *)0xb82F780C)
//MFBSPCh1 Registers
#define	CSR_DMA_MFBSP_Ch1	*((volatile int *)0xb82F7840)
#define	CP_DMA_MFBSP_Ch1	*((volatile int *)0xb82F7844)
#define	IR_DMA_MFBSP_Ch1	*((volatile int *)0xb82F7848)
#define	RUN_MFBSP_Ch1		*((volatile int *)0xb82F784C)
//MFBSPCh2 Registers
#define	CSR_DMA_MFBSP_Ch2	*((volatile int *)0xb82F7880)
#define	CP_DMA_MFBSP_Ch2	*((volatile int *)0xb82F7884)
#define	IR_DMA_MFBSP_Ch2	*((volatile int *)0xb82F7888)
#define	RUN_MFBSP_Ch2		*((volatile int *)0xb82F788C)
//MFBSPCh3 Registers
#define	CSR_DMA_MFBSP_Ch3	*((volatile int *)0xb82F78C0)
#define	CP_DMA_MFBSP_Ch3	*((volatile int *)0xb82F78C4)
#define	IR_DMA_MFBSP_Ch3	*((volatile int *)0xb82F78C8)
#define	RUN_MFBSP_Ch3		*((volatile int *)0xb82F78CC)

//I2C Registers
#define	I2C_PRER		*((volatile int *)0xb82F2000)
#define	I2C_CTR			*((volatile int *)0xb82F2004)
#define	I2C_TXR			*((volatile int *)0xb82F2008)
#define	I2C_RXR			*((volatile int *)0xb82F200C)
#define	I2C_CR			*((volatile int *)0xb82F2010)
#define	I2C_SR			*((volatile int *)0xb82F2014)
#define	I2C_PR_CNT              *((volatile int *)0xb82F2018)

//UART0 Registers
#define	UART0_RBR		*((volatile int *)0xb82F3000)
#define	UART0_THR		*((volatile int *)0xb82F3000)
#define	UART0_IER		*((volatile int *)0xb82F3004)
#define	UART0_IIR		*((volatile int *)0xb82F3008)
#define	UART0_FCR		*((volatile int *)0xb82F3008)
#define	UART0_LCR		*((volatile int *)0xb82F300C)
#define	UART0_MCR		*((volatile int *)0xb82F3010)
#define	UART0_LSR		*((volatile int *)0xb82F3014)
#define	UART0_MSR		*((volatile int *)0xb82F3018)
#define	UART0_SPR		*((volatile int *)0xb82F301C)
#define	UART0_DLL		*((volatile int *)0xb82F3000)
#define	UART0_DLM		*((volatile int *)0xb82F3004)
#define	UART0_SCLR		*((volatile int *)0xb82F3014)

//UART1 Registers
#define	UART1_RBR		*((volatile int *)0xb82F3800)
#define	UART1_THR		*((volatile int *)0xb82F3800)
#define	UART1_IER		*((volatile int *)0xb82F3804)
#define	UART1_IIR		*((volatile int *)0xb82F3808)
#define	UART1_FCR		*((volatile int *)0xb82F3808)
#define	UART1_LCR		*((volatile int *)0xb82F380C)
#define	UART1_MCR		*((volatile int *)0xb82F3810)
#define	UART1_LSR		*((volatile int *)0xb82F3814)
#define	UART1_MSR		*((volatile int *)0xb82F3818)
#define	UART1_SPR		*((volatile int *)0xb82F381C)
#define	UART1_DLL		*((volatile int *)0xb82F3800)
#define	UART1_DLM		*((volatile int *)0xb82F3804)
#define	UART1_SCLR		*((volatile int *)0xb82F3814)

//IT0 Registers
#define	ITCSR0			*((volatile int *)0xb82FD000)
#define	ITPERIOD0		*((volatile int *)0xb82FD004)
#define	ITCOUNT0		*((volatile int *)0xb82FD008)
#define	ITSCALE0		*((volatile int *)0xb82FD00C)

//WDT Registers
#define	WTCSR			*((volatile int *)0xb82FD010)
#define	WTPERIOD		*((volatile int *)0xb82FD014)
#define	WTCOUNT			*((volatile int *)0xb82FD018)
#define	WTSCALE			*((volatile int *)0xb82FD01C)

//IT1 Registers
#define	ITCSR1			*((volatile int *)0xb82FD020)
#define	ITPERIOD1		*((volatile int *)0xb82FD024)
#define	ITCOUNT1		*((volatile int *)0xb82FD028)
#define	ITSCALE1		*((volatile int *)0xb82FD02C)

//MFBSP0 Registers
#define	TX_MFBSP0		*((volatile int *)0xb82F7000)
#define	RX_MFBSP0		*((volatile int *)0xb82F7000)
#define	CSR_MFBSP0		*((volatile int *)0xb82F7004)
#define	DIR_MFBSP0		*((volatile int *)0xb82F7008)
#define	GPIO_DR0		*((volatile int *)0xb82F700C)
#define	TCTR0			*((volatile int *)0xb82F7010)
#define	RCTR0			*((volatile int *)0xb82F7014)
#define	TSR0			*((volatile int *)0xb82F7018)
#define	RSR0			*((volatile int *)0xb82F701C)
#define	TCTR_RATE0		*((volatile int *)0xb82F7020)
#define	RCTR_RATE0		*((volatile int *)0xb82F7024)

//MFBSP1 Registers
#define	TX_MFBSP1		*((volatile int *)0xb82F7100)
#define	RX_MFBSP1		*((volatile int *)0xb82F7100)
#define	CSR_MFBSP1		*((volatile int *)0xb82F7104)
#define	DIR_MFBSP1		*((volatile int *)0xb82F7108)
#define	GPIO_DR1		*((volatile int *)0xb82F710C)
#define	TCTR1			*((volatile int *)0xb82F7110)
#define	RCTR1			*((volatile int *)0xb82F7114)
#define	TSR1			*((volatile int *)0xb82F7118)
#define	RSR1			*((volatile int *)0xb82F711C)
#define	TCTR_RATE1		*((volatile int *)0xb82F7120)
#define	RCTR_RATE1		*((volatile int *)0xb82F7124)

//MFBSP2 Registers
#define	TX_MFBSP2		*((volatile int *)0xb82F7200)
#define	RX_MFBSP2		*((volatile int *)0xb82F7200)
#define	CSR_MFBSP2		*((volatile int *)0xb82F7204)
#define	DIR_MFBSP2		*((volatile int *)0xb82F7208)
#define	GPIO_DR2		*((volatile int *)0xb82F720C)
#define	TCTR2			*((volatile int *)0xb82F7210)
#define	RCTR2			*((volatile int *)0xb82F7214)
#define	TSR2			*((volatile int *)0xb82F7218)
#define	RSR2			*((volatile int *)0xb82F721C)
#define	TCTR_RATE2		*((volatile int *)0xb82F7220)
#define	RCTR_RATE2		*((volatile int *)0xb82F7224)

//MFBSP3 Registers
#define	TX_MFBSP3		*((volatile int *)0xb82F7300)
#define	RX_MFBSP3		*((volatile int *)0xb82F7300)
#define	CSR_MFBSP3		*((volatile int *)0xb82F7304)
#define	DIR_MFBSP3		*((volatile int *)0xb82F7308)
#define	GPIO_DR3		*((volatile int *)0xb82F730C)
#define	TCTR3			*((volatile int *)0xb82F7310)
#define	RCTR3			*((volatile int *)0xb82F7314)
#define	TSR3			*((volatile int *)0xb82F7318)
#define	RSR3			*((volatile int *)0xb82F731C)
#define	TCTR_RATE3		*((volatile int *)0xb82F7320)
#define	RCTR_RATE3		*((volatile int *)0xb82F7324)

//VPIN Registers
#define	CSR_VPIN		*((volatile int *)0xb82F8000)
#define	LinePix_cnt_VPIN	*((volatile int *)0xb82F8004)
#define	Frame_cnt_VPIN		*((volatile int *)0xb82F8008)
#define	FIFO_OUT		*((volatile int *)0xb82F800C)

//VPOUT Registers
#define	CSR_VPOUT		*((volatile int *)0xb82F9000)
#define	DIV_VPOUT		*((volatile int *)0xb82F9004)
#define	HstartHend_VPOUT	*((volatile int *)0xb82F9008)
#define	VstartVend_VPOUT	*((volatile int *)0xb82F900C)
#define	LinePix_cnt_VPOUT	*((volatile int *)0xb82F9010)
#define	Frame_cnt_VPOUT		*((volatile int *)0xb82F9014)
#define	FIFO_IN			*((volatile int *)0xb82F901C)

//USB Registers
#define	CSR_USB			*((volatile int *)0xb82FC000)
#define	INT_CSR_USB		*((volatile int *)0xb82FC004)
#define	VENDOR_DATA_USB		*((volatile int *)0xb82FC008)
#define	VENDOR_INDEX_USB	*((volatile int *)0xb82FC00�)
#define	VENDOR_VALUE_USB	*((volatile int *)0xb82FC010)
#define	CFG_ADDR_USB		*((volatile int *)0xb82FC014)
#define	CFG_DATA_USB		*((volatile int *)0xb82FC018)
#define	REVISION_USB		*((volatile int *)0xb82FC01�)
#define	CSR_EP1_USB		*((volatile int *)0xb82FC020)
#define	CSR_EP2_USB		*((volatile int *)0xb82FC024)
#define	CSR_EP3_USB		*((volatile int *)0xb82FC028)
#define	CSR_EP4_USB		*((volatile int *)0xb82FC02�)

//Ethernet MAC Registers
#define	MAC_CONTROL		*((volatile int *)0xb82FE000)
#define	MAC_ADDR_L		*((volatile int *)0xb82FE004)
#define	MAC_ADDR_H		*((volatile int *)0xb82FE008)
#define	DADDR_L			*((volatile int *)0xb82FE00�)
#define	DADDR_H			*((volatile int *)0xb82FE010)
#define	FCS_CLIENT		*((volatile int *)0xb82FE014)
#define	TYPE			*((volatile int *)0xb82FE018)
#define	IFS_COLL_MODE		*((volatile int *)0xb82FE01�)
#define	TX_FRAME_CONTROL	*((volatile int *)0xb82FE020)
#define	STATUS_TX		*((volatile int *)0xb82FE024)
#define	UCADDR_L		*((volatile int *)0xb82FE028)
#define	UCADDR_H		*((volatile int *)0xb82FE02�)
#define	MCADDR_L		*((volatile int *)0xb82FE030)
#define	MCADDR_H		*((volatile int *)0xb82FE034)
#define	MCADDR_MASK_L		*((volatile int *)0xb82FE038)
#define	MCADDR_MASK_H		*((volatile int *)0xb82FE03�)
#define	HASHT_L			*((volatile int *)0xb82FE040)
#define	HASHT_H			*((volatile int *)0xb82FE044)
#define	RX_FRAME_CONTROL	*((volatile int *)0xb82FE048)
#define	RX_FR_MaxSize		*((volatile int *)0xb82FE04�)
#define	STATUS_RX		*((volatile int *)0xb82FE050)
#define	RX_FRAME_STATUS_FIFO	*((volatile int *)0xb82FE054)
#define	MD_CONTROL		*((volatile int *)0xb82FE058)
#define	MD_STATUS		*((volatile int *)0xb82FE05�)
#define	MD_MODE			*((volatile int *)0xb82FE060)
#define	TX_TEST_CSR		*((volatile int *)0xb82FE064)
#define	TX_FIFO			*((volatile int *)0xb82FE068)
#define	RX_TEST_CSR		*((volatile int *)0xb82FE06�)
#define	RX_FIFO			*((volatile int *)0xb82FE070)

//M�� Registers
#define	INT_EN_MCC		*((volatile int *)0xb82FFFF4)
#define	INT_RST_MCC		*((volatile int *)0xb82FFFF8)

//MPORT Registers
#define	CSCON0			*((volatile int *)0xb82F1000)
#define	CSCON1			*((volatile int *)0xb82F1004)
#define	CSCON2			*((volatile int *)0xb82F1008)
#define	CSCON3			*((volatile int *)0xb82F100�)
#define	CSCON4			*((volatile int *)0xb82F1010)
#define	SDRCON			*((volatile int *)0xb82F1014)
#define	SDRTMR			*((volatile int *)0xb82F1018)
#define	SDRCSR			*((volatile int *)0xb82F101�)

//System Registers
#define	CR_PLL			*((volatile int *)0xb82F4000)
#define	CLK_EN			*((volatile int *)0xb82F4004)
#define	SYS_CSR			*((volatile int *)0xb82F4008)
#define	MASKR0			*((volatile int *)0xb82F4010)
#define	QSTR0			*((volatile int *)0xb82F4014)
#define	MASKR1			*((volatile int *)0xb82F4018)
#define	QSTR1			*((volatile int *)0xb82F401C)
#define	MASKR2			*((volatile int *)0xb82F4020)
#define	QSTR2			*((volatile int *)0xb82F4024)
#define	IRQM			*((volatile int *)0xb82F4030)

// DSP Registers
// DSP Base Registers
#define MASKR_DSP	        *((volatile int *)0xb8481000)
#define QSTR_DSP	        *((volatile int *)0xb8481004)
#define CSR_DSP		        *((volatile int *)0xb8481008)
#define TOTAL_CLK_CNTR		*((volatile int *)0xb848100C)

// DSP XBuffer (exchange) registers
#define X0_L		        *((volatile int *)0xb87FFF00)
#define X0_H		        *((volatile int *)0xb87FFF04)
#define X1_L		        *((volatile int *)0xb87FFF08)
#define X1_H		        *((volatile int *)0xb87FFF0C)
#define X2_L		        *((volatile int *)0xb87FFF10)
#define X2_H		        *((volatile int *)0xb87FFF14)
#define X3_L		        *((volatile int *)0xb87FFF18)
#define X3_H		        *((volatile int *)0xb87FFF1C)
#define X4_L		        *((volatile int *)0xb87FFF20)
#define X4_H		        *((volatile int *)0xb87FFF24)
#define X5_L		        *((volatile int *)0xb87FFF28)
#define X5_H		        *((volatile int *)0xb87FFF2C)
#define X6_L		        *((volatile int *)0xb87FFF30)
#define X6_H		        *((volatile int *)0xb87FFF34)
#define X7_L		        *((volatile int *)0xb87FFF38)
#define X7_H		        *((volatile int *)0xb87FFF3C)
#define X8_L		        *((volatile int *)0xb87FFF40)
#define X8_H		        *((volatile int *)0xb87FFF44)
#define X9_L		        *((volatile int *)0xb87FFF48)
#define X9_H		        *((volatile int *)0xb87FFF4C)
#define X10_L		        *((volatile int *)0xb87FFF50)
#define X10_H		        *((volatile int *)0xb87FFF54)
#define X11_L		        *((volatile int *)0xb87FFF58)
#define X11_H		        *((volatile int *)0xb87FFF5C)
#define X12_L		        *((volatile int *)0xb87FFF60)
#define X12_H		        *((volatile int *)0xb87FFF64)
#define X13_L		        *((volatile int *)0xb87FFF68)
#define X13_H		        *((volatile int *)0xb87FFF6C)
#define X14_L		        *((volatile int *)0xb87FFF70)
#define X14_H		        *((volatile int *)0xb87FFF74)
#define X15_L		        *((volatile int *)0xb87FFF78)
#define X15_H		        *((volatile int *)0xb87FFF7C)
#define X16_L		        *((volatile int *)0xb87FFF80)
#define X16_H		        *((volatile int *)0xb87FFF84)
#define X17_L		        *((volatile int *)0xb87FFF88)
#define X17_H		        *((volatile int *)0xb87FFF8C)
#define X18_L		        *((volatile int *)0xb87FFF90)
#define X18_H		        *((volatile int *)0xb87FFF94)
#define X19_L		        *((volatile int *)0xb87FFF98)
#define X19_H		        *((volatile int *)0xb87FFF9C)
#define X20_L		        *((volatile int *)0xb87FFFA0)
#define X20_H		        *((volatile int *)0xb87FFFA4)
#define X21_L		        *((volatile int *)0xb87FFFA8)
#define X21_H		        *((volatile int *)0xb87FFFAC)
#define X22_L		        *((volatile int *)0xb87FFFB0)
#define X22_H		        *((volatile int *)0xb87FFFB4)
#define X23_L		        *((volatile int *)0xb87FFFB8)
#define X23_H		        *((volatile int *)0xb87FFFBC)
#define X24_L		        *((volatile int *)0xb87FFFC0)
#define X24_H		        *((volatile int *)0xb87FFFC4)
#define X25_L		        *((volatile int *)0xb87FFFC8)
#define X25_H		        *((volatile int *)0xb87FFFCC)
#define X26_L		        *((volatile int *)0xb87FFFD0)
#define X26_H		        *((volatile int *)0xb87FFFD4)
#define X27_L		        *((volatile int *)0xb87FFFD8)
#define X27_H		        *((volatile int *)0xb87FFFDC)
#define X28_L		        *((volatile int *)0xb87FFFE0)
#define X28_H		        *((volatile int *)0xb87FFFE4)
#define X29_L		        *((volatile int *)0xb87FFFE8)
#define X29_H		        *((volatile int *)0xb87FFFEC)
#define X30_L		        *((volatile int *)0xb87FFFF0)
#define X30_H		        *((volatile int *)0xb87FFFF4)
#define X31_L		        *((volatile int *)0xb87FFFF8)
#define X31_H		        *((volatile int *)0xb87FFFFC)

#define BASE(i)		        (0xB8480000+(i)*0x400000)
// DSP PCU (control) registers
#define DCSR(i)		        *((volatile int *) (BASE(i)+0x0100))
#define SR(i)		        *((volatile int *) (BASE(i)+0x0104))
#define IDR(i)		        *((volatile int *) (BASE(i)+0x0108))
#define EFR(i)		        *((volatile int *) (BASE(i)+0x010C))
#define DSTART(i)	        *((volatile int *) (BASE(i)+0x010C))
#define IRQR(i)		        *((volatile int *) (BASE(i)+0x0110))
#define IMASKR(i)	        *((volatile int *) (BASE(i)+0x0114))
#define TMR(i)		        *((volatile int *) (BASE(i)+0x0118))
#define ARBR(i)		        *((volatile int *) (BASE(i)+0x011�))
#define PC(i)		        *((volatile int *) (BASE(i)+0x0120))
#define SS(i)		        *((volatile int *) (BASE(i)+0x0124))
#define LA(i)		        *((volatile int *) (BASE(i)+0x0128))
#define CSL(i)		        *((volatile int *) (BASE(i)+0x012�))
#define LC(i)		        *((volatile int *) (BASE(i)+0x0130))
#define CSH(i)		        *((volatile int *) (BASE(i)+0x0134))
#define SP(i) 		        *((volatile int *) (BASE(i)+0x0138))
#define SAR(i)		        *((volatile int *) (BASE(i)+0x013�))
#define CNTR(i)		        *((volatile int *) (BASE(i)+0x0140))
#define SAR1(i)		        *((volatile int *) (BASE(i)+0x0144))
#define SAR2(i)		        *((volatile int *) (BASE(i)+0x0148))
#define SAR3(i)		        *((volatile int *) (BASE(i)+0x014C))
#define SAR4(i)		        *((volatile int *) (BASE(i)+0x0150))
#define SAR5(i)		        *((volatile int *) (BASE(i)+0x0154))
#define SAR6(i)		        *((volatile int *) (BASE(i)+0x0158))
#define SAR7(i)		        *((volatile int *) (BASE(i)+0x015C))

#define CCR(i)		        *((volatile int *) (BASE(i)+0x0160))
#define PDNR(i)		        *((volatile int *) (BASE(i)+0x0164))
#define SFR(i)		        *((volatile int *) (BASE(i)+0x0168))
// DSP AGU (address) registers
#define A0(i)		        *((volatile int *) (BASE(i)+0x0080))
#define A1(i)		        *((volatile int *) (BASE(i)+0x0084))
#define A2(i)		        *((volatile int *) (BASE(i)+0x0088))
#define A3(i)		        *((volatile int *) (BASE(i)+0x008C))
#define A4(i)		        *((volatile int *) (BASE(i)+0x0090))
#define A5(i)		        *((volatile int *) (BASE(i)+0x0094))
#define A6(i)		        *((volatile int *) (BASE(i)+0x0098))
#define A7(i)		        *((volatile int *) (BASE(i)+0x009C))
#define I0(i)		        *((volatile int *) (BASE(i)+0x00A0))
#define I1(i)		        *((volatile int *) (BASE(i)+0x00A4))
#define I2(i)		        *((volatile int *) (BASE(i)+0x00A8))
#define I3(i)		        *((volatile int *) (BASE(i)+0x00AC))
#define I4(i)		        *((volatile int *) (BASE(i)+0x00B0))
#define I5(i)		        *((volatile int *) (BASE(i)+0x00B4))
#define I6(i)		        *((volatile int *) (BASE(i)+0x00B8))
#define I7(i)		        *((volatile int *) (BASE(i)+0x00BC))
#define M0(i)	        	*((volatile int *) (BASE(i)+0x00C0))
#define M1(i)		        *((volatile int *) (BASE(i)+0x00C4))
#define M2(i)		        *((volatile int *) (BASE(i)+0x00C8))
#define M3(i)		        *((volatile int *) (BASE(i)+0x00CC))
#define M4(i)		        *((volatile int *) (BASE(i)+0x00D0))
#define M5(i)		        *((volatile int *) (BASE(i)+0x00D4))
#define M6(i)		        *((volatile int *) (BASE(i)+0x00D8))
#define M7(i)		        *((volatile int *) (BASE(i)+0x00DC))
#define AT(i)		        *((volatile int *) (BASE(i)+0x00E0))
#define IT(i)		        *((volatile int *) (BASE(i)+0x00E4))
#define MT(i)		        *((volatile int *) (BASE(i)+0x00E8))
#define DT(i)		        *((volatile int *) (BASE(i)+0x00EC))
#define IVAR(i)		        *((volatile int *) (BASE(i)+0x00FC))
// DSP RF (data) registers
#define R0_L(i)		        *((volatile int *) (BASE(i)+0x0000))
#define R2_L(i)		        *((volatile int *) (BASE(i)+0x0004))
#define R4_L(i)		        *((volatile int *) (BASE(i)+0x0008))
#define R6_L(i)		        *((volatile int *) (BASE(i)+0x000C))
#define R8_L(i)		        *((volatile int *) (BASE(i)+0x0010))
#define R10_L(i)	        *((volatile int *) (BASE(i)+0x0014))
#define R12_L(i)	        *((volatile int *) (BASE(i)+0x0018))
#define R14_L(i)	        *((volatile int *) (BASE(i)+0x001C))
#define R16_L(i)	        *((volatile int *) (BASE(i)+0x0020))
#define R18_L(i)	        *((volatile int *) (BASE(i)+0x0024))
#define R20_L(i)	        *((volatile int *) (BASE(i)+0x0028))
#define R22_L(i)	        *((volatile int *) (BASE(i)+0x002C))
#define R24_L(i)	        *((volatile int *) (BASE(i)+0x0030))
#define R26_L(i)	        *((volatile int *) (BASE(i)+0x0034))
#define R28_L(i)	        *((volatile int *) (BASE(i)+0x0038))
#define R30_L(i)	        *((volatile int *) (BASE(i)+0x003C))
#define R1_L(i)		        *((volatile int *) (BASE(i)+0x0040))
#define R3_L(i)		        *((volatile int *) (BASE(i)+0x0044))
#define R5_L(i)		        *((volatile int *) (BASE(i)+0x0048))
#define R7_L(i)		        *((volatile int *) (BASE(i)+0x004C))
#define R9_L(i)		        *((volatile int *) (BASE(i)+0x0050))
#define R11_L(i)	        *((volatile int *) (BASE(i)+0x0054))
#define R13_L(i)	        *((volatile int *) (BASE(i)+0x0058))
#define R15_L(i)	        *((volatile int *) (BASE(i)+0x005C))
#define R17_L(i)	        *((volatile int *) (BASE(i)+0x0060))
#define R19_L(i)	        *((volatile int *) (BASE(i)+0x0064))
#define R21_L(i)	        *((volatile int *) (BASE(i)+0x0068))
#define R23_L(i)	        *((volatile int *) (BASE(i)+0x006C))
#define R25_L(i)	        *((volatile int *) (BASE(i)+0x0070))
#define R27_L(i)	        *((volatile int *) (BASE(i)+0x0074))
#define R29_L(i)	        *((volatile int *) (BASE(i)+0x0078))
#define R31_L(i)	        *((volatile int *) (BASE(i)+0x007C))
#define R1D_L(i)	        *((volatile int *) (BASE(i)+0x0180))
#define R1D_H(i)	        *((volatile int *) (BASE(i)+0x0184))
#define R3D_L(i)	        *((volatile int *) (BASE(i)+0x0188))
#define R3D_H(i)	        *((volatile int *) (BASE(i)+0x018C))
#define R5D_L(i)	        *((volatile int *) (BASE(i)+0x0190))
#define R5D_H(i)	        *((volatile int *) (BASE(i)+0x0194))
#define R7D_L(i)	        *((volatile int *) (BASE(i)+0x0198))
#define R7D_H(i)	        *((volatile int *) (BASE(i)+0x019C))
#define R9D_L(i)	        *((volatile int *) (BASE(i)+0x01A0))
#define R9D_H(i)	        *((volatile int *) (BASE(i)+0x01A4))
#define R11D_L(i)	        *((volatile int *) (BASE(i)+0x01A8))
#define R11D_H(i)	        *((volatile int *) (BASE(i)+0x01AC))
#define R13D_L(i)	        *((volatile int *) (BASE(i)+0x01B0))
#define R13D_H(i)	        *((volatile int *) (BASE(i)+0x01B4))
#define R15D_L(i)	        *((volatile int *) (BASE(i)+0x01B8))
#define R15D_H(i)	        *((volatile int *) (BASE(i)+0x01BC))
#define R17D_L(i)	        *((volatile int *) (BASE(i)+0x01C0))
#define R17D_H(i)	        *((volatile int *) (BASE(i)+0x01C4))
#define R19D_L(i)	        *((volatile int *) (BASE(i)+0x01C8))
#define R19D_H(i)	        *((volatile int *) (BASE(i)+0x01CC))
#define R21D_L(i)	        *((volatile int *) (BASE(i)+0x01D0))
#define R21D_H(i)	        *((volatile int *) (BASE(i)+0x01D4))
#define R23D_L(i)	        *((volatile int *) (BASE(i)+0x01D8))
#define R23D_H(i)	        *((volatile int *) (BASE(i)+0x01DC))
#define R25D_L(i)	        *((volatile int *) (BASE(i)+0x01E0))
#define R25D_H(i)	        *((volatile int *) (BASE(i)+0x01E4))
#define R27D_L(i)	        *((volatile int *) (BASE(i)+0x01E8))
#define R27D_H(i)	        *((volatile int *) (BASE(i)+0x01EC))
#define R29D_L(i)	        *((volatile int *) (BASE(i)+0x01F0))
#define R29D_H(i)	        *((volatile int *) (BASE(i)+0x01F4))
#define R31D_L(i)	        *((volatile int *) (BASE(i)+0x01F8))
#define R31D_H(i)	        *((volatile int *) (BASE(i)+0x01FC))

// DSP accumulator registers
#define AC0(i)		        *((volatile int *) (BASE(i)+0x0200))
#define AC1(i)		        *((volatile int *) (BASE(i)+0x0204))
#define AC2(i)		        *((volatile int *) (BASE(i)+0x0208))
#define AC3(i)		        *((volatile int *) (BASE(i)+0x020C))
#define AC4(i)		        *((volatile int *) (BASE(i)+0x0210))
#define AC5(i)		        *((volatile int *) (BASE(i)+0x0214))
#define AC6(i)		        *((volatile int *) (BASE(i)+0x0218))
#define AC7(i)		        *((volatile int *) (BASE(i)+0x021C))
#define AC8(i)		        *((volatile int *) (BASE(i)+0x0220))
#define AC9(i)		        *((volatile int *) (BASE(i)+0x0224))
#define AC10(i)		        *((volatile int *) (BASE(i)+0x0228))
#define AC11(i)		        *((volatile int *) (BASE(i)+0x022C))
#define AC12(i)		        *((volatile int *) (BASE(i)+0x0230))
#define AC13(i)		        *((volatile int *) (BASE(i)+0x0234))
#define AC14(i)		        *((volatile int *) (BASE(i)+0x0238))
#define AC15(i)		        *((volatile int *) (BASE(i)+0x023C))
// DSP debug registers
#define dbDCSR(i)	        *((volatile int *) (BASE(i)+0x0500))
#define Cnt_RUN(i)	        *((volatile int *) (BASE(i)+0x0518))
#define dbPCa(i)	        *((volatile int *) (BASE(i)+0x0524))
#define dbPCf(i)	        *((volatile int *) (BASE(i)+0x0528))
#define dbPCd(i)	        *((volatile int *) (BASE(i)+0x052�))
#define dbPCe(i)	        *((volatile int *) (BASE(i)+0x0520))
#define dbPCe1(i)	        *((volatile int *) (BASE(i)+0x0530))
#define dbPCe2(i)	        *((volatile int *) (BASE(i)+0x0534))
#define dbPCe3(i)	        *((volatile int *) (BASE(i)+0x0538))
#define dbSAR(i)	        *((volatile int *) (BASE(i)+0x053�))
#define dbCNTR(i)	        *((volatile int *) (BASE(i)+0x0540))
#define dbSAR1(i)	        *((volatile int *) (BASE(i)+0x0544))
#define dbSAR2(i)	        *((volatile int *) (BASE(i)+0x0548))
#define dbSAR3(i)	        *((volatile int *) (BASE(i)+0x054C))
#define dbSAR4(i)	        *((volatile int *) (BASE(i)+0x0550))
#define dbSAR5(i)	        *((volatile int *) (BASE(i)+0x0554))
#define dbSAR6(i)	        *((volatile int *) (BASE(i)+0x0558))
#define dbSAR7(i)	        *((volatile int *) (BASE(i)+0x055�))

// nvcom dsp memory
#define _PRAM0	((unsigned int volatile *)0xb8440000)
#define _PRAM1	((unsigned int volatile *)0xb8840000)
#define	_XYRAM0	((unsigned int volatile *)0xb8400000)
#define _XYRAM1	((unsigned int volatile *)0xb8800000)
#define _XBUF	((unsigned int volatile *)0xb87fff00)
#define _REGS0	((unsigned char volatile *)0xb8480000)
#define _REGS1	((unsigned char volatile *)0xb8880000)

#define _AGU0   ((AGU volatile *)(_REGS0+0x80))
#define _AGU1   ((AGU volatile *)(_REGS1+0x80))

#ifdef	__cplusplus
}
#endif

#endif //___MCL_NVCOM01_H___
