Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jan  6 22:17:50 2022
| Host         : DESKTOP-NQNJDGK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   1           
TIMING-20  Warning           Non-clocked latch                                       137         
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (201)
5. checking no_input_delay (9)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1111)
---------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/alu/div/ready_o_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r2D/q_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r2D/q_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r2D/q_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r2D/q_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r2D/q_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r2D/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r4W/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r4W/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r4W/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r4W/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r4W/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r4W/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r4W/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/r4W/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/regE/q_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/regE/q_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/regE/q_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/regE/q_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/regE/q_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/regE/q_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/regE/q_reg[6]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_cpu/cpu/regE/q_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (201)
--------------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.152        0.000                      0                 5509        0.090        0.000                      0                 5509        3.000        0.000                       0                  1654  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll          0.152        0.000                      0                 5151        0.090        0.000                      0                 5151        8.750        0.000                       0                  1549  
  timer_clk_clk_pll        4.341        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          6.886        0.000                      0                   33        0.169        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        4.429        0.000                      0                   65        0.162        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll          4.294        0.000                      0                  194        8.768        0.000                      0                  194  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 u_cpu/cpu/pcreg/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.915ns  (logic 0.456ns (7.709%)  route 5.459ns (92.291%))
  Logic Levels:           0  
  Clock Path Skew:        -3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 18.054 - 20.000 ) 
    Source Clock Delay      (SCD):    0.828ns = ( 10.828 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.622    10.828    u_cpu/cpu/pcreg/n_0_4267_BUFG
    SLICE_X45Y81         FDCE                                         r  u_cpu/cpu/pcreg/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.456    11.284 r  u_cpu/cpu/pcreg/q_reg[11]/Q
                         net (fo=118, routed)         5.459    16.743    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y26         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.546    18.054    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    17.548    
                         clock uncertainty           -0.087    17.460    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    16.894    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.894    
                         arrival time                         -16.743    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 u_cpu/cpu/r2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/cr3_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.986ns  (logic 1.256ns (20.984%)  route 4.730ns (79.016%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 18.008 - 20.000 ) 
    Source Clock Delay      (SCD):    0.845ns = ( 10.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.639    10.845    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X14Y85         FDCE                                         r  u_cpu/cpu/r2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.518    11.363 r  u_cpu/cpu/r2M/q_reg[16]/Q
                         net (fo=6, routed)           0.681    12.043    u_cpu/cpu/r2M/Q[16]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.124    12.167 r  u_cpu/cpu/r2M/sel_conf_r_i_4/O
                         net (fo=1, routed)           0.546    12.713    u_cpu/cpu/r2M/sel_conf_r_i_4_n_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  u_cpu/cpu/r2M/sel_conf_r_i_2/O
                         net (fo=1, routed)           0.305    13.143    u_cpu/cpu/r2M/sel_conf_r_i_2_n_5
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  u_cpu/cpu/r2M/sel_conf_r_i_1/O
                         net (fo=40, routed)          0.823    14.090    u_cpu/cpu/r5M/num_monitor_reg
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    14.214 r  u_cpu/cpu/r5M/led_data[31]_i_6/O
                         net (fo=2, routed)           0.745    14.959    u_cpu/cpu/r2M/p_27_in
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124    15.083 r  u_cpu/cpu/r2M/cr1[31]_i_2/O
                         net (fo=6, routed)           0.733    15.815    u_cpu/cpu/r2M/cr1[31]_i_2_n_5
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.118    15.933 r  u_cpu/cpu/r2M/cr3[31]_i_1/O
                         net (fo=32, routed)          0.897    16.830    confreg/cr3_reg[31]_0[0]
    SLICE_X47Y68         FDRE                                         r  confreg/cr3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.500    18.008    confreg/cpu_clk
    SLICE_X47Y68         FDRE                                         r  confreg/cr3_reg[18]/C
                         clock pessimism             -0.506    17.502    
                         clock uncertainty           -0.087    17.415    
    SLICE_X47Y68         FDRE (Setup_fdre_C_CE)      -0.407    17.008    confreg/cr3_reg[18]
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 u_cpu/cpu/r2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/cr7_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.996ns  (logic 1.257ns (20.962%)  route 4.739ns (79.037%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 18.004 - 20.000 ) 
    Source Clock Delay      (SCD):    0.845ns = ( 10.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.639    10.845    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X14Y85         FDCE                                         r  u_cpu/cpu/r2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.518    11.363 r  u_cpu/cpu/r2M/q_reg[16]/Q
                         net (fo=6, routed)           0.681    12.043    u_cpu/cpu/r2M/Q[16]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.124    12.167 r  u_cpu/cpu/r2M/sel_conf_r_i_4/O
                         net (fo=1, routed)           0.546    12.713    u_cpu/cpu/r2M/sel_conf_r_i_4_n_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  u_cpu/cpu/r2M/sel_conf_r_i_2/O
                         net (fo=1, routed)           0.305    13.143    u_cpu/cpu/r2M/sel_conf_r_i_2_n_5
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  u_cpu/cpu/r2M/sel_conf_r_i_1/O
                         net (fo=40, routed)          0.823    14.090    u_cpu/cpu/r5M/num_monitor_reg
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    14.214 r  u_cpu/cpu/r5M/led_data[31]_i_6/O
                         net (fo=2, routed)           0.745    14.959    u_cpu/cpu/r2M/p_27_in
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124    15.083 r  u_cpu/cpu/r2M/cr1[31]_i_2/O
                         net (fo=6, routed)           0.737    15.819    u_cpu/cpu/r2M/cr1[31]_i_2_n_5
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.119    15.938 r  u_cpu/cpu/r2M/cr7[31]_i_1/O
                         net (fo=32, routed)          0.903    16.841    confreg/cr7_reg[31]_0[0]
    SLICE_X46Y72         FDRE                                         r  confreg/cr7_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.496    18.004    confreg/cpu_clk
    SLICE_X46Y72         FDRE                                         r  confreg/cr7_reg[15]/C
                         clock pessimism             -0.506    17.498    
                         clock uncertainty           -0.087    17.411    
    SLICE_X46Y72         FDRE (Setup_fdre_C_CE)      -0.377    17.034    confreg/cr7_reg[15]
  -------------------------------------------------------------------
                         required time                         17.034    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 u_cpu/cpu/r2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/cr7_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.996ns  (logic 1.257ns (20.962%)  route 4.739ns (79.037%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 18.004 - 20.000 ) 
    Source Clock Delay      (SCD):    0.845ns = ( 10.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.639    10.845    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X14Y85         FDCE                                         r  u_cpu/cpu/r2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.518    11.363 r  u_cpu/cpu/r2M/q_reg[16]/Q
                         net (fo=6, routed)           0.681    12.043    u_cpu/cpu/r2M/Q[16]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.124    12.167 r  u_cpu/cpu/r2M/sel_conf_r_i_4/O
                         net (fo=1, routed)           0.546    12.713    u_cpu/cpu/r2M/sel_conf_r_i_4_n_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  u_cpu/cpu/r2M/sel_conf_r_i_2/O
                         net (fo=1, routed)           0.305    13.143    u_cpu/cpu/r2M/sel_conf_r_i_2_n_5
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  u_cpu/cpu/r2M/sel_conf_r_i_1/O
                         net (fo=40, routed)          0.823    14.090    u_cpu/cpu/r5M/num_monitor_reg
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    14.214 r  u_cpu/cpu/r5M/led_data[31]_i_6/O
                         net (fo=2, routed)           0.745    14.959    u_cpu/cpu/r2M/p_27_in
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124    15.083 r  u_cpu/cpu/r2M/cr1[31]_i_2/O
                         net (fo=6, routed)           0.737    15.819    u_cpu/cpu/r2M/cr1[31]_i_2_n_5
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.119    15.938 r  u_cpu/cpu/r2M/cr7[31]_i_1/O
                         net (fo=32, routed)          0.903    16.841    confreg/cr7_reg[31]_0[0]
    SLICE_X46Y72         FDRE                                         r  confreg/cr7_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.496    18.004    confreg/cpu_clk
    SLICE_X46Y72         FDRE                                         r  confreg/cr7_reg[17]/C
                         clock pessimism             -0.506    17.498    
                         clock uncertainty           -0.087    17.411    
    SLICE_X46Y72         FDRE (Setup_fdre_C_CE)      -0.377    17.034    confreg/cr7_reg[17]
  -------------------------------------------------------------------
                         required time                         17.034    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 u_cpu/cpu/r2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/cr7_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.996ns  (logic 1.257ns (20.962%)  route 4.739ns (79.037%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 18.004 - 20.000 ) 
    Source Clock Delay      (SCD):    0.845ns = ( 10.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.639    10.845    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X14Y85         FDCE                                         r  u_cpu/cpu/r2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.518    11.363 r  u_cpu/cpu/r2M/q_reg[16]/Q
                         net (fo=6, routed)           0.681    12.043    u_cpu/cpu/r2M/Q[16]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.124    12.167 r  u_cpu/cpu/r2M/sel_conf_r_i_4/O
                         net (fo=1, routed)           0.546    12.713    u_cpu/cpu/r2M/sel_conf_r_i_4_n_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  u_cpu/cpu/r2M/sel_conf_r_i_2/O
                         net (fo=1, routed)           0.305    13.143    u_cpu/cpu/r2M/sel_conf_r_i_2_n_5
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  u_cpu/cpu/r2M/sel_conf_r_i_1/O
                         net (fo=40, routed)          0.823    14.090    u_cpu/cpu/r5M/num_monitor_reg
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    14.214 r  u_cpu/cpu/r5M/led_data[31]_i_6/O
                         net (fo=2, routed)           0.745    14.959    u_cpu/cpu/r2M/p_27_in
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124    15.083 r  u_cpu/cpu/r2M/cr1[31]_i_2/O
                         net (fo=6, routed)           0.737    15.819    u_cpu/cpu/r2M/cr1[31]_i_2_n_5
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.119    15.938 r  u_cpu/cpu/r2M/cr7[31]_i_1/O
                         net (fo=32, routed)          0.903    16.841    confreg/cr7_reg[31]_0[0]
    SLICE_X46Y72         FDRE                                         r  confreg/cr7_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.496    18.004    confreg/cpu_clk
    SLICE_X46Y72         FDRE                                         r  confreg/cr7_reg[19]/C
                         clock pessimism             -0.506    17.498    
                         clock uncertainty           -0.087    17.411    
    SLICE_X46Y72         FDRE (Setup_fdre_C_CE)      -0.377    17.034    confreg/cr7_reg[19]
  -------------------------------------------------------------------
                         required time                         17.034    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 u_cpu/cpu/r2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/cr7_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.996ns  (logic 1.257ns (20.962%)  route 4.739ns (79.037%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 18.004 - 20.000 ) 
    Source Clock Delay      (SCD):    0.845ns = ( 10.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.639    10.845    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X14Y85         FDCE                                         r  u_cpu/cpu/r2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.518    11.363 r  u_cpu/cpu/r2M/q_reg[16]/Q
                         net (fo=6, routed)           0.681    12.043    u_cpu/cpu/r2M/Q[16]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.124    12.167 r  u_cpu/cpu/r2M/sel_conf_r_i_4/O
                         net (fo=1, routed)           0.546    12.713    u_cpu/cpu/r2M/sel_conf_r_i_4_n_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  u_cpu/cpu/r2M/sel_conf_r_i_2/O
                         net (fo=1, routed)           0.305    13.143    u_cpu/cpu/r2M/sel_conf_r_i_2_n_5
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  u_cpu/cpu/r2M/sel_conf_r_i_1/O
                         net (fo=40, routed)          0.823    14.090    u_cpu/cpu/r5M/num_monitor_reg
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    14.214 r  u_cpu/cpu/r5M/led_data[31]_i_6/O
                         net (fo=2, routed)           0.745    14.959    u_cpu/cpu/r2M/p_27_in
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124    15.083 r  u_cpu/cpu/r2M/cr1[31]_i_2/O
                         net (fo=6, routed)           0.737    15.819    u_cpu/cpu/r2M/cr1[31]_i_2_n_5
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.119    15.938 r  u_cpu/cpu/r2M/cr7[31]_i_1/O
                         net (fo=32, routed)          0.903    16.841    confreg/cr7_reg[31]_0[0]
    SLICE_X46Y72         FDRE                                         r  confreg/cr7_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.496    18.004    confreg/cpu_clk
    SLICE_X46Y72         FDRE                                         r  confreg/cr7_reg[4]/C
                         clock pessimism             -0.506    17.498    
                         clock uncertainty           -0.087    17.411    
    SLICE_X46Y72         FDRE (Setup_fdre_C_CE)      -0.377    17.034    confreg/cr7_reg[4]
  -------------------------------------------------------------------
                         required time                         17.034    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 u_cpu/cpu/r2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/cr7_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.923ns  (logic 1.257ns (21.223%)  route 4.666ns (78.777%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 18.006 - 20.000 ) 
    Source Clock Delay      (SCD):    0.845ns = ( 10.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.639    10.845    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X14Y85         FDCE                                         r  u_cpu/cpu/r2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.518    11.363 r  u_cpu/cpu/r2M/q_reg[16]/Q
                         net (fo=6, routed)           0.681    12.043    u_cpu/cpu/r2M/Q[16]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.124    12.167 r  u_cpu/cpu/r2M/sel_conf_r_i_4/O
                         net (fo=1, routed)           0.546    12.713    u_cpu/cpu/r2M/sel_conf_r_i_4_n_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  u_cpu/cpu/r2M/sel_conf_r_i_2/O
                         net (fo=1, routed)           0.305    13.143    u_cpu/cpu/r2M/sel_conf_r_i_2_n_5
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  u_cpu/cpu/r2M/sel_conf_r_i_1/O
                         net (fo=40, routed)          0.823    14.090    u_cpu/cpu/r5M/num_monitor_reg
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    14.214 r  u_cpu/cpu/r5M/led_data[31]_i_6/O
                         net (fo=2, routed)           0.745    14.959    u_cpu/cpu/r2M/p_27_in
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124    15.083 r  u_cpu/cpu/r2M/cr1[31]_i_2/O
                         net (fo=6, routed)           0.737    15.819    u_cpu/cpu/r2M/cr1[31]_i_2_n_5
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.119    15.938 r  u_cpu/cpu/r2M/cr7[31]_i_1/O
                         net (fo=32, routed)          0.829    16.767    confreg/cr7_reg[31]_0[0]
    SLICE_X44Y72         FDRE                                         r  confreg/cr7_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.498    18.006    confreg/cpu_clk
    SLICE_X44Y72         FDRE                                         r  confreg/cr7_reg[12]/C
                         clock pessimism             -0.506    17.500    
                         clock uncertainty           -0.087    17.413    
    SLICE_X44Y72         FDRE (Setup_fdre_C_CE)      -0.413    17.000    confreg/cr7_reg[12]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 u_cpu/cpu/r2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/cr7_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.923ns  (logic 1.257ns (21.223%)  route 4.666ns (78.777%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 18.006 - 20.000 ) 
    Source Clock Delay      (SCD):    0.845ns = ( 10.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.639    10.845    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X14Y85         FDCE                                         r  u_cpu/cpu/r2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.518    11.363 r  u_cpu/cpu/r2M/q_reg[16]/Q
                         net (fo=6, routed)           0.681    12.043    u_cpu/cpu/r2M/Q[16]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.124    12.167 r  u_cpu/cpu/r2M/sel_conf_r_i_4/O
                         net (fo=1, routed)           0.546    12.713    u_cpu/cpu/r2M/sel_conf_r_i_4_n_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  u_cpu/cpu/r2M/sel_conf_r_i_2/O
                         net (fo=1, routed)           0.305    13.143    u_cpu/cpu/r2M/sel_conf_r_i_2_n_5
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  u_cpu/cpu/r2M/sel_conf_r_i_1/O
                         net (fo=40, routed)          0.823    14.090    u_cpu/cpu/r5M/num_monitor_reg
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    14.214 r  u_cpu/cpu/r5M/led_data[31]_i_6/O
                         net (fo=2, routed)           0.745    14.959    u_cpu/cpu/r2M/p_27_in
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124    15.083 r  u_cpu/cpu/r2M/cr1[31]_i_2/O
                         net (fo=6, routed)           0.737    15.819    u_cpu/cpu/r2M/cr1[31]_i_2_n_5
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.119    15.938 r  u_cpu/cpu/r2M/cr7[31]_i_1/O
                         net (fo=32, routed)          0.829    16.767    confreg/cr7_reg[31]_0[0]
    SLICE_X44Y72         FDRE                                         r  confreg/cr7_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.498    18.006    confreg/cpu_clk
    SLICE_X44Y72         FDRE                                         r  confreg/cr7_reg[5]/C
                         clock pessimism             -0.506    17.500    
                         clock uncertainty           -0.087    17.413    
    SLICE_X44Y72         FDRE (Setup_fdre_C_CE)      -0.413    17.000    confreg/cr7_reg[5]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 u_cpu/cpu/r2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/cr7_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.923ns  (logic 1.257ns (21.223%)  route 4.666ns (78.777%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 18.006 - 20.000 ) 
    Source Clock Delay      (SCD):    0.845ns = ( 10.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.639    10.845    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X14Y85         FDCE                                         r  u_cpu/cpu/r2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.518    11.363 r  u_cpu/cpu/r2M/q_reg[16]/Q
                         net (fo=6, routed)           0.681    12.043    u_cpu/cpu/r2M/Q[16]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.124    12.167 r  u_cpu/cpu/r2M/sel_conf_r_i_4/O
                         net (fo=1, routed)           0.546    12.713    u_cpu/cpu/r2M/sel_conf_r_i_4_n_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  u_cpu/cpu/r2M/sel_conf_r_i_2/O
                         net (fo=1, routed)           0.305    13.143    u_cpu/cpu/r2M/sel_conf_r_i_2_n_5
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  u_cpu/cpu/r2M/sel_conf_r_i_1/O
                         net (fo=40, routed)          0.823    14.090    u_cpu/cpu/r5M/num_monitor_reg
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    14.214 r  u_cpu/cpu/r5M/led_data[31]_i_6/O
                         net (fo=2, routed)           0.745    14.959    u_cpu/cpu/r2M/p_27_in
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124    15.083 r  u_cpu/cpu/r2M/cr1[31]_i_2/O
                         net (fo=6, routed)           0.737    15.819    u_cpu/cpu/r2M/cr1[31]_i_2_n_5
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.119    15.938 r  u_cpu/cpu/r2M/cr7[31]_i_1/O
                         net (fo=32, routed)          0.829    16.767    confreg/cr7_reg[31]_0[0]
    SLICE_X44Y72         FDRE                                         r  confreg/cr7_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.498    18.006    confreg/cpu_clk
    SLICE_X44Y72         FDRE                                         r  confreg/cr7_reg[7]/C
                         clock pessimism             -0.506    17.500    
                         clock uncertainty           -0.087    17.413    
    SLICE_X44Y72         FDRE (Setup_fdre_C_CE)      -0.413    17.000    confreg/cr7_reg[7]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 u_cpu/cpu/r2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/cr7_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        5.923ns  (logic 1.257ns (21.223%)  route 4.666ns (78.777%))
  Logic Levels:           6  (LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 18.006 - 20.000 ) 
    Source Clock Delay      (SCD):    0.845ns = ( 10.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.639    10.845    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X14Y85         FDCE                                         r  u_cpu/cpu/r2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.518    11.363 r  u_cpu/cpu/r2M/q_reg[16]/Q
                         net (fo=6, routed)           0.681    12.043    u_cpu/cpu/r2M/Q[16]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.124    12.167 r  u_cpu/cpu/r2M/sel_conf_r_i_4/O
                         net (fo=1, routed)           0.546    12.713    u_cpu/cpu/r2M/sel_conf_r_i_4_n_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  u_cpu/cpu/r2M/sel_conf_r_i_2/O
                         net (fo=1, routed)           0.305    13.143    u_cpu/cpu/r2M/sel_conf_r_i_2_n_5
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  u_cpu/cpu/r2M/sel_conf_r_i_1/O
                         net (fo=40, routed)          0.823    14.090    u_cpu/cpu/r5M/num_monitor_reg
    SLICE_X35Y81         LUT5 (Prop_lut5_I0_O)        0.124    14.214 r  u_cpu/cpu/r5M/led_data[31]_i_6/O
                         net (fo=2, routed)           0.745    14.959    u_cpu/cpu/r2M/p_27_in
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.124    15.083 r  u_cpu/cpu/r2M/cr1[31]_i_2/O
                         net (fo=6, routed)           0.737    15.819    u_cpu/cpu/r2M/cr1[31]_i_2_n_5
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.119    15.938 r  u_cpu/cpu/r2M/cr7[31]_i_1/O
                         net (fo=32, routed)          0.829    16.767    confreg/cr7_reg[31]_0[0]
    SLICE_X44Y72         FDRE                                         r  confreg/cr7_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.498    18.006    confreg/cpu_clk
    SLICE_X44Y72         FDRE                                         r  confreg/cr7_reg[8]/C
                         clock pessimism             -0.506    17.500    
                         clock uncertainty           -0.087    17.413    
    SLICE_X44Y72         FDRE (Setup_fdre_C_CE)      -0.413    17.000    confreg/cr7_reg[8]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_cpu/cpu/alu/div/dividend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/alu/div/result_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.408%)  route 0.272ns (56.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 11.189 - 10.000 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 10.585 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.785     9.693    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.738 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     9.997    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.023 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         0.562    10.585    u_cpu/cpu/alu/div/n_0_4267_BUFG
    SLICE_X56Y100        FDRE                                         r  u_cpu/cpu/alu/div/dividend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    10.749 r  u_cpu/cpu/alu/div/dividend_reg[0]/Q
                         net (fo=4, routed)           0.272    11.021    u_cpu/cpu/alu/div/dividend_reg_n_5_[0]
    SLICE_X56Y99         LUT3 (Prop_lut3_I0_O)        0.045    11.066 r  u_cpu/cpu/alu/div/result_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.066    u_cpu/cpu/alu/div/result_o0_in[0]
    SLICE_X56Y99         FDRE                                         r  u_cpu/cpu/alu/div/result_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.106     9.976    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.032 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    10.326    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.355 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         0.834    11.189    u_cpu/cpu/alu/div/n_0_4267_BUFG
    SLICE_X56Y99         FDRE                                         r  u_cpu/cpu/alu/div/result_o_reg[0]/C
                         clock pessimism             -0.332    10.857    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.120    10.977    u_cpu/cpu/alu/div/result_o_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.977    
                         arrival time                          11.066    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_cpu/cpu/alu/div/dividend_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/alu/div/result_o_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.280%)  route 0.276ns (59.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 11.187 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.785     9.693    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.738 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     9.997    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.023 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         0.564    10.587    u_cpu/cpu/alu/div/n_0_4267_BUFG
    SLICE_X51Y99         FDRE                                         r  u_cpu/cpu/alu/div/dividend_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    10.728 r  u_cpu/cpu/alu/div/dividend_reg[57]/Q
                         net (fo=5, routed)           0.276    11.004    u_cpu/cpu/alu/div/p_0_in[24]
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.045    11.049 r  u_cpu/cpu/alu/div/result_o[56]_i_1/O
                         net (fo=1, routed)           0.000    11.049    u_cpu/cpu/alu/div/result_o0_in[56]
    SLICE_X51Y100        FDRE                                         r  u_cpu/cpu/alu/div/result_o_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.106     9.976    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.032 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    10.326    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.355 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         0.832    11.187    u_cpu/cpu/alu/div/n_0_4267_BUFG
    SLICE_X51Y100        FDRE                                         r  u_cpu/cpu/alu/div/result_o_reg[56]/C
                         clock pessimism             -0.332    10.855    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.092    10.947    u_cpu/cpu/alu/div/result_o_reg[56]
  -------------------------------------------------------------------
                         required time                        -10.947    
                         arrival time                          11.049    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_cpu/cpu/alu/div/dividend_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/alu/div/result_o_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.474ns  (logic 0.212ns (44.728%)  route 0.262ns (55.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 11.189 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.785     9.693    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.738 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     9.997    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.023 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         0.564    10.587    u_cpu/cpu/alu/div/n_0_4267_BUFG
    SLICE_X56Y98         FDRE                                         r  u_cpu/cpu/alu/div/dividend_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    10.751 r  u_cpu/cpu/alu/div/dividend_reg[54]/Q
                         net (fo=5, routed)           0.262    11.013    u_cpu/cpu/alu/div/p_0_in[21]
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.048    11.061 r  u_cpu/cpu/alu/div/result_o[53]_i_1/O
                         net (fo=1, routed)           0.000    11.061    u_cpu/cpu/alu/div/result_o0_in[53]
    SLICE_X51Y98         FDRE                                         r  u_cpu/cpu/alu/div/result_o_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.106     9.976    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.032 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    10.326    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.355 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         0.834    11.189    u_cpu/cpu/alu/div/n_0_4267_BUFG
    SLICE_X51Y98         FDRE                                         r  u_cpu/cpu/alu/div/result_o_reg[53]/C
                         clock pessimism             -0.337    10.852    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.107    10.959    u_cpu/cpu/alu/div/result_o_reg[53]
  -------------------------------------------------------------------
                         required time                        -10.959    
                         arrival time                          11.061    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_cpu/cpu/alu/div/dividend_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/alu/div/result_o_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.488ns  (logic 0.184ns (37.719%)  route 0.304ns (62.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 11.187 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.785     9.693    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.738 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     9.997    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.023 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         0.564    10.587    u_cpu/cpu/alu/div/n_0_4267_BUFG
    SLICE_X51Y99         FDRE                                         r  u_cpu/cpu/alu/div/dividend_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    10.728 r  u_cpu/cpu/alu/div/dividend_reg[58]/Q
                         net (fo=5, routed)           0.304    11.032    u_cpu/cpu/alu/div/p_0_in[25]
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.043    11.075 r  u_cpu/cpu/alu/div/result_o[57]_i_1/O
                         net (fo=1, routed)           0.000    11.075    u_cpu/cpu/alu/div/result_o0_in[57]
    SLICE_X51Y100        FDRE                                         r  u_cpu/cpu/alu/div/result_o_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.106     9.976    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.032 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    10.326    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    10.355 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         0.832    11.187    u_cpu/cpu/alu/div/n_0_4267_BUFG
    SLICE_X51Y100        FDRE                                         r  u_cpu/cpu/alu/div/result_o_reg[57]/C
                         clock pessimism             -0.332    10.855    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.107    10.962    u_cpu/cpu/alu/div/result_o_reg[57]
  -------------------------------------------------------------------
                         required time                        -10.962    
                         arrival time                          11.075    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.559    -0.534    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.337    confreg/timer_r1[17]
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.828    -0.302    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r2_reg[17]/C
                         clock pessimism             -0.232    -0.534    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.078    -0.456    confreg/timer_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.559    -0.534    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_r1_reg[16]/Q
                         net (fo=1, routed)           0.056    -0.337    confreg/timer_r1[16]
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.828    -0.302    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r2_reg[16]/C
                         clock pessimism             -0.232    -0.534    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.076    -0.458    confreg/timer_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.559    -0.534    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_r1_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.337    confreg/timer_r1[10]
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.828    -0.302    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r2_reg[10]/C
                         clock pessimism             -0.232    -0.534    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.075    -0.459    confreg/timer_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.556    -0.537    confreg/cpu_clk
    SLICE_X39Y71         FDRE                                         r  confreg/timer_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/timer_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.340    confreg/timer_r1[12]
    SLICE_X39Y71         FDRE                                         r  confreg/timer_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.826    -0.304    confreg/cpu_clk
    SLICE_X39Y71         FDRE                                         r  confreg/timer_r2_reg[12]/C
                         clock pessimism             -0.233    -0.537    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.075    -0.462    confreg/timer_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.559    -0.534    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.337    confreg/timer_r1[14]
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.828    -0.302    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r2_reg[14]/C
                         clock pessimism             -0.232    -0.534    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.071    -0.463    confreg/timer_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 confreg/virtual_uart_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.553    -0.540    confreg/cpu_clk
    SLICE_X39Y74         FDRE                                         r  confreg/virtual_uart_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  confreg/virtual_uart_data_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.308    u_cpu/cpu/r2M/conf_rdata_reg_reg[7][2]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  u_cpu/cpu/r2M/conf_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    confreg/D[2]
    SLICE_X38Y74         FDRE                                         r  confreg/conf_rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.822    -0.308    confreg/cpu_clk
    SLICE_X38Y74         FDRE                                         r  confreg/conf_rdata_reg_reg[2]/C
                         clock pessimism             -0.219    -0.527    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121    -0.406    confreg/conf_rdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y0     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y1     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y1     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y21    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y22    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y5     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y6     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y81    u_cpu/cpu/rf/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.061ns (36.788%)  route 3.541ns (63.212%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 8.008 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.777 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.777    confreg/timer_reg[20]_i_1_n_5
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.891 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.891    confreg/timer_reg[24]_i_1_n_5
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.225 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.225    confreg/timer_reg[28]_i_1_n_11
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.500     8.008    confreg/timer_clk
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.426     7.582    
                         clock uncertainty           -0.077     7.505    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.062     7.567    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.567    
                         arrival time                          -3.225    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.040ns (36.550%)  route 3.541ns (63.450%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 8.008 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.777 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.777    confreg/timer_reg[20]_i_1_n_5
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.891 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.891    confreg/timer_reg[24]_i_1_n_5
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.204 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.204    confreg/timer_reg[28]_i_1_n_9
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.500     8.008    confreg/timer_clk
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.426     7.582    
                         clock uncertainty           -0.077     7.505    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.062     7.567    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.567    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.966ns (35.697%)  route 3.541ns (64.303%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 8.008 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.777 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.777    confreg/timer_reg[20]_i_1_n_5
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.891 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.891    confreg/timer_reg[24]_i_1_n_5
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.130 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.130    confreg/timer_reg[28]_i_1_n_10
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.500     8.008    confreg/timer_clk
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.426     7.582    
                         clock uncertainty           -0.077     7.505    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.062     7.567    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.567    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.950ns (35.510%)  route 3.541ns (64.490%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 8.008 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.777 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.777    confreg/timer_reg[20]_i_1_n_5
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.891 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.891    confreg/timer_reg[24]_i_1_n_5
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.114 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.114    confreg/timer_reg[28]_i_1_n_12
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.500     8.008    confreg/timer_clk
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.426     7.582    
                         clock uncertainty           -0.077     7.505    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.062     7.567    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.567    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.947ns (35.475%)  route 3.541ns (64.525%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 8.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.777 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.777    confreg/timer_reg[20]_i_1_n_5
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.111 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.111    confreg/timer_reg[24]_i_1_n_11
    SLICE_X33Y73         FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.502     8.010    confreg/timer_clk
    SLICE_X33Y73         FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.426     7.584    
                         clock uncertainty           -0.077     7.507    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)        0.062     7.569    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 1.926ns (35.227%)  route 3.541ns (64.773%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 8.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.777 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.777    confreg/timer_reg[20]_i_1_n_5
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.090 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.090    confreg/timer_reg[24]_i_1_n_9
    SLICE_X33Y73         FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.502     8.010    confreg/timer_clk
    SLICE_X33Y73         FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.426     7.584    
                         clock uncertainty           -0.077     7.507    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)        0.062     7.569    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.852ns (34.338%)  route 3.541ns (65.662%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 8.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.777 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.777    confreg/timer_reg[20]_i_1_n_5
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.016 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.016    confreg/timer_reg[24]_i_1_n_10
    SLICE_X33Y73         FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.502     8.010    confreg/timer_clk
    SLICE_X33Y73         FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.426     7.584    
                         clock uncertainty           -0.077     7.507    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)        0.062     7.569    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 1.836ns (34.143%)  route 3.541ns (65.857%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 8.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.777 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.777    confreg/timer_reg[20]_i_1_n_5
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.000 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.000    confreg/timer_reg[24]_i_1_n_12
    SLICE_X33Y73         FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.502     8.010    confreg/timer_clk
    SLICE_X33Y73         FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.426     7.584    
                         clock uncertainty           -0.077     7.507    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)        0.062     7.569    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.833ns (34.106%)  route 3.541ns (65.894%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 8.011 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.997 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.997    confreg/timer_reg[20]_i_1_n_11
    SLICE_X33Y72         FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.503     8.011    confreg/timer_clk
    SLICE_X33Y72         FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.426     7.585    
                         clock uncertainty           -0.077     7.508    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)        0.062     7.570    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.570    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.812ns (33.848%)  route 3.541ns (66.152%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 8.011 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621    -2.377    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.859 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.541     1.682    confreg/write_timer_begin_r2
    SLICE_X33Y67         LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.806    confreg/timer[0]_i_3_n_5
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.207 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    confreg/timer_reg[0]_i_1_n_5
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.321 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.321    confreg/timer_reg[4]_i_1_n_5
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.435 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    confreg/timer_reg[8]_i_1_n_5
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.549 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    confreg/timer_reg[12]_i_1_n_5
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.663 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.663    confreg/timer_reg[16]_i_1_n_5
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.976 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.976    confreg/timer_reg[20]_i_1_n_9
    SLICE_X33Y72         FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.503     8.011    confreg/timer_clk
    SLICE_X33Y72         FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.426     7.585    
                         clock uncertainty           -0.077     7.508    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)        0.062     7.570    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.570    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  4.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.557    -0.536    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.339    confreg/conf_wdata_r1[26]
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.078    -0.458    confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.537    confreg/timer_clk
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.340    confreg/conf_wdata_r1[6]
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.824    -0.306    confreg/timer_clk
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.078    -0.459    confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.557    -0.536    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.339    confreg/conf_wdata_r1[20]
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.076    -0.460    confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.537    confreg/timer_clk
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.340    confreg/conf_wdata_r1[2]
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.824    -0.306    confreg/timer_clk
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.076    -0.461    confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.537    confreg/timer_clk
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.340    confreg/conf_wdata_r1[13]
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.824    -0.306    confreg/timer_clk
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.075    -0.462    confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.557    -0.536    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.339    confreg/conf_wdata_r1[15]
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.075    -0.461    confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.557    -0.536    confreg/timer_clk
    SLICE_X31Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.339    confreg/conf_wdata_r1[5]
    SLICE_X31Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X31Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.075    -0.461    confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.557    -0.536    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.339    confreg/conf_wdata_r1[19]
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.071    -0.465    confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.537    confreg/timer_clk
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.340    confreg/conf_wdata_r1[27]
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.824    -0.306    confreg/timer_clk
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.071    -0.466    confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.557    -0.536    confreg/timer_clk
    SLICE_X31Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.339    confreg/conf_wdata_r1[8]
    SLICE_X31Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X31Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.071    -0.465    confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X38Y73    confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y70    confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y75    confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y77    confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y75    confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y76    confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y76    confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y77    confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y70    confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y70    confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y75    confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y75    confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y77    confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y77    confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y75    confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y75    confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y70    confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y70    confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y75    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y75    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y77    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y77    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y75    confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y75    confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.641ns  (logic 0.456ns (17.269%)  route 2.185ns (82.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.370ns = ( 7.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628     7.630    confreg/timer_clk
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     8.086 r  confreg/timer_reg[5]/Q
                         net (fo=2, routed)           2.185    10.270    confreg/timer_reg[5]
    SLICE_X41Y70         FDRE                                         r  confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.504    18.012    confreg/cpu_clk
    SLICE_X41Y70         FDRE                                         r  confreg/timer_r1_reg[5]/C
                         clock pessimism             -0.591    17.422    
                         clock uncertainty           -0.207    17.214    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)       -0.058    17.156    confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.249%)  route 2.043ns (81.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 18.013 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 7.632 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.630     7.632    confreg/timer_clk
    SLICE_X33Y67         FDRE                                         r  confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     8.088 r  confreg/timer_reg[1]/Q
                         net (fo=2, routed)           2.043    10.131    confreg/timer_reg[1]
    SLICE_X39Y68         FDRE                                         r  confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.505    18.013    confreg/cpu_clk
    SLICE_X39Y68         FDRE                                         r  confreg/timer_r1_reg[1]/C
                         clock pessimism             -0.591    17.423    
                         clock uncertainty           -0.207    17.215    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)       -0.081    17.134    confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.134    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.536ns  (logic 0.456ns (17.983%)  route 2.080ns (82.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 18.009 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.373ns = ( 7.627 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.625     7.627    confreg/timer_clk
    SLICE_X33Y71         FDRE                                         r  confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.456     8.083 r  confreg/timer_reg[19]/Q
                         net (fo=2, routed)           2.080    10.163    confreg/timer_reg[19]
    SLICE_X34Y73         FDRE                                         r  confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.501    18.009    confreg/cpu_clk
    SLICE_X34Y73         FDRE                                         r  confreg/timer_r1_reg[19]/C
                         clock pessimism             -0.591    17.419    
                         clock uncertainty           -0.207    17.211    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)       -0.043    17.168    confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.249%)  route 2.043ns (81.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 18.013 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 7.632 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.630     7.632    confreg/timer_clk
    SLICE_X33Y67         FDRE                                         r  confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     8.088 r  confreg/timer_reg[0]/Q
                         net (fo=3, routed)           2.043    10.131    confreg/timer_reg[0]
    SLICE_X39Y68         FDRE                                         r  confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.505    18.013    confreg/cpu_clk
    SLICE_X39Y68         FDRE                                         r  confreg/timer_r1_reg[0]/C
                         clock pessimism             -0.591    17.423    
                         clock uncertainty           -0.207    17.215    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)       -0.067    17.148    confreg/timer_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.137ns  (required time - arrival time)
  Source:                 confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.358ns  (logic 0.456ns (19.342%)  route 1.902ns (80.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 18.013 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns = ( 7.628 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.626     7.628    confreg/timer_clk
    SLICE_X33Y70         FDRE                                         r  confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     8.084 r  confreg/timer_reg[14]/Q
                         net (fo=2, routed)           1.902     9.986    confreg/timer_reg[14]
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.505    18.013    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r1_reg[14]/C
                         clock pessimism             -0.591    17.423    
                         clock uncertainty           -0.207    17.215    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)       -0.093    17.122    confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         17.122    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  7.137    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.340ns  (logic 0.456ns (19.489%)  route 1.884ns (80.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.370ns = ( 7.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.628     7.630    confreg/timer_clk
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     8.086 r  confreg/timer_reg[6]/Q
                         net (fo=2, routed)           1.884     9.970    confreg/timer_reg[6]
    SLICE_X40Y69         FDRE                                         r  confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.504    18.012    confreg/cpu_clk
    SLICE_X40Y69         FDRE                                         r  confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.591    17.422    
                         clock uncertainty           -0.207    17.214    
    SLICE_X40Y69         FDRE (Setup_fdre_C_D)       -0.095    17.119    confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.376ns  (logic 0.456ns (19.189%)  route 1.920ns (80.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 18.007 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 7.621 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.619     7.621    confreg/timer_clk
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     8.077 r  confreg/timer_reg[31]/Q
                         net (fo=2, routed)           1.920     9.997    confreg/timer_reg[31]
    SLICE_X34Y74         FDRE                                         r  confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.499    18.007    confreg/cpu_clk
    SLICE_X34Y74         FDRE                                         r  confreg/timer_r1_reg[31]/C
                         clock pessimism             -0.591    17.417    
                         clock uncertainty           -0.207    17.209    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)       -0.045    17.164    confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.338ns  (logic 0.456ns (19.502%)  route 1.882ns (80.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 18.014 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 7.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.627     7.629    confreg/timer_clk
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     8.085 r  confreg/timer_reg[8]/Q
                         net (fo=2, routed)           1.882     9.967    confreg/timer_reg[8]
    SLICE_X35Y68         FDRE                                         r  confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.506    18.014    confreg/cpu_clk
    SLICE_X35Y68         FDRE                                         r  confreg/timer_r1_reg[8]/C
                         clock pessimism             -0.591    17.424    
                         clock uncertainty           -0.207    17.216    
    SLICE_X35Y68         FDRE (Setup_fdre_C_D)       -0.067    17.149    confreg/timer_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         17.149    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.173%)  route 1.922ns (80.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 18.007 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.377ns = ( 7.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.621     7.623    confreg/timer_clk
    SLICE_X33Y73         FDRE                                         r  confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.456     8.079 r  confreg/timer_reg[27]/Q
                         net (fo=2, routed)           1.922    10.001    confreg/timer_reg[27]
    SLICE_X34Y74         FDRE                                         r  confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.499    18.007    confreg/cpu_clk
    SLICE_X34Y74         FDRE                                         r  confreg/timer_r1_reg[27]/C
                         clock pessimism             -0.591    17.417    
                         clock uncertainty           -0.207    17.209    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)       -0.016    17.193    confreg/timer_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         17.193    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.318ns  (logic 0.456ns (19.668%)  route 1.862ns (80.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 7.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606     4.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.627     7.629    confreg/timer_clk
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     8.085 r  confreg/timer_reg[11]/Q
                         net (fo=2, routed)           1.862     9.947    confreg/timer_reg[11]
    SLICE_X41Y70         FDRE                                         r  confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.504    18.012    confreg/cpu_clk
    SLICE_X41Y70         FDRE                                         r  confreg/timer_r1_reg[11]/C
                         clock pessimism             -0.591    17.422    
                         clock uncertainty           -0.207    17.214    
    SLICE_X41Y70         FDRE (Setup_fdre_C_D)       -0.067    17.147    confreg/timer_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  7.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.080%)  route 0.598ns (80.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.559    -0.534    confreg/timer_clk
    SLICE_X33Y72         FDRE                                         r  confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.598     0.205    confreg/timer_reg[22]
    SLICE_X39Y71         FDRE                                         r  confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.826    -0.304    confreg/cpu_clk
    SLICE_X39Y71         FDRE                                         r  confreg/timer_r1_reg[22]/C
                         clock pessimism              0.086    -0.218    
                         clock uncertainty            0.207    -0.011    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.047     0.036    confreg/timer_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.967%)  route 0.602ns (81.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.559    -0.534    confreg/timer_clk
    SLICE_X33Y71         FDRE                                         r  confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.602     0.209    confreg/timer_reg[16]
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.828    -0.302    confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  confreg/timer_r1_reg[16]/C
                         clock pessimism              0.086    -0.216    
                         clock uncertainty            0.207    -0.009    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.047     0.038    confreg/timer_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.352%)  route 0.627ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.530    confreg/timer_clk
    SLICE_X33Y67         FDRE                                         r  confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.627     0.238    confreg/timer_reg[2]
    SLICE_X39Y68         FDRE                                         r  confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.829    -0.301    confreg/cpu_clk
    SLICE_X39Y68         FDRE                                         r  confreg/timer_r1_reg[2]/C
                         clock pessimism              0.086    -0.215    
                         clock uncertainty            0.207    -0.008    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.070     0.062    confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.316%)  route 0.629ns (81.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.533    confreg/timer_clk
    SLICE_X33Y70         FDRE                                         r  confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.629     0.237    confreg/timer_reg[15]
    SLICE_X41Y70         FDRE                                         r  confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.827    -0.303    confreg/cpu_clk
    SLICE_X41Y70         FDRE                                         r  confreg/timer_r1_reg[15]/C
                         clock pessimism              0.086    -0.217    
                         clock uncertainty            0.207    -0.010    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.070     0.060    confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.472%)  route 0.622ns (81.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.559    -0.534    confreg/timer_clk
    SLICE_X33Y72         FDRE                                         r  confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.622     0.229    confreg/timer_reg[20]
    SLICE_X34Y73         FDRE                                         r  confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.824    -0.306    confreg/cpu_clk
    SLICE_X34Y73         FDRE                                         r  confreg/timer_r1_reg[20]/C
                         clock pessimism              0.086    -0.220    
                         clock uncertainty            0.207    -0.013    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.063     0.050    confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.203%)  route 0.634ns (81.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.532    confreg/timer_clk
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/timer_reg[9]/Q
                         net (fo=2, routed)           0.634     0.242    confreg/timer_reg[9]
    SLICE_X40Y69         FDRE                                         r  confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.828    -0.302    confreg/cpu_clk
    SLICE_X40Y69         FDRE                                         r  confreg/timer_r1_reg[9]/C
                         clock pessimism              0.086    -0.216    
                         clock uncertainty            0.207    -0.009    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.070     0.061    confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.141ns (18.227%)  route 0.633ns (81.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.537    confreg/timer_clk
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.633     0.236    confreg/timer_reg[29]
    SLICE_X36Y76         FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.824    -0.306    confreg/cpu_clk
    SLICE_X36Y76         FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism              0.086    -0.220    
                         clock uncertainty            0.207    -0.013    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.066     0.053    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.126%)  route 0.637ns (81.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.562    -0.531    confreg/timer_clk
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.637     0.247    confreg/timer_reg[4]
    SLICE_X40Y71         FDRE                                         r  confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.826    -0.304    confreg/cpu_clk
    SLICE_X40Y71         FDRE                                         r  confreg/timer_r1_reg[4]/C
                         clock pessimism              0.086    -0.218    
                         clock uncertainty            0.207    -0.011    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.070     0.059    confreg/timer_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.469%)  route 0.622ns (81.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.537    confreg/timer_clk
    SLICE_X33Y74         FDRE                                         r  confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.622     0.226    confreg/timer_reg[30]
    SLICE_X34Y74         FDRE                                         r  confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.823    -0.307    confreg/cpu_clk
    SLICE_X34Y74         FDRE                                         r  confreg/timer_r1_reg[30]/C
                         clock pessimism              0.086    -0.221    
                         clock uncertainty            0.207    -0.014    
    SLICE_X34Y74         FDRE (Hold_fdre_C_D)         0.052     0.038    confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.134%)  route 0.637ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.533    confreg/timer_clk
    SLICE_X33Y70         FDRE                                         r  confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.637     0.244    confreg/timer_reg[13]
    SLICE_X41Y70         FDRE                                         r  confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.827    -0.303    confreg/cpu_clk
    SLICE_X41Y70         FDRE                                         r  confreg/timer_r1_reg[13]/C
                         clock pessimism              0.086    -0.217    
                         clock uncertainty            0.207    -0.010    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.066     0.056    confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.580ns (12.265%)  route 4.149ns (87.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 8.015 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         3.100     2.359    confreg/SR[0]
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.507     8.015    confreg/timer_clk
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[4]/C
                         clock pessimism             -0.591     7.425    
                         clock uncertainty           -0.207     7.217    
    SLICE_X33Y68         FDRE (Setup_fdre_C_R)       -0.429     6.788    confreg/timer_reg[4]
  -------------------------------------------------------------------
                         required time                          6.788    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.580ns (12.265%)  route 4.149ns (87.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 8.015 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         3.100     2.359    confreg/SR[0]
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.507     8.015    confreg/timer_clk
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[5]/C
                         clock pessimism             -0.591     7.425    
                         clock uncertainty           -0.207     7.217    
    SLICE_X33Y68         FDRE (Setup_fdre_C_R)       -0.429     6.788    confreg/timer_reg[5]
  -------------------------------------------------------------------
                         required time                          6.788    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.580ns (12.265%)  route 4.149ns (87.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 8.015 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         3.100     2.359    confreg/SR[0]
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.507     8.015    confreg/timer_clk
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[6]/C
                         clock pessimism             -0.591     7.425    
                         clock uncertainty           -0.207     7.217    
    SLICE_X33Y68         FDRE (Setup_fdre_C_R)       -0.429     6.788    confreg/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          6.788    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.580ns (12.265%)  route 4.149ns (87.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 8.015 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         3.100     2.359    confreg/SR[0]
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.507     8.015    confreg/timer_clk
    SLICE_X33Y68         FDRE                                         r  confreg/timer_reg[7]/C
                         clock pessimism             -0.591     7.425    
                         clock uncertainty           -0.207     7.217    
    SLICE_X33Y68         FDRE (Setup_fdre_C_R)       -0.429     6.788    confreg/timer_reg[7]
  -------------------------------------------------------------------
                         required time                          6.788    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.580ns (12.641%)  route 4.008ns (87.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         2.959     2.219    confreg/SR[0]
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.506     8.014    confreg/timer_clk
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[10]/C
                         clock pessimism             -0.591     7.424    
                         clock uncertainty           -0.207     7.216    
    SLICE_X33Y69         FDRE (Setup_fdre_C_R)       -0.429     6.787    confreg/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.580ns (12.641%)  route 4.008ns (87.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         2.959     2.219    confreg/SR[0]
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.506     8.014    confreg/timer_clk
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[11]/C
                         clock pessimism             -0.591     7.424    
                         clock uncertainty           -0.207     7.216    
    SLICE_X33Y69         FDRE (Setup_fdre_C_R)       -0.429     6.787    confreg/timer_reg[11]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.580ns (12.641%)  route 4.008ns (87.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         2.959     2.219    confreg/SR[0]
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.506     8.014    confreg/timer_clk
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[8]/C
                         clock pessimism             -0.591     7.424    
                         clock uncertainty           -0.207     7.216    
    SLICE_X33Y69         FDRE (Setup_fdre_C_R)       -0.429     6.787    confreg/timer_reg[8]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.580ns (12.641%)  route 4.008ns (87.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         2.959     2.219    confreg/SR[0]
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.506     8.014    confreg/timer_clk
    SLICE_X33Y69         FDRE                                         r  confreg/timer_reg[9]/C
                         clock pessimism             -0.591     7.424    
                         clock uncertainty           -0.207     7.216    
    SLICE_X33Y69         FDRE (Setup_fdre_C_R)       -0.429     6.787    confreg/timer_reg[9]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.580ns (12.656%)  route 4.003ns (87.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         2.954     2.213    confreg/SR[0]
    SLICE_X33Y70         FDRE                                         r  confreg/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.506     8.014    confreg/timer_clk
    SLICE_X33Y70         FDRE                                         r  confreg/timer_reg[12]/C
                         clock pessimism             -0.591     7.424    
                         clock uncertainty           -0.207     7.216    
    SLICE_X33Y70         FDRE (Setup_fdre_C_R)       -0.429     6.787    confreg/timer_reg[12]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.580ns (12.656%)  route 4.003ns (87.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 r  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         2.954     2.213    confreg/SR[0]
    SLICE_X33Y70         FDRE                                         r  confreg/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.506     8.014    confreg/timer_clk
    SLICE_X33Y70         FDRE                                         r  confreg/timer_reg[13]/C
                         clock pessimism             -0.591     7.424    
                         clock uncertainty           -0.207     7.216    
    SLICE_X33Y70         FDRE (Setup_fdre_C_R)       -0.429     6.787    confreg/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                  4.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.148ns (20.757%)  route 0.565ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.554    -0.539    confreg/cpu_clk
    SLICE_X42Y76         FDRE                                         r  confreg/conf_wdata_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.391 r  confreg/conf_wdata_r_reg[24]/Q
                         net (fo=1, routed)           0.565     0.174    confreg/conf_wdata_r[24]
    SLICE_X34Y77         FDRE                                         r  confreg/conf_wdata_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.826    -0.304    confreg/timer_clk
    SLICE_X34Y77         FDRE                                         r  confreg/conf_wdata_r1_reg[24]/C
                         clock pessimism              0.086    -0.218    
                         clock uncertainty            0.207    -0.011    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.023     0.012    confreg/conf_wdata_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.128ns (18.402%)  route 0.568ns (81.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.556    -0.537    confreg/cpu_clk
    SLICE_X35Y76         FDRE                                         r  confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.568     0.158    confreg/conf_wdata_r[6]
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.824    -0.306    confreg/timer_clk
    SLICE_X33Y75         FDRE                                         r  confreg/conf_wdata_r1_reg[6]/C
                         clock pessimism              0.086    -0.220    
                         clock uncertainty            0.207    -0.013    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)        -0.006    -0.019    confreg/conf_wdata_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.952%)  route 0.619ns (79.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.554    -0.539    confreg/cpu_clk
    SLICE_X42Y76         FDRE                                         r  confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.619     0.244    confreg/conf_wdata_r[22]
    SLICE_X34Y77         FDRE                                         r  confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.826    -0.304    confreg/timer_clk
    SLICE_X34Y77         FDRE                                         r  confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism              0.086    -0.218    
                         clock uncertainty            0.207    -0.011    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.076     0.065    confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.406%)  route 0.625ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.556    -0.537    confreg/cpu_clk
    SLICE_X35Y76         FDRE                                         r  confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.625     0.229    confreg/conf_wdata_r[15]
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
                         clock pessimism              0.086    -0.219    
                         clock uncertainty            0.207    -0.012    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.046     0.034    confreg/conf_wdata_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.128ns (17.317%)  route 0.611ns (82.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.558    -0.535    confreg/cpu_clk
    SLICE_X37Y77         FDRE                                         r  confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.611     0.204    confreg/conf_wdata_r[28]
    SLICE_X32Y79         FDRE                                         r  confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.301    confreg/timer_clk
    SLICE_X32Y79         FDRE                                         r  confreg/conf_wdata_r1_reg[28]/C
                         clock pessimism              0.086    -0.215    
                         clock uncertainty            0.207    -0.008    
    SLICE_X32Y79         FDRE (Hold_fdre_C_D)         0.017     0.009    confreg/conf_wdata_r1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.258%)  route 0.631ns (81.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.556    -0.537    confreg/cpu_clk
    SLICE_X37Y76         FDRE                                         r  confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.631     0.235    confreg/conf_wdata_r[19]
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X33Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[19]/C
                         clock pessimism              0.086    -0.219    
                         clock uncertainty            0.207    -0.012    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.047     0.035    confreg/conf_wdata_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.128ns (16.417%)  route 0.652ns (83.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.556    -0.537    confreg/cpu_clk
    SLICE_X37Y76         FDRE                                         r  confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.652     0.243    confreg/conf_wdata_r[9]
    SLICE_X34Y70         FDRE                                         r  confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.828    -0.302    confreg/timer_clk
    SLICE_X34Y70         FDRE                                         r  confreg/conf_wdata_r1_reg[9]/C
                         clock pessimism              0.086    -0.216    
                         clock uncertainty            0.207    -0.009    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.023     0.014    confreg/conf_wdata_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.128ns (16.790%)  route 0.634ns (83.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.558    -0.535    confreg/cpu_clk
    SLICE_X37Y77         FDRE                                         r  confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.634     0.227    confreg/conf_wdata_r[4]
    SLICE_X41Y75         FDRE                                         r  confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.308    confreg/timer_clk
    SLICE_X41Y75         FDRE                                         r  confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism              0.086    -0.222    
                         clock uncertainty            0.207    -0.015    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.013    -0.002    confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.331%)  route 0.722ns (83.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.558    -0.535    confreg/cpu_clk
    SLICE_X37Y77         FDRE                                         r  confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.722     0.328    confreg/conf_wdata_r[17]
    SLICE_X32Y77         FDRE                                         r  confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.827    -0.303    confreg/timer_clk
    SLICE_X32Y77         FDRE                                         r  confreg/conf_wdata_r1_reg[17]/C
                         clock pessimism              0.086    -0.217    
                         clock uncertainty            0.207    -0.010    
    SLICE_X32Y77         FDRE (Hold_fdre_C_D)         0.070     0.060    confreg/conf_wdata_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 confreg/write_timer_begin_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/write_timer_begin_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.164ns (19.057%)  route 0.697ns (80.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         0.554    -0.539    confreg/cpu_clk
    SLICE_X38Y76         FDRE                                         r  confreg/write_timer_begin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  confreg/write_timer_begin_reg/Q
                         net (fo=2, routed)           0.697     0.321    confreg/write_timer_begin
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X30Y76         FDRE                                         r  confreg/write_timer_begin_r1_reg/C
                         clock pessimism              0.086    -0.219    
                         clock uncertainty            0.207    -0.012    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.063     0.051    confreg/write_timer_begin_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r1M/q_reg[11]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 0.580ns (7.313%)  route 7.351ns (92.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 10.854 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         6.302     5.561    u_cpu/cpu/r1M/SR[0]
    SLICE_X47Y82         FDCE                                         f  u_cpu/cpu/r1M/q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.502    10.854    u_cpu/cpu/r1M/n_0_4267_BUFG
    SLICE_X47Y82         FDCE                                         r  u_cpu/cpu/r1M/q_reg[11]/C
                         clock pessimism             -0.506    10.348    
                         clock uncertainty           -0.087    10.261    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.856    u_cpu/cpu/r1M/q_reg[11]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r1M/q_reg[24]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 0.580ns (7.313%)  route 7.351ns (92.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 10.854 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         6.302     5.561    u_cpu/cpu/r1M/SR[0]
    SLICE_X47Y82         FDCE                                         f  u_cpu/cpu/r1M/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.502    10.854    u_cpu/cpu/r1M/n_0_4267_BUFG
    SLICE_X47Y82         FDCE                                         r  u_cpu/cpu/r1M/q_reg[24]/C
                         clock pessimism             -0.506    10.348    
                         clock uncertainty           -0.087    10.261    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.856    u_cpu/cpu/r1M/q_reg[24]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r1M/q_reg[27]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 0.580ns (7.313%)  route 7.351ns (92.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 10.854 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         6.302     5.561    u_cpu/cpu/r1M/SR[0]
    SLICE_X47Y82         FDCE                                         f  u_cpu/cpu/r1M/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.502    10.854    u_cpu/cpu/r1M/n_0_4267_BUFG
    SLICE_X47Y82         FDCE                                         r  u_cpu/cpu/r1M/q_reg[27]/C
                         clock pessimism             -0.506    10.348    
                         clock uncertainty           -0.087    10.261    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.856    u_cpu/cpu/r1M/q_reg[27]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r2M/q_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 0.580ns (7.313%)  route 7.351ns (92.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 10.854 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         6.302     5.561    u_cpu/cpu/r2M/SR[0]
    SLICE_X47Y82         FDCE                                         f  u_cpu/cpu/r2M/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.502    10.854    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X47Y82         FDCE                                         r  u_cpu/cpu/r2M/q_reg[1]/C
                         clock pessimism             -0.506    10.348    
                         clock uncertainty           -0.087    10.261    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.856    u_cpu/cpu/r2M/q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r2M/q_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 0.580ns (7.313%)  route 7.351ns (92.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 10.854 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         6.302     5.561    u_cpu/cpu/r2M/SR[0]
    SLICE_X47Y82         FDCE                                         f  u_cpu/cpu/r2M/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.502    10.854    u_cpu/cpu/r2M/n_0_4267_BUFG
    SLICE_X47Y82         FDCE                                         r  u_cpu/cpu/r2M/q_reg[2]/C
                         clock pessimism             -0.506    10.348    
                         clock uncertainty           -0.087    10.261    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.856    u_cpu/cpu/r2M/q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/pcreg/q_reg[13]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 0.580ns (7.450%)  route 7.205ns (92.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         6.156     5.416    u_cpu/cpu/pcreg/SR[0]
    SLICE_X47Y81         FDCE                                         f  u_cpu/cpu/pcreg/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.500    10.852    u_cpu/cpu/pcreg/n_0_4267_BUFG
    SLICE_X47Y81         FDCE                                         r  u_cpu/cpu/pcreg/q_reg[13]/C
                         clock pessimism             -0.506    10.346    
                         clock uncertainty           -0.087    10.259    
    SLICE_X47Y81         FDCE (Recov_fdce_C_CLR)     -0.405     9.854    u_cpu/cpu/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/pcreg/q_reg[8]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 0.580ns (7.450%)  route 7.205ns (92.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         6.156     5.416    u_cpu/cpu/pcreg/SR[0]
    SLICE_X47Y81         FDCE                                         f  u_cpu/cpu/pcreg/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.500    10.852    u_cpu/cpu/pcreg/n_0_4267_BUFG
    SLICE_X47Y81         FDCE                                         r  u_cpu/cpu/pcreg/q_reg[8]/C
                         clock pessimism             -0.506    10.346    
                         clock uncertainty           -0.087    10.259    
    SLICE_X47Y81         FDCE (Recov_fdce_C_CLR)     -0.405     9.854    u_cpu/cpu/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r1M/q_reg[12]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 0.580ns (7.605%)  route 7.047ns (92.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 10.856 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         5.998     5.257    u_cpu/cpu/r1M/SR[0]
    SLICE_X43Y82         FDCE                                         f  u_cpu/cpu/r1M/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.504    10.856    u_cpu/cpu/r1M/n_0_4267_BUFG
    SLICE_X43Y82         FDCE                                         r  u_cpu/cpu/r1M/q_reg[12]/C
                         clock pessimism             -0.506    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.858    u_cpu/cpu/r1M/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.858    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r1M/q_reg[14]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 0.580ns (7.605%)  route 7.047ns (92.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 10.856 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         5.998     5.257    u_cpu/cpu/r1M/SR[0]
    SLICE_X43Y82         FDCE                                         f  u_cpu/cpu/r1M/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.504    10.856    u_cpu/cpu/r1M/n_0_4267_BUFG
    SLICE_X43Y82         FDCE                                         r  u_cpu/cpu/r1M/q_reg[14]/C
                         clock pessimism             -0.506    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.858    u_cpu/cpu/r1M/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.858    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r1M/q_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 0.580ns (7.605%)  route 7.047ns (92.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 10.856 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.629    -2.369    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          1.049    -0.865    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.124    -0.741 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         5.998     5.257    u_cpu/cpu/r1M/SR[0]
    SLICE_X43Y82         FDCE                                         f  u_cpu/cpu/r1M/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.033     8.541    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.641 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.620     9.261    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.352 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.504    10.856    u_cpu/cpu/r1M/n_0_4267_BUFG
    SLICE_X43Y82         FDCE                                         r  u_cpu/cpu/r1M/q_reg[1]/C
                         clock pessimism             -0.506    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405     9.858    u_cpu/cpu/r1M/q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.858    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  4.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.768ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r3M/q_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.031ns  (logic 0.467ns (22.996%)  route 1.564ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 10.841 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.691    20.047    u_cpu/cpu/r3M/SR[0]
    SLICE_X30Y87         FDCE                                         f  u_cpu/cpu/r3M/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.635    10.841    u_cpu/cpu/r3M/n_0_4267_BUFG
    SLICE_X30Y87         FDCE                                         r  u_cpu/cpu/r3M/q_reg[0]/C
                         clock pessimism              0.506    11.347    
                         clock uncertainty            0.087    11.434    
    SLICE_X30Y87         FDCE (Remov_fdce_C_CLR)     -0.155    11.279    u_cpu/cpu/r3M/q_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.279    
                         arrival time                          20.047    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.768ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r3M/q_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.031ns  (logic 0.467ns (22.996%)  route 1.564ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 10.841 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.691    20.047    u_cpu/cpu/r3M/SR[0]
    SLICE_X30Y87         FDCE                                         f  u_cpu/cpu/r3M/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.635    10.841    u_cpu/cpu/r3M/n_0_4267_BUFG
    SLICE_X30Y87         FDCE                                         r  u_cpu/cpu/r3M/q_reg[1]/C
                         clock pessimism              0.506    11.347    
                         clock uncertainty            0.087    11.434    
    SLICE_X30Y87         FDCE (Remov_fdce_C_CLR)     -0.155    11.279    u_cpu/cpu/r3M/q_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.279    
                         arrival time                          20.047    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.768ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r3W/q_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.031ns  (logic 0.467ns (22.996%)  route 1.564ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 10.841 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.691    20.047    u_cpu/cpu/r3W/SR[0]
    SLICE_X30Y87         FDCE                                         f  u_cpu/cpu/r3W/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.635    10.841    u_cpu/cpu/r3W/n_0_4267_BUFG
    SLICE_X30Y87         FDCE                                         r  u_cpu/cpu/r3W/q_reg[0]/C
                         clock pessimism              0.506    11.347    
                         clock uncertainty            0.087    11.434    
    SLICE_X30Y87         FDCE (Remov_fdce_C_CLR)     -0.155    11.279    u_cpu/cpu/r3W/q_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.279    
                         arrival time                          20.047    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.768ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r3W/q_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.031ns  (logic 0.467ns (22.996%)  route 1.564ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 10.841 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.691    20.047    u_cpu/cpu/r3W/SR[0]
    SLICE_X30Y87         FDCE                                         f  u_cpu/cpu/r3W/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.635    10.841    u_cpu/cpu/r3W/n_0_4267_BUFG
    SLICE_X30Y87         FDCE                                         r  u_cpu/cpu/r3W/q_reg[4]/C
                         clock pessimism              0.506    11.347    
                         clock uncertainty            0.087    11.434    
    SLICE_X30Y87         FDCE (Remov_fdce_C_CLR)     -0.155    11.279    u_cpu/cpu/r3W/q_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.279    
                         arrival time                          20.047    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.798ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r1W/q_reg[31]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.008ns  (logic 0.467ns (23.252%)  route 1.541ns (76.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 10.842 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.668    20.025    u_cpu/cpu/r1W/SR[0]
    SLICE_X33Y88         FDCE                                         f  u_cpu/cpu/r1W/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.636    10.842    u_cpu/cpu/r1W/n_0_4267_BUFG
    SLICE_X33Y88         FDCE                                         r  u_cpu/cpu/r1W/q_reg[31]/C
                         clock pessimism              0.506    11.348    
                         clock uncertainty            0.087    11.435    
    SLICE_X33Y88         FDCE (Remov_fdce_C_CLR)     -0.208    11.227    u_cpu/cpu/r1W/q_reg[31]
  -------------------------------------------------------------------
                         required time                        -11.227    
                         arrival time                          20.025    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             8.821ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r3W/q_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.031ns  (logic 0.467ns (22.996%)  route 1.564ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 10.841 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.691    20.047    u_cpu/cpu/r3W/SR[0]
    SLICE_X31Y87         FDCE                                         f  u_cpu/cpu/r3W/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.635    10.841    u_cpu/cpu/r3W/n_0_4267_BUFG
    SLICE_X31Y87         FDCE                                         r  u_cpu/cpu/r3W/q_reg[1]/C
                         clock pessimism              0.506    11.347    
                         clock uncertainty            0.087    11.434    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.208    11.226    u_cpu/cpu/r3W/q_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.226    
                         arrival time                          20.047    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.821ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/regM/q_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.031ns  (logic 0.467ns (22.996%)  route 1.564ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 10.841 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.691    20.047    u_cpu/cpu/regM/SR[0]
    SLICE_X31Y87         FDCE                                         f  u_cpu/cpu/regM/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.635    10.841    u_cpu/cpu/regM/n_0_4267_BUFG
    SLICE_X31Y87         FDCE                                         r  u_cpu/cpu/regM/q_reg[0]/C
                         clock pessimism              0.506    11.347    
                         clock uncertainty            0.087    11.434    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.208    11.226    u_cpu/cpu/regM/q_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.226    
                         arrival time                          20.047    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.821ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/regW/q_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.031ns  (logic 0.467ns (22.996%)  route 1.564ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 10.841 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.691    20.047    u_cpu/cpu/regW/SR[0]
    SLICE_X31Y87         FDCE                                         f  u_cpu/cpu/regW/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.635    10.841    u_cpu/cpu/regW/n_0_4267_BUFG
    SLICE_X31Y87         FDCE                                         r  u_cpu/cpu/regW/q_reg[0]/C
                         clock pessimism              0.506    11.347    
                         clock uncertainty            0.087    11.434    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.208    11.226    u_cpu/cpu/regW/q_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.226    
                         arrival time                          20.047    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.854ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r3M/q_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.065ns  (logic 0.467ns (22.618%)  route 1.598ns (77.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 10.842 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.725    20.081    u_cpu/cpu/r3M/SR[0]
    SLICE_X29Y87         FDCE                                         f  u_cpu/cpu/r3M/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.636    10.842    u_cpu/cpu/r3M/n_0_4267_BUFG
    SLICE_X29Y87         FDCE                                         r  u_cpu/cpu/r3M/q_reg[4]/C
                         clock pessimism              0.506    11.348    
                         clock uncertainty            0.087    11.435    
    SLICE_X29Y87         FDCE (Remov_fdce_C_CLR)     -0.208    11.227    u_cpu/cpu/r3M/q_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.227    
                         arrival time                          20.081    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.854ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/cpu/r3W/q_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.065ns  (logic 0.467ns (22.618%)  route 1.598ns (77.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 10.842 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 18.016 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         1.509    18.016    cpu_clk
    SLICE_X28Y101        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.367    18.383 r  cpu_resetn_reg/Q
                         net (fo=11, routed)          0.873    19.256    confreg/cpu_resetn
    SLICE_X30Y92         LUT1 (Prop_lut1_I0_O)        0.100    19.356 f  confreg/FSM_sequential_state[1]_i_1/O
                         net (fo=931, routed)         0.725    20.081    u_cpu/cpu/r3W/SR[0]
    SLICE_X29Y87         FDCE                                         f  u_cpu/cpu/r3W/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=981, routed)         2.285     8.287    cpu_clk
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  n_0_4267_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.699     9.109    n_0_4267_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.205 r  n_0_4267_BUFG_inst/O
                         net (fo=566, routed)         1.636    10.842    u_cpu/cpu/r3W/n_0_4267_BUFG
    SLICE_X29Y87         FDCE                                         r  u_cpu/cpu/r3W/q_reg[3]/C
                         clock pessimism              0.506    11.348    
                         clock uncertainty            0.087    11.435    
    SLICE_X29Y87         FDCE (Remov_fdce_C_CLR)     -0.208    11.227    u_cpu/cpu/r3W/q_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.227    
                         arrival time                          20.081    
  -------------------------------------------------------------------
                         slack                                  8.854    





