Starting…
Running 'Verilator.Lint' at 'runs/mult8_2bits_1op_e17306/01-verilator-lint'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/mult8_2bits_1op_e17306/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/mult8_2bits_1op_e17306/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/mult8_2bits_1op_e17306/04-checker-lintwarnings'…
464 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/mult8_2bits_1op_e17306/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Running 'Yosys.Synthesis' at 'runs/mult8_2bits_1op_e17306/06-yosys-synthesis'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/06-yosys-synthesis/yosys-synthesis.log'[/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells' at 'runs/mult8_2bits_1op_e17306/07-checker-yosysunmappedcells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks' at 'runs/mult8_2bits_1op_e17306/08-checker-yosyssynthchecks'…
Check for Yosys check errors clear.
Running 'Checker.NetlistAssignStatements' at 'runs/mult8_2bits_1op_e17306/09-checker-netlistassignstatements'…
Running 'OpenROAD.CheckSDCFiles' at 'runs/mult8_2bits_1op_e17306/10-openroad-checksdcfiles'…
'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
Running 'OpenROAD.CheckMacroInstances' at 'runs/mult8_2bits_1op_e17306/11-openroad-checkmacroinstances'…
No macros found, skipping instance check…
Running 'OpenROAD.STAPrePNR' at 'runs/mult8_2bits_1op_e17306/12-openroad-staprepnr'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Skipping corner min_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Skipping corner min_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Skipping corner min_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Skipping corner max_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Skipping corner max_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/12-openroad-staprepnr/nom_tt_025C_1v80/sta.log'[/repr.filename]…
Skipping corner max_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/12-openroad-staprepnr/nom_ss_100C_1v60/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/12-openroad-staprepnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]…
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the nom_ff_n40C_1v95 timing corner.
Running 'OpenROAD.Floorplan' at 'runs/mult8_2bits_1op_e17306/13-openroad-floorplan'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/13-openroad-floorplan/openroad-floorplan.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.CheckMacroAntennaProperties' at 'runs/mult8_2bits_1op_e17306/14-odb-checkmacroantennaproperties'…
No cells provided, skipping…
Running 'Odb.SetPowerConnections' at 'runs/mult8_2bits_1op_e17306/15-odb-setpowerconnections'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/15-odb-setpowerconnections/odb-setpowerconnections.log'[/repr.filename]…
Running 'Odb.ManualMacroPlacement' at 'runs/mult8_2bits_1op_e17306/16-odb-manualmacroplacement'…
No instances found, skipping 'Odb.ManualMacroPlacement'…
Running 'OpenROAD.CutRows' at 'runs/mult8_2bits_1op_e17306/17-openroad-cutrows'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/17-openroad-cutrows/openroad-cutrows.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.TapEndcapInsertion' at 'runs/mult8_2bits_1op_e17306/18-openroad-tapendcapinsertion'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/18-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.AddPDNObstructions' at 'runs/mult8_2bits_1op_e17306/19-odb-addpdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN' at 'runs/mult8_2bits_1op_e17306/20-openroad-generatepdn'…
'FP_PDN_CFG' not explicitly set, setting it to /nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/openroad/common/pdn_cfg.tcl…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/20-openroad-generatepdn/openroad-generatepdn.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.RemovePDNObstructions' at 'runs/mult8_2bits_1op_e17306/21-odb-removepdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…
Running 'Odb.AddRoutingObstructions' at 'runs/mult8_2bits_1op_e17306/22-odb-addroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…
Running 'OpenROAD.GlobalPlacementSkipIO' at 'runs/mult8_2bits_1op_e17306/23-openroad-globalplacementskipio'…
'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 100…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/23-openroad-globalplacementskipio/openroad-globalplacementskipio.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[GPL-0301] Utilization 248.047 % exceeds 100%.
Starting…
Running 'Verilator.Lint' at 'runs/mult8_2bits_1op_e17306/24-verilator-lint'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/24-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/mult8_2bits_1op_e17306/25-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/mult8_2bits_1op_e17306/26-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/mult8_2bits_1op_e17306/27-checker-lintwarnings'…
464 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/mult8_2bits_1op_e17306/28-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/28-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Running 'Yosys.Synthesis' at 'runs/mult8_2bits_1op_e17306/29-yosys-synthesis'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/29-yosys-synthesis/yosys-synthesis.log'[/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells' at 'runs/mult8_2bits_1op_e17306/30-checker-yosysunmappedcells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks' at 'runs/mult8_2bits_1op_e17306/31-checker-yosyssynthchecks'…
Check for Yosys check errors clear.
Running 'Checker.NetlistAssignStatements' at 'runs/mult8_2bits_1op_e17306/32-checker-netlistassignstatements'…
Running 'OpenROAD.CheckSDCFiles' at 'runs/mult8_2bits_1op_e17306/33-openroad-checksdcfiles'…
'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
Running 'OpenROAD.CheckMacroInstances' at 'runs/mult8_2bits_1op_e17306/34-openroad-checkmacroinstances'…
No macros found, skipping instance check…
Running 'OpenROAD.STAPrePNR' at 'runs/mult8_2bits_1op_e17306/35-openroad-staprepnr'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Skipping corner min_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/35-openroad-staprepnr/nom_tt_025C_1v80/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/35-openroad-staprepnr/nom_ss_100C_1v60/sta.log'[/repr.filename]…
Skipping corner min_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Skipping corner min_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Skipping corner max_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Skipping corner max_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Skipping corner max_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/35-openroad-staprepnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]…
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the nom_ff_n40C_1v95 timing corner.
Running 'OpenROAD.Floorplan' at 'runs/mult8_2bits_1op_e17306/36-openroad-floorplan'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/36-openroad-floorplan/openroad-floorplan.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.CheckMacroAntennaProperties' at 'runs/mult8_2bits_1op_e17306/37-odb-checkmacroantennaproperties'…
No cells provided, skipping…
Running 'Odb.SetPowerConnections' at 'runs/mult8_2bits_1op_e17306/38-odb-setpowerconnections'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/38-odb-setpowerconnections/odb-setpowerconnections.log'[/repr.filename]…
Running 'Odb.ManualMacroPlacement' at 'runs/mult8_2bits_1op_e17306/39-odb-manualmacroplacement'…
No instances found, skipping 'Odb.ManualMacroPlacement'…
Running 'OpenROAD.CutRows' at 'runs/mult8_2bits_1op_e17306/40-openroad-cutrows'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/40-openroad-cutrows/openroad-cutrows.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.TapEndcapInsertion' at 'runs/mult8_2bits_1op_e17306/41-openroad-tapendcapinsertion'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/41-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.AddPDNObstructions' at 'runs/mult8_2bits_1op_e17306/42-odb-addpdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN' at 'runs/mult8_2bits_1op_e17306/43-openroad-generatepdn'…
'FP_PDN_CFG' not explicitly set, setting it to /nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/openroad/common/pdn_cfg.tcl…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/43-openroad-generatepdn/openroad-generatepdn.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.RemovePDNObstructions' at 'runs/mult8_2bits_1op_e17306/44-odb-removepdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…
Running 'Odb.AddRoutingObstructions' at 'runs/mult8_2bits_1op_e17306/45-odb-addroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…
Running 'OpenROAD.GlobalPlacementSkipIO' at 'runs/mult8_2bits_1op_e17306/46-openroad-globalplacementskipio'…
'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 18.9080700…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/46-openroad-globalplacementskipio/openroad-globalplacementskipio.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.IOPlacement' at 'runs/mult8_2bits_1op_e17306/47-openroad-ioplacement'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/47-openroad-ioplacement/openroad-ioplacement.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.CustomIOPlacement' at 'runs/mult8_2bits_1op_e17306/48-odb-customioplacement'…
No custom floorplan file configured, skipping…
Running 'Odb.ApplyDEFTemplate' at 'runs/mult8_2bits_1op_e17306/49-odb-applydeftemplate'…
No DEF template provided, skipping…
Running 'OpenROAD.GlobalPlacement' at 'runs/mult8_2bits_1op_e17306/50-openroad-globalplacement'…
'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 18.9080700…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/50-openroad-globalplacement/openroad-globalplacement.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.WriteVerilogHeader' at 'runs/mult8_2bits_1op_e17306/51-odb-writeverilogheader'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/51-odb-writeverilogheader/odb-writeverilogheader.log'[/repr.filename]…
Running 'Checker.PowerGridViolations' at 'runs/mult8_2bits_1op_e17306/52-checker-powergridviolations'…
Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) clear.
Running 'OpenROAD.STAMidPNR' at 'runs/mult8_2bits_1op_e17306/53-openroad-stamidpnr'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/53-openroad-stamidpnr/openroad-stamidpnr.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[GRT-0097] No global routing found for nets.
Running 'OpenROAD.RepairDesignPostGPL' at 'runs/mult8_2bits_1op_e17306/54-openroad-repairdesignpostgpl'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/54-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.ManualGlobalPlacement' at 'runs/mult8_2bits_1op_e17306/55-odb-manualglobalplacement'…
'MANUAL_GLOBAL_PLACEMENTS' not set, skipping…
Running 'OpenROAD.DetailedPlacement' at 'runs/mult8_2bits_1op_e17306/56-openroad-detailedplacement'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/56-openroad-detailedplacement/openroad-detailedplacement.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.CTS' at 'runs/mult8_2bits_1op_e17306/57-openroad-cts'…
No CLOCK_NET (or CLOCK_PORT) specified. CTS cannot be performed. Returning state unaltered…
Running 'OpenROAD.STAMidPNR-1' at 'runs/mult8_2bits_1op_e17306/58-openroad-stamidpnr-1'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/58-openroad-stamidpnr-1/openroad-stamidpnr-1.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[GRT-0097] No global routing found for nets.
Running 'OpenROAD.ResizerTimingPostCTS' at 'runs/mult8_2bits_1op_e17306/59-openroad-resizertimingpostcts'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/59-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[RSZ-0062] Unable to repair all setup violations.
Running 'OpenROAD.STAMidPNR-2' at 'runs/mult8_2bits_1op_e17306/60-openroad-stamidpnr-2'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/60-openroad-stamidpnr-2/openroad-stamidpnr-2.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[GRT-0097] No global routing found for nets.
Running 'OpenROAD.GlobalRouting' at 'runs/mult8_2bits_1op_e17306/61-openroad-globalrouting'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/61-openroad-globalrouting/openroad-globalrouting.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.CheckAntennas' at 'runs/mult8_2bits_1op_e17306/62-openroad-checkantennas'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/62-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Repair Design (Post-Global Routing)'…
Running 'Odb.DiodesOnPorts' at 'runs/mult8_2bits_1op_e17306/63-odb-diodesonports'…
'DIODE_ON_PORTS' is set to 'none': skipping…
Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be skipped.
Skipping step 'Heuristic Diode Insertion'…
Running 'OpenROAD.RepairAntennas' at 'runs/mult8_2bits_1op_e17306/64-openroad-repairantennas'…
Running 'DiodeInsertion' at 'runs/mult8_2bits_1op_e17306/64-openroad-repairantennas/1-diodeinsertion'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/64-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.CheckAntennas' at 'runs/mult8_2bits_1op_e17306/64-openroad-repairantennas/2-openroad-checkantennas'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/64-openroad-repairantennas/2-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Running 'OpenROAD.STAMidPNR-3' at 'runs/mult8_2bits_1op_e17306/65-openroad-stamidpnr-3'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/65-openroad-stamidpnr-3/openroad-stamidpnr-3.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.DetailedRouting' at 'runs/mult8_2bits_1op_e17306/66-openroad-detailedrouting'…
Running TritonRoute with 4 threads…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/66-openroad-detailedrouting/openroad-detailedrouting.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
Running 'Odb.RemoveRoutingObstructions' at 'runs/mult8_2bits_1op_e17306/67-odb-removeroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…
Running 'OpenROAD.CheckAntennas-1' at 'runs/mult8_2bits_1op_e17306/68-openroad-checkantennas-1'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/68-openroad-checkantennas-1/openroad-checkantennas-1.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Checker.TrDRC' at 'runs/mult8_2bits_1op_e17306/69-checker-trdrc'…
Check for Routing DRC errors clear.
Running 'Odb.ReportDisconnectedPins' at 'runs/mult8_2bits_1op_e17306/70-odb-reportdisconnectedpins'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/70-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'[/repr.filename]…
Running 'Checker.DisconnectedPins' at 'runs/mult8_2bits_1op_e17306/71-checker-disconnectedpins'…
Check for critical disconnected pins clear.
Running 'Odb.ReportWireLength' at 'runs/mult8_2bits_1op_e17306/72-odb-reportwirelength'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/72-odb-reportwirelength/odb-reportwirelength.log'[/repr.filename]…
Running 'Checker.WireLength' at 'runs/mult8_2bits_1op_e17306/73-checker-wirelength'…
Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.
Running 'OpenROAD.FillInsertion' at 'runs/mult8_2bits_1op_e17306/74-openroad-fillinsertion'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/74-openroad-fillinsertion/openroad-fillinsertion.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.CellFrequencyTables' at 'runs/mult8_2bits_1op_e17306/75-odb-cellfrequencytables'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/75-odb-cellfrequencytables/buffer_list.txt'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/75-odb-cellfrequencytables/odb-cellfrequencytables.log'[/repr.filename]…
Running 'OpenROAD.RCX' at 'runs/mult8_2bits_1op_e17306/76-openroad-rcx'…
Running RCX for corners matching nom_* (/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/76-openroad-rcx/nom/rcx.log)…
Running RCX for corners matching min_* (/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/76-openroad-rcx/min/rcx.log)…
Running RCX for corners matching max_* (/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/76-openroad-rcx/max/rcx.log)…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/76-openroad-rcx/nom/rcx.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/76-openroad-rcx/min/rcx.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/76-openroad-rcx/max/rcx.log'[/repr.filename]…
Finished RCX for corners matching max_*.
Finished RCX for corners matching nom_*.
Finished RCX for corners matching min_*.
Running 'OpenROAD.STAPostPNR' at 'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Starting STA for the min_tt_025C_1v80 timing corner…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/nom_tt_025C_1v80/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/nom_ss_100C_1v60/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/min_tt_025C_1v80/sta.log'[/repr.filename]…
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the min_tt_025C_1v80 timing corner.
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/nom_tt_025C_1v80/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/nom_ss_100C_1v60/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/min_tt_025C_1v80/filter_unannotated.log'[/repr.filename]…
Finished STA for the nom_ff_n40C_1v95 timing corner.
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/nom_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]…
Starting STA for the min_ss_100C_1v60 timing corner…
Starting STA for the min_ff_n40C_1v95 timing corner…
Starting STA for the max_tt_025C_1v80 timing corner…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/min_ss_100C_1v60/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/min_ff_n40C_1v95/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/max_tt_025C_1v80/sta.log'[/repr.filename]…
Starting STA for the max_ss_100C_1v60 timing corner…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/max_ss_100C_1v60/sta.log'[/repr.filename]…
Finished STA for the min_ss_100C_1v60 timing corner.
Finished STA for the min_ff_n40C_1v95 timing corner.
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/min_ss_100C_1v60/filter_unannotated.log'[/repr.filename]…
Finished STA for the max_tt_025C_1v80 timing corner.
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/min_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/max_tt_025C_1v80/filter_unannotated.log'[/repr.filename]…
Finished STA for the max_ss_100C_1v60 timing corner.
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/max_ss_100C_1v60/filter_unannotated.log'[/repr.filename]…
Starting STA for the max_ff_n40C_1v95 timing corner…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/max_ff_n40C_1v95/sta.log'[/repr.filename]…
Finished STA for the max_ff_n40C_1v95 timing corner.
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/77-openroad-stapostpnr/max_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]…
Running 'OpenROAD.IRDropReport' at 'runs/mult8_2bits_1op_e17306/78-openroad-irdropreport'…
'VSRC_LOC_FILES' was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/78-openroad-irdropreport/openroad-irdropreport.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO PSM-0040] All shapes on net VPWR are connected.
########## IR report #################
Net              : VPWR
Corner           : nom_tt_025C_1v80
Supply voltage   : 1.80e+00 V
Worstcase voltage: 1.80e+00 V
Average voltage  : 1.80e+00 V
Average IR drop  : 1.80e-05 V
Worstcase IR drop: 2.83e-04 V
Percentage drop  : 0.02 %
######################################
[INFO PSM-0040] All shapes on net VGND are connected.
########## IR report #################
Net              : VGND
Corner           : nom_tt_025C_1v80
Supply voltage   : 0.00e+00 V
Worstcase voltage: 2.89e-04 V
Average voltage  : 1.83e-05 V
Average IR drop  : 1.83e-05 V
Worstcase IR drop: 2.89e-04 V
Percentage drop  : 0.02 %
######################################

Running 'Magic.StreamOut' at 'runs/mult8_2bits_1op_e17306/79-magic-streamout'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/79-magic-streamout/magic-streamout.log'[/repr.filename]…
Running 'KLayout.StreamOut' at 'runs/mult8_2bits_1op_e17306/80-klayout-streamout'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/80-klayout-streamout/klayout-streamout.log'[/repr.filename]…
Running 'Magic.WriteLEF' at 'runs/mult8_2bits_1op_e17306/81-magic-writelef'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/81-magic-writelef/magic-writelef.log'[/repr.filename]…
Running 'Odb.CheckDesignAntennaProperties' at 'runs/mult8_2bits_1op_e17306/82-odb-checkdesignantennaproperties'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/82-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.log'[/repr.filename]…
Cell 'mult8_2bits_1op_e17306' has (1) output pin(s) without antenna diffusion information. They might not be driven.
Running 'KLayout.XOR' at 'runs/mult8_2bits_1op_e17306/83-klayout-xor'…
Running XOR with 4 threads…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/83-klayout-xor/klayout-xor.log'[/repr.filename]…
Running 'Checker.XOR' at 'runs/mult8_2bits_1op_e17306/84-checker-xor'…
Check for XOR differences clear.
Running 'Magic.DRC' at 'runs/mult8_2bits_1op_e17306/85-magic-drc'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/85-magic-drc/magic-drc.log'[/repr.filename]…
Running 'KLayout.DRC' at 'runs/mult8_2bits_1op_e17306/86-klayout-drc'…
Running KLayout DRC with 4 threads…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/86-klayout-drc/klayout-drc.log'[/repr.filename]…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/86-klayout-drc/xml_drc_report_to_json.log'[/repr.filename]…
Running 'Checker.MagicDRC' at 'runs/mult8_2bits_1op_e17306/87-checker-magicdrc'…
Check for Magic DRC errors clear.
Running 'Checker.KLayoutDRC' at 'runs/mult8_2bits_1op_e17306/88-checker-klayoutdrc'…
Check for KLayout DRC errors clear.
Running 'Magic.SpiceExtraction' at 'runs/mult8_2bits_1op_e17306/89-magic-spiceextraction'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/89-magic-spiceextraction/magic-spiceextraction.log'[/repr.filename]…
Running 'Checker.IllegalOverlap' at 'runs/mult8_2bits_1op_e17306/90-checker-illegaloverlap'…
Check for Magic Illegal Overlap errors clear.
Running 'Netgen.LVS' at 'runs/mult8_2bits_1op_e17306/91-netgen-lvs'…
Logging subprocess to [repr.filename]'runs/mult8_2bits_1op_e17306/91-netgen-lvs/netgen-lvs.log'[/repr.filename]…
Running 'Checker.LVS' at 'runs/mult8_2bits_1op_e17306/92-checker-lvs'…
Check for LVS errors clear.
Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.
Skipping step 'Equivalence Check'…
Running 'Checker.SetupViolations' at 'runs/mult8_2bits_1op_e17306/93-checker-setupviolations'…
Setup violations found in the following corners:
* max_ss_100C_1v60
* min_ss_100C_1v60
* nom_ss_100C_1v60
No setup violations found
Running 'Checker.HoldViolations' at 'runs/mult8_2bits_1op_e17306/94-checker-holdviolations'…
No hold violations found
Running 'Checker.MaxSlewViolations' at 'runs/mult8_2bits_1op_e17306/95-checker-maxslewviolations'…
Max Slew violations found in the following corners:
* max_ss_100C_1v60
* min_ss_100C_1v60
* nom_ss_100C_1v60
No max slew violations found
Running 'Checker.MaxCapViolations' at 'runs/mult8_2bits_1op_e17306/96-checker-maxcapviolations'…
No max cap violations found
Running 'Misc.ReportManufacturability' at 'runs/mult8_2bits_1op_e17306/97-misc-reportmanufacturability'…
Saving views to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17306/final'…
Flow complete.
