{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"\u603b\u8ff0","text":"<p>\u4e00\u4e9b\u5173\u4e8e\u8bfb\u535a\u671f\u95f4\u6240\u638c\u63e1\u7684\u77e5\u8bc6\u548c\u5de5\u5177\u7684\u7b14\u8bb0\u3002</p> <p>\u8be6\u7ec6\u5185\u5bb9\uff1a\u77e5\u8bc6\u5730\u56fe</p>"},{"location":"knowledge-map/knowledge-map/","title":"\u77e5\u8bc6\u5730\u56fe","text":"<p>\u58f0\u5b66\u7406\u8bba\uff1a - \u6ce2\u52a8\u65b9\u7a0b - \u5085\u91cc\u53f6\u58f0\u5b66</p> <p>\u8d85\u58f0\u6210\u50cf\uff1a - \u5ef6\u65f6\u53e0\u52a0\u6210\u50cf - \u6ce2\u6570\u57df\u4e92\u76f8\u5173\u6210\u50cf - \u6ce2\u6570\u57df$f$-$k$\u8fc1\u79fb\u53d8\u6362\u6210\u50cf</p> <p>\u903b\u8f91\u8bbe\u8ba1\uff1a - FPGA\u57fa\u7840\u77e5\u8bc6 - FPGA\u4e2d\u7684\u65f6\u949f - FPGA\u6d41\u6c34\u7ebf\u8bbe\u8ba1 - FPGA\u786c\u4ef6\u63a5\u53e3     - LVDS     - DDR     - SPI     - PCIe     - GT</p>"}]}