24-16:23:26  INFO: ************Create Cell Apr: c110 Logger************
24-16:23:26  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-16:23:28  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-16:23:28  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-16:23:28  INFO: tech->Load tech files of tech:c110 sucessfully
24-16:23:29  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 16:23:29 2025
24-16:23:29  INFO: c110, (LABHB0, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABHB0:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-16:23:29  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-16:23:29  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-16:23:29  INFO: c110, (LABHB1, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABHB1:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-16:23:29  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-16:23:29  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-16:23:29  INFO: c110, (LABHB2, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABHB2:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-16:23:29  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-16:23:29  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-16:23:29  INFO: c110, (LABHB3, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABHB3:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-16:23:29  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-16:23:29  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-16:23:29  INFO: c110, (LABLB0, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABLB0:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-16:23:30  INFO: c110, (LABLB1, 24 devices), 24 devices
24-16:23:30  INFO: -----    LABLB1:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-16:23:30  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-16:23:30  INFO: c110, (LABLB2, 24 devices), 24 devices
24-16:23:30  INFO: -----    LABLB2:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-16:23:30  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-16:23:30  INFO: c110, (LABLB3, 24 devices), 24 devices
24-16:23:30  INFO: -----    LABLB3:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-16:23:30  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-16:23:30  INFO: c110, (LACHB0, 21 devices), 21 devices
24-16:23:30  INFO: -----    LACHB0:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-16:23:30  INFO: c110, (LACHB1, 21 devices), 21 devices
24-16:23:30  INFO: -----    LACHB1:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-16:23:30  INFO: c110, (LACHB2, 21 devices), 21 devices
24-16:23:30  INFO: -----    LACHB2:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-16:23:30  INFO: c110, (LACHB3, 25 devices), 25 devices
24-16:23:30  INFO: -----    LACHB3:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-16:23:31  INFO: c110, (LACLB0, 21 devices), 21 devices
24-16:23:31  INFO: -----    LACLB0:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-16:23:31  INFO: c110, (LACLB1, 21 devices), 21 devices
24-16:23:31  INFO: -----    LACLB1:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-16:23:31  INFO: c110, (LACLB2, 21 devices), 21 devices
24-16:23:31  INFO: -----    LACLB2:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-16:23:31  INFO: c110, (LACLB3, 23 devices), 23 devices
24-16:23:31  INFO: -----    LACLB3:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-16:23:31  INFO: c110, (LANHB0, 18 devices), 18 devices
24-16:23:31  INFO: -----    LANHB0:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-16:23:31  INFO: c110, (LANHB1, 18 devices), 18 devices
24-16:23:31  INFO: -----    LANHB1:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-16:23:31  INFO: c110, (LANHB2, 22 devices), 22 devices
24-16:23:31  INFO: -----    LANHB2:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-16:23:31  INFO: c110, (LANHB3, 26 devices), 26 devices
24-16:23:31  INFO: -----    LANHB3:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-16:23:32  INFO: c110, (LANLB0, 18 devices), 18 devices
24-16:23:32  INFO: -----    LANLB0:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-16:23:32  INFO: c110, (LANLB1, 18 devices), 18 devices
24-16:23:32  INFO: -----    LANLB1:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-16:23:32  INFO: c110, (LANLB2, 24 devices), 24 devices
24-16:23:32  INFO: -----    LANLB2:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-16:23:32  INFO: c110, (LANLB3, 26 devices), 26 devices
24-16:23:32  INFO: -----    LANLB3:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-16:23:32  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-16:23:32  INFO: -----    LAPHB0:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-16:23:32  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-16:23:32  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-16:23:32  INFO: -----    LAPHB1:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-16:23:32  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-16:23:32  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-16:23:32  INFO: -----    LAPHB2:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-16:23:32  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-16:23:33  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-16:23:33  INFO: -----    LAPHB3:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-16:23:33  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-16:23:33  INFO: -----    LAPLB0:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-16:23:33  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-16:23:33  INFO: -----    LAPLB1:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-16:23:33  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-16:23:33  INFO: -----    LAPLB2:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-16:23:33  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-16:23:33  INFO: -----    LAPLB3:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-16:23:33  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-16:57:37  INFO: ************Create Cell Apr: c110 Logger************
24-16:57:37  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-16:57:39  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-16:57:39  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-16:57:39  INFO: tech->Load tech files of tech:c110 sucessfully
24-16:57:41  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 16:57:41 2025
24-16:57:41  INFO: c110, (LABHB0, 24 devices), 24 devices
24-16:57:41  INFO: -----    LABHB0:   latch False False undef
24-16:57:41  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-16:57:41  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-16:57:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-16:57:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-16:57:41  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-16:57:41  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-16:58:09  INFO: ************Create Cell Apr: c110 Logger************
24-16:58:09  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-16:58:10  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-16:58:10  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-16:58:10  INFO: tech->Load tech files of tech:c110 sucessfully
24-16:58:11  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 16:58:11 2025
24-16:58:11  INFO: c110, (LABHB0, 24 devices), 24 devices
24-16:58:11  INFO: -----    LABHB0:   latch False False undef
24-16:58:11  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-16:58:11  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-16:58:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-16:58:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-16:58:11  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-16:58:11  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-16:59:50  INFO: ************Create Cell Apr: c110 Logger************
24-16:59:50  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-16:59:52  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-16:59:52  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-16:59:52  INFO: tech->Load tech files of tech:c110 sucessfully
24-16:59:53  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 16:59:53 2025
24-16:59:53  INFO: c110, (LABHB0, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABHB0:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-16:59:53  INFO: c110, (LABHB1, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABHB1:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-16:59:53  INFO: c110, (LABHB2, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABHB2:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-16:59:53  INFO: c110, (LABHB3, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABHB3:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-16:59:53  INFO: c110, (LABLB0, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABLB0:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-16:59:53  INFO: c110, (LABLB1, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABLB1:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-16:59:53  INFO: c110, (LABLB2, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABLB2:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-16:59:53  INFO: c110, (LABLB3, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABLB3:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-16:59:53  INFO: c110, (LACHB0, 21 devices), 21 devices
24-16:59:53  INFO: -----    LACHB0:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-16:59:53  INFO: c110, (LACHB1, 21 devices), 21 devices
24-16:59:53  INFO: -----    LACHB1:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-16:59:53  INFO: c110, (LACHB2, 21 devices), 21 devices
24-16:59:53  INFO: -----    LACHB2:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-16:59:54  INFO: c110, (LACHB3, 25 devices), 25 devices
24-16:59:54  INFO: -----    LACHB3:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-16:59:54  INFO: c110, (LACLB0, 21 devices), 21 devices
24-16:59:54  INFO: -----    LACLB0:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-16:59:54  INFO: c110, (LACLB1, 21 devices), 21 devices
24-16:59:54  INFO: -----    LACLB1:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-16:59:54  INFO: c110, (LACLB2, 21 devices), 21 devices
24-16:59:54  INFO: -----    LACLB2:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-16:59:54  INFO: c110, (LACLB3, 23 devices), 23 devices
24-16:59:54  INFO: -----    LACLB3:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-16:59:54  INFO: c110, (LANHB0, 18 devices), 18 devices
24-16:59:54  INFO: -----    LANHB0:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-16:59:54  INFO: c110, (LANHB1, 18 devices), 18 devices
24-16:59:54  INFO: -----    LANHB1:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-16:59:54  INFO: c110, (LANHB2, 22 devices), 22 devices
24-16:59:54  INFO: -----    LANHB2:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-16:59:54  INFO: c110, (LANHB3, 26 devices), 26 devices
24-16:59:54  INFO: -----    LANHB3:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-16:59:55  INFO: c110, (LANLB0, 18 devices), 18 devices
24-16:59:55  INFO: -----    LANLB0:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-16:59:55  INFO: c110, (LANLB1, 18 devices), 18 devices
24-16:59:55  INFO: -----    LANLB1:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-16:59:55  INFO: c110, (LANLB2, 24 devices), 24 devices
24-16:59:55  INFO: -----    LANLB2:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-16:59:55  INFO: c110, (LANLB3, 26 devices), 26 devices
24-16:59:55  INFO: -----    LANLB3:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-16:59:55  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-16:59:55  INFO: -----    LAPHB0:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-16:59:55  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-16:59:55  INFO: -----    LAPHB1:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-16:59:55  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-16:59:55  INFO: -----    LAPHB2:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-16:59:55  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-16:59:55  INFO: -----    LAPHB3:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-16:59:55  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-16:59:55  INFO: -----    LAPLB0:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-16:59:55  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-16:59:55  INFO: -----    LAPLB1:   latch False False undef
24-16:59:56  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-16:59:56  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-16:59:56  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-16:59:56  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-16:59:56  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-16:59:56  INFO: -----    LAPLB2:   latch False False undef
24-16:59:56  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-16:59:56  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-16:59:56  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-16:59:56  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-16:59:56  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-16:59:56  INFO: -----    LAPLB3:   latch False False undef
24-16:59:56  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-16:59:56  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-16:59:56  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-16:59:56  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-16:59:56  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-17:00:52  INFO: ************Create Cell Apr: c110 Logger************
24-17:00:52  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:00:54  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:00:54  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:00:54  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:00:55  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:00:55 2025
24-17:00:55  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:00:55  INFO: -----    LABHB0:   latch False False undef
24-17:00:55  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:00:55  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:00:55  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:00:55  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:00:55  INFO: c110, (LABHB1, 24 devices), 24 devices
24-17:00:55  INFO: -----    LABHB1:   latch False False undef
24-17:00:55  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-17:00:55  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-17:00:55  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-17:00:55  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-17:00:55  INFO: c110, (LABHB2, 24 devices), 24 devices
24-17:00:55  INFO: -----    LABHB2:   latch False False undef
24-17:00:55  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-17:00:55  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-17:00:56  INFO: c110, (LABHB3, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABHB3:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-17:00:56  INFO: c110, (LABLB0, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABLB0:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-17:00:56  INFO: c110, (LABLB1, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABLB1:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-17:00:56  INFO: c110, (LABLB2, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABLB2:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-17:00:56  INFO: c110, (LABLB3, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABLB3:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-17:00:56  INFO: c110, (LACHB0, 21 devices), 21 devices
24-17:00:56  INFO: -----    LACHB0:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-17:00:56  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-17:00:56  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-17:00:56  INFO: c110, (LACHB1, 21 devices), 21 devices
24-17:00:56  INFO: -----    LACHB1:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-17:00:56  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-17:00:56  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-17:00:57  INFO: c110, (LACHB2, 21 devices), 21 devices
24-17:00:57  INFO: -----    LACHB2:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-17:00:57  INFO: c110, (LACHB3, 25 devices), 25 devices
24-17:00:57  INFO: -----    LACHB3:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-17:00:57  INFO: c110, (LACLB0, 21 devices), 21 devices
24-17:00:57  INFO: -----    LACLB0:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-17:00:57  INFO: c110, (LACLB1, 21 devices), 21 devices
24-17:00:57  INFO: -----    LACLB1:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-17:00:57  INFO: c110, (LACLB2, 21 devices), 21 devices
24-17:00:57  INFO: -----    LACLB2:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-17:00:57  INFO: c110, (LACLB3, 23 devices), 23 devices
24-17:00:57  INFO: -----    LACLB3:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-17:00:58  INFO: c110, (LANHB0, 18 devices), 18 devices
24-17:00:58  INFO: -----    LANHB0:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-17:00:58  INFO: c110, (LANHB1, 18 devices), 18 devices
24-17:00:58  INFO: -----    LANHB1:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-17:00:58  INFO: c110, (LANHB2, 22 devices), 22 devices
24-17:00:58  INFO: -----    LANHB2:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-17:00:58  INFO: c110, (LANHB3, 26 devices), 26 devices
24-17:00:58  INFO: -----    LANHB3:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-17:00:58  INFO: c110, (LANLB0, 18 devices), 18 devices
24-17:00:58  INFO: -----    LANLB0:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-17:00:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-17:00:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-17:00:59  INFO: c110, (LANLB1, 18 devices), 18 devices
24-17:00:59  INFO: -----    LANLB1:   latch False False undef
24-17:00:59  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-17:00:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-17:00:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-17:00:59  INFO: c110, (LANLB2, 24 devices), 24 devices
24-17:00:59  INFO: -----    LANLB2:   latch False False undef
24-17:00:59  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-17:00:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-17:00:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-17:00:59  INFO: c110, (LANLB3, 26 devices), 26 devices
24-17:00:59  INFO: -----    LANLB3:   latch False False undef
24-17:00:59  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-17:00:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-17:00:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-17:00:59  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-17:00:59  INFO: -----    LAPHB0:   latch False False undef
24-17:00:59  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-17:00:59  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-17:00:59  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-17:00:59  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-17:01:00  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-17:01:00  INFO: -----    LAPHB1:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-17:01:00  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPHB2:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-17:01:00  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPHB3:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-17:01:00  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-17:01:00  INFO: -----    LAPLB0:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-17:01:00  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPLB1:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-17:01:00  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPLB2:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-17:01:00  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPLB3:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-17:01:00  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-17:01:33  INFO: ************Create Cell Apr: c110 Logger************
24-17:01:33  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:01:35  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:01:35  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:01:35  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:01:37  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:01:37 2025
24-17:01:37  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABHB0:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:01:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:01:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:01:37  INFO: c110, (LABHB1, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABHB1:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-17:01:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-17:01:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-17:01:37  INFO: c110, (LABHB2, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABHB2:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-17:01:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-17:01:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-17:01:37  INFO: c110, (LABHB3, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABHB3:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-17:01:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-17:01:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-17:01:37  INFO: c110, (LABLB0, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABLB0:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-17:01:38  INFO: c110, (LABLB1, 24 devices), 24 devices
24-17:01:38  INFO: -----    LABLB1:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-17:01:38  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-17:01:38  INFO: c110, (LABLB2, 24 devices), 24 devices
24-17:01:38  INFO: -----    LABLB2:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-17:01:38  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-17:01:38  INFO: c110, (LABLB3, 24 devices), 24 devices
24-17:01:38  INFO: -----    LABLB3:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-17:01:38  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-17:01:38  INFO: c110, (LACHB0, 21 devices), 21 devices
24-17:01:38  INFO: -----    LACHB0:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-17:01:38  INFO: c110, (LACHB1, 21 devices), 21 devices
24-17:01:38  INFO: -----    LACHB1:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-17:01:38  INFO: c110, (LACHB2, 21 devices), 21 devices
24-17:01:38  INFO: -----    LACHB2:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-17:01:38  INFO: c110, (LACHB3, 25 devices), 25 devices
24-17:01:38  INFO: -----    LACHB3:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-17:01:39  INFO: c110, (LACLB0, 21 devices), 21 devices
24-17:01:39  INFO: -----    LACLB0:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-17:01:39  INFO: c110, (LACLB1, 21 devices), 21 devices
24-17:01:39  INFO: -----    LACLB1:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-17:01:39  INFO: c110, (LACLB2, 21 devices), 21 devices
24-17:01:39  INFO: -----    LACLB2:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-17:01:39  INFO: c110, (LACLB3, 23 devices), 23 devices
24-17:01:39  INFO: -----    LACLB3:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-17:01:39  INFO: c110, (LANHB0, 18 devices), 18 devices
24-17:01:39  INFO: -----    LANHB0:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-17:01:39  INFO: c110, (LANHB1, 18 devices), 18 devices
24-17:01:39  INFO: -----    LANHB1:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-17:01:39  INFO: c110, (LANHB2, 22 devices), 22 devices
24-17:01:39  INFO: -----    LANHB2:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-17:01:39  INFO: c110, (LANHB3, 26 devices), 26 devices
24-17:01:39  INFO: -----    LANHB3:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-17:01:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-17:01:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-17:01:40  INFO: c110, (LANLB0, 18 devices), 18 devices
24-17:01:40  INFO: -----    LANLB0:   latch False False undef
24-17:01:40  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-17:01:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-17:01:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-17:01:40  INFO: c110, (LANLB1, 18 devices), 18 devices
24-17:01:40  INFO: -----    LANLB1:   latch False False undef
24-17:01:40  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-17:01:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-17:01:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-17:01:40  INFO: c110, (LANLB2, 24 devices), 24 devices
24-17:01:40  INFO: -----    LANLB2:   latch False False undef
24-17:01:40  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-17:01:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-17:01:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-17:01:40  INFO: c110, (LANLB3, 26 devices), 26 devices
24-17:01:40  INFO: -----    LANLB3:   latch False False undef
24-17:01:40  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-17:01:41  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-17:01:41  INFO: -----    LAPHB0:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-17:01:41  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-17:01:41  INFO: -----    LAPHB1:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-17:01:41  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPHB2:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-17:01:41  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPHB3:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-17:01:41  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-17:01:41  INFO: -----    LAPLB0:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-17:01:41  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPLB1:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-17:01:41  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPLB2:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-17:01:41  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPLB3:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-17:01:41  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-17:34:43  INFO: ************Create Cell Apr: c110 Logger************
24-17:34:43  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:34:44  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:34:44  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:34:44  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:34:45  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:34:45 2025
24-17:34:45  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:34:45  INFO: -----    LABHB0:   latch False False undef
24-17:35:37  INFO: ************Create Cell Apr: c110 Logger************
24-17:35:37  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:35:38  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:35:38  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:35:38  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:35:39  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:35:39 2025
24-17:35:39  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:35:39  INFO: -----    LABHB0:   latch False False undef
24-17:35:39  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:35:39  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:35:39  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:35:39  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:35:39  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:35:39  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:36:24  INFO: ************Create Cell Apr: c110 Logger************
24-17:36:24  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:36:26  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:36:26  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:36:26  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:36:28  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:36:28 2025
24-17:36:28  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:36:28  INFO: -----    LABHB0:   latch False False undef
24-17:36:28  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:36:28  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:36:28  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:36:28  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:36:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:36:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:37:29  INFO: ************Create Cell Apr: c110 Logger************
24-17:37:29  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:37:30  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:37:30  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:37:30  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:37:31  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:37:31 2025
24-17:37:31  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:37:31  INFO: -----    LABHB0:   latch False False undef
24-17:37:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:37:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:37:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:37:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:37:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:37:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:47:41  INFO: ************Create Cell Apr: c110 Logger************
24-17:47:41  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:47:42  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:47:42  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:47:42  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:47:44  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:47:44 2025
24-17:47:44  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:47:44  INFO: -----    LABHB0:   latch False False undef
24-17:47:44  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:47:44  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:47:44  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:47:44  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:47:44  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:47:44  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:48:11  INFO: ************Create Cell Apr: c110 Logger************
24-17:48:11  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:48:11  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:48:11  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:48:11  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:48:12  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:48:12 2025
24-17:48:12  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:48:12  INFO: -----    LABHB0:   latch False False undef
24-17:48:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:48:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:48:12  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:48:12  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:48:12  INFO: c110, (LABHB1, 24 devices), 24 devices
24-17:48:12  INFO: -----    LABHB1:   latch False False undef
24-17:48:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-17:48:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-17:48:12  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-17:48:12  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-17:48:12  INFO: c110, (LABHB2, 24 devices), 24 devices
24-17:48:12  INFO: -----    LABHB2:   latch False False undef
24-17:48:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-17:48:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-17:48:13  INFO: c110, (LABHB3, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABHB3:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-17:48:13  INFO: c110, (LABLB0, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABLB0:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-17:48:13  INFO: c110, (LABLB1, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABLB1:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-17:48:13  INFO: c110, (LABLB2, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABLB2:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-17:48:13  INFO: c110, (LABLB3, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABLB3:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-17:48:13  INFO: c110, (LACHB0, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACHB0:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-17:48:13  INFO: c110, (LACHB1, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACHB1:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-17:48:13  INFO: c110, (LACHB2, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACHB2:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-17:48:13  INFO: c110, (LACHB3, 25 devices), 25 devices
24-17:48:13  INFO: -----    LACHB3:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-17:48:13  INFO: c110, (LACLB0, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACLB0:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-17:48:13  INFO: c110, (LACLB1, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACLB1:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-17:48:13  INFO: c110, (LACLB2, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACLB2:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-17:48:13  INFO: c110, (LACLB3, 23 devices), 23 devices
24-17:48:13  INFO: -----    LACLB3:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-17:48:14  INFO: c110, (LANHB0, 18 devices), 18 devices
24-17:48:14  INFO: -----    LANHB0:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-17:48:14  INFO: c110, (LANHB1, 18 devices), 18 devices
24-17:48:14  INFO: -----    LANHB1:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-17:48:14  INFO: c110, (LANHB2, 22 devices), 22 devices
24-17:48:14  INFO: -----    LANHB2:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-17:48:14  INFO: c110, (LANHB3, 26 devices), 26 devices
24-17:48:14  INFO: -----    LANHB3:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-17:48:14  INFO: c110, (LANLB0, 18 devices), 18 devices
24-17:48:14  INFO: -----    LANLB0:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-17:48:14  INFO: c110, (LANLB1, 18 devices), 18 devices
24-17:48:14  INFO: -----    LANLB1:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-17:48:14  INFO: c110, (LANLB2, 24 devices), 24 devices
24-17:48:14  INFO: -----    LANLB2:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-17:48:14  INFO: c110, (LANLB3, 26 devices), 26 devices
24-17:48:14  INFO: -----    LANLB3:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-17:48:15  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-17:48:15  INFO: -----    LAPHB0:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-17:48:15  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-17:48:15  INFO: -----    LAPHB1:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-17:48:15  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPHB2:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-17:48:15  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPHB3:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-17:48:15  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-17:48:15  INFO: -----    LAPLB0:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-17:48:15  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPLB1:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-17:48:15  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPLB2:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-17:48:15  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPLB3:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-17:48:15  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-17:53:39  INFO: ************Create Cell Apr: c110 Logger************
24-17:53:39  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:53:41  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:53:41  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:53:41  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:53:43  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:53:43 2025
24-17:53:43  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:53:43  INFO: -----    LABHB0:   latch False False undef
24-17:53:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:53:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:53:43  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:53:43  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:53:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:53:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:54:13  INFO: ************Create Cell Apr: c110 Logger************
24-17:54:13  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:54:15  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:54:15  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:54:15  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:54:17  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:54:17 2025
24-17:54:17  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABHB0:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:54:17  INFO: c110, (LABHB1, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABHB1:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-17:54:17  INFO: c110, (LABHB2, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABHB2:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-17:54:17  INFO: c110, (LABHB3, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABHB3:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-17:54:17  INFO: c110, (LABLB0, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABLB0:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-17:54:17  INFO: c110, (LABLB1, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABLB1:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-17:54:17  INFO: c110, (LABLB2, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABLB2:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-17:54:17  INFO: c110, (LABLB3, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABLB3:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-17:54:17  INFO: c110, (LACHB0, 21 devices), 21 devices
24-17:54:17  INFO: -----    LACHB0:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-17:54:18  INFO: c110, (LACHB1, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACHB1:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-17:54:18  INFO: c110, (LACHB2, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACHB2:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-17:54:18  INFO: c110, (LACHB3, 25 devices), 25 devices
24-17:54:18  INFO: -----    LACHB3:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-17:54:18  INFO: c110, (LACLB0, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACLB0:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-17:54:18  INFO: c110, (LACLB1, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACLB1:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-17:54:18  INFO: c110, (LACLB2, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACLB2:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-17:54:18  INFO: c110, (LACLB3, 23 devices), 23 devices
24-17:54:18  INFO: -----    LACLB3:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-17:54:18  INFO: c110, (LANHB0, 18 devices), 18 devices
24-17:54:18  INFO: -----    LANHB0:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-17:54:18  INFO: c110, (LANHB1, 18 devices), 18 devices
24-17:54:18  INFO: -----    LANHB1:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-17:54:18  INFO: c110, (LANHB2, 22 devices), 22 devices
24-17:54:18  INFO: -----    LANHB2:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-17:54:19  INFO: c110, (LANHB3, 26 devices), 26 devices
24-17:54:19  INFO: -----    LANHB3:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-17:54:19  INFO: c110, (LANLB0, 18 devices), 18 devices
24-17:54:19  INFO: -----    LANLB0:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-17:54:19  INFO: c110, (LANLB1, 18 devices), 18 devices
24-17:54:19  INFO: -----    LANLB1:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-17:54:19  INFO: c110, (LANLB2, 24 devices), 24 devices
24-17:54:19  INFO: -----    LANLB2:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-17:54:19  INFO: c110, (LANLB3, 26 devices), 26 devices
24-17:54:19  INFO: -----    LANLB3:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-17:54:20  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-17:54:20  INFO: -----    LAPHB0:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-17:54:20  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-17:54:20  INFO: -----    LAPHB1:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-17:54:20  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPHB2:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-17:54:20  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPHB3:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-17:54:20  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-17:54:20  INFO: -----    LAPLB0:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-17:54:20  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPLB1:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-17:54:20  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPLB2:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-17:54:20  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPLB3:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-17:54:20  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-18:09:21  INFO: ************Create Cell Apr: c110 Logger************
24-18:09:21  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:09:22  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:09:22  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:09:22  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:09:23  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:09:23 2025
24-18:09:23  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:09:23  INFO: -----    LABHB0:   latch False False undef
24-18:09:23  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:09:23  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:09:23  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:09:23  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:09:23  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:09:23  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:10:00  INFO: ************Create Cell Apr: c110 Logger************
24-18:10:00  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:10:01  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:10:01  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:10:01  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:10:02  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:10:02 2025
24-18:10:02  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:10:02  INFO: -----    LABHB0:   latch False False undef
24-18:10:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:10:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:10:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:10:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:10:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:10:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:14:59  INFO: ************Create Cell Apr: c110 Logger************
24-18:14:59  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:15:01  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:15:01  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:15:01  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:15:02  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:15:02 2025
24-18:15:02  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:15:02  INFO: -----    LABHB0:   latch False False undef
24-18:15:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:15:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:15:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:15:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:15:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:15:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:15:39  INFO: ************Create Cell Apr: c110 Logger************
24-18:15:39  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:15:40  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:15:40  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:15:40  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:15:41  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:15:41 2025
24-18:15:41  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:15:41  INFO: -----    LABHB0:   latch False False undef
24-18:15:41  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:15:41  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:15:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:15:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:15:41  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:15:41  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:15:50  INFO: ************Create Cell Apr: c110 Logger************
24-18:15:50  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:15:51  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:15:51  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:15:51  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:15:52  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:15:52 2025
24-18:15:52  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABHB0:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:15:52  INFO: c110, (LABHB1, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABHB1:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-18:15:52  INFO: c110, (LABHB2, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABHB2:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-18:15:52  INFO: c110, (LABHB3, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABHB3:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-18:15:52  INFO: c110, (LABLB0, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABLB0:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-18:15:52  INFO: c110, (LABLB1, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABLB1:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-18:15:52  INFO: c110, (LABLB2, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABLB2:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-18:15:52  INFO: c110, (LABLB3, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABLB3:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-18:15:52  INFO: c110, (LACHB0, 21 devices), 21 devices
24-18:15:52  INFO: -----    LACHB0:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-18:15:53  INFO: c110, (LACHB1, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACHB1:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-18:15:53  INFO: c110, (LACHB2, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACHB2:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-18:15:53  INFO: c110, (LACHB3, 25 devices), 25 devices
24-18:15:53  INFO: -----    LACHB3:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-18:15:53  INFO: c110, (LACLB0, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACLB0:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-18:15:53  INFO: c110, (LACLB1, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACLB1:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-18:15:53  INFO: c110, (LACLB2, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACLB2:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-18:15:53  INFO: c110, (LACLB3, 23 devices), 23 devices
24-18:15:53  INFO: -----    LACLB3:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-18:15:53  INFO: c110, (LANHB0, 18 devices), 18 devices
24-18:15:53  INFO: -----    LANHB0:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-18:15:53  INFO: c110, (LANHB1, 18 devices), 18 devices
24-18:15:53  INFO: -----    LANHB1:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-18:15:53  INFO: c110, (LANHB2, 22 devices), 22 devices
24-18:15:53  INFO: -----    LANHB2:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-18:15:53  INFO: c110, (LANHB3, 26 devices), 26 devices
24-18:15:53  INFO: -----    LANHB3:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-18:15:54  INFO: c110, (LANLB0, 18 devices), 18 devices
24-18:15:54  INFO: -----    LANLB0:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-18:15:54  INFO: c110, (LANLB1, 18 devices), 18 devices
24-18:15:54  INFO: -----    LANLB1:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-18:15:54  INFO: c110, (LANLB2, 24 devices), 24 devices
24-18:15:54  INFO: -----    LANLB2:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-18:15:54  INFO: c110, (LANLB3, 26 devices), 26 devices
24-18:15:54  INFO: -----    LANLB3:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-18:15:54  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-18:15:54  INFO: -----    LAPHB0:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-18:15:54  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-18:15:54  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-18:15:54  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-18:15:54  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-18:15:54  INFO: -----    LAPHB1:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-18:15:55  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPHB2:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-18:15:55  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPHB3:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-18:15:55  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-18:15:55  INFO: -----    LAPLB0:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-18:15:55  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPLB1:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-18:15:55  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPLB2:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-18:15:55  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPLB3:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-18:15:55  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-11:04:20  INFO: ************Create Cell Apr: c110 Logger************
25-11:04:20  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-11:04:22  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-11:04:22  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-11:04:22  INFO: tech->Load tech files of tech:c110 sucessfully
25-11:04:23  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 11:04:23 2025
25-11:04:23  INFO: c110, (LABHB0, 24 devices), 24 devices
25-11:04:23  INFO: -----    LABHB0:   latch False False undef
25-11:04:23  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-11:04:23  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-11:04:24  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-11:04:24  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-11:04:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-11:04:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-11:04:38  INFO: ************Create Cell Apr: c110 Logger************
25-11:04:38  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-11:04:39  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-11:04:39  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-11:04:39  INFO: tech->Load tech files of tech:c110 sucessfully
25-11:04:40  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 11:04:40 2025
25-11:04:40  INFO: c110, (LABHB0, 24 devices), 24 devices
25-11:04:40  INFO: -----    LABHB0:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-11:04:40  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-11:04:40  INFO: c110, (LABHB1, 24 devices), 24 devices
25-11:04:40  INFO: -----    LABHB1:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-11:04:40  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-11:04:40  INFO: c110, (LABHB2, 24 devices), 24 devices
25-11:04:40  INFO: -----    LABHB2:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-11:04:40  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-11:04:40  INFO: c110, (LABHB3, 24 devices), 24 devices
25-11:04:40  INFO: -----    LABHB3:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-11:04:40  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-11:04:40  INFO: c110, (LABLB0, 24 devices), 24 devices
25-11:04:40  INFO: -----    LABLB0:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-11:04:40  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-11:04:40  INFO: c110, (LABLB1, 24 devices), 24 devices
25-11:04:40  INFO: -----    LABLB1:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-11:04:40  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-11:04:40  INFO: c110, (LABLB2, 24 devices), 24 devices
25-11:04:40  INFO: -----    LABLB2:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-11:04:40  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-11:04:40  INFO: c110, (LABLB3, 24 devices), 24 devices
25-11:04:40  INFO: -----    LABLB3:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-11:04:40  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-11:04:40  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-11:04:40  INFO: c110, (LACHB0, 21 devices), 21 devices
25-11:04:40  INFO: -----    LACHB0:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-11:04:40  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-11:04:40  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-11:04:40  INFO: c110, (LACHB1, 21 devices), 21 devices
25-11:04:40  INFO: -----    LACHB1:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-11:04:40  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-11:04:40  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-11:04:40  INFO: c110, (LACHB2, 21 devices), 21 devices
25-11:04:40  INFO: -----    LACHB2:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-11:04:40  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-11:04:40  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-11:04:40  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-11:04:40  INFO: c110, (LACHB3, 25 devices), 25 devices
25-11:04:40  INFO: -----    LACHB3:   latch False False undef
25-11:04:40  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-11:04:40  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-11:04:40  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-11:04:40  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-11:04:41  INFO: c110, (LACLB0, 21 devices), 21 devices
25-11:04:41  INFO: -----    LACLB0:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-11:04:41  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-11:04:41  INFO: c110, (LACLB1, 21 devices), 21 devices
25-11:04:41  INFO: -----    LACLB1:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-11:04:41  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-11:04:41  INFO: c110, (LACLB2, 21 devices), 21 devices
25-11:04:41  INFO: -----    LACLB2:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-11:04:41  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-11:04:41  INFO: c110, (LACLB3, 23 devices), 23 devices
25-11:04:41  INFO: -----    LACLB3:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-11:04:41  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-11:04:41  INFO: c110, (LANHB0, 18 devices), 18 devices
25-11:04:41  INFO: -----    LANHB0:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-11:04:41  INFO: c110, (LANHB1, 18 devices), 18 devices
25-11:04:41  INFO: -----    LANHB1:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-11:04:41  INFO: c110, (LANHB2, 22 devices), 22 devices
25-11:04:41  INFO: -----    LANHB2:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-11:04:41  INFO: c110, (LANHB3, 26 devices), 26 devices
25-11:04:41  INFO: -----    LANHB3:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-11:04:41  INFO: c110, (LANLB0, 18 devices), 18 devices
25-11:04:41  INFO: -----    LANLB0:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-11:04:41  INFO: c110, (LANLB1, 18 devices), 18 devices
25-11:04:41  INFO: -----    LANLB1:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-11:04:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-11:04:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-11:04:41  INFO: c110, (LANLB2, 24 devices), 24 devices
25-11:04:41  INFO: -----    LANLB2:   latch False False undef
25-11:04:41  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-11:04:41  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-11:04:42  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-11:04:42  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-11:04:42  INFO: c110, (LANLB3, 26 devices), 26 devices
25-11:04:42  INFO: -----    LANLB3:   latch False False undef
25-11:04:42  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-11:04:42  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-11:04:42  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-11:04:42  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-11:04:42  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-11:04:42  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-11:04:42  INFO: -----    LAPHB0:   latch False False undef
25-11:04:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-11:04:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-11:04:42  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-11:04:42  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-11:04:42  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-11:04:42  INFO: -----    LAPHB1:   latch False False undef
25-11:04:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-11:04:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-11:04:42  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-11:04:42  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-11:04:42  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-11:04:42  INFO: -----    LAPHB2:   latch False False undef
25-11:04:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-11:04:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-11:04:42  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-11:04:42  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-11:04:42  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-11:04:42  INFO: -----    LAPHB3:   latch False False undef
25-11:04:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-11:04:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-11:04:42  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-11:04:42  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-11:04:42  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-11:04:42  INFO: -----    LAPLB0:   latch False False undef
25-11:04:42  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-11:04:42  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-11:04:42  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-11:04:42  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-11:04:42  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-11:04:42  INFO: -----    LAPLB1:   latch False False undef
25-11:04:42  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-11:04:42  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-11:04:42  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-11:04:42  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-11:04:42  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-11:04:42  INFO: -----    LAPLB2:   latch False False undef
25-11:04:42  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-11:04:42  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-11:04:42  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-11:04:42  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-11:04:42  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-11:04:42  INFO: -----    LAPLB3:   latch False False undef
25-11:04:42  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-11:04:42  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-11:04:42  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-11:04:43  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-11:04:43  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-11:04:43  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-11:04:58  INFO: ************Create Cell Apr: c110 Logger************
25-11:04:58  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-11:05:01  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-11:05:01  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-11:05:01  INFO: tech->Load tech files of tech:c110 sucessfully
25-11:05:02  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 11:05:02 2025
25-11:05:02  INFO: c110, (LABHB0, 24 devices), 24 devices
25-11:05:02  INFO: -----    LABHB0:   latch False False undef
25-11:05:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-11:05:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-11:05:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-11:05:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-11:05:02  INFO: c110, (LABHB1, 24 devices), 24 devices
25-11:05:02  INFO: -----    LABHB1:   latch False False undef
25-11:05:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-11:05:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-11:05:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-11:05:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-11:05:02  INFO: c110, (LABHB2, 24 devices), 24 devices
25-11:05:02  INFO: -----    LABHB2:   latch False False undef
25-11:05:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-11:05:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-11:05:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-11:05:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-11:05:02  INFO: c110, (LABHB3, 24 devices), 24 devices
25-11:05:02  INFO: -----    LABHB3:   latch False False undef
25-11:05:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-11:05:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-11:05:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-11:05:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-11:05:02  INFO: c110, (LABLB0, 24 devices), 24 devices
25-11:05:02  INFO: -----    LABLB0:   latch False False undef
25-11:05:02  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-11:05:02  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-11:05:02  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-11:05:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-11:05:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-11:05:02  INFO: c110, (LABLB1, 24 devices), 24 devices
25-11:05:02  INFO: -----    LABLB1:   latch False False undef
25-11:05:02  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-11:05:02  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-11:05:03  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-11:05:03  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-11:05:03  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-11:05:03  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-11:05:03  INFO: c110, (LABLB2, 24 devices), 24 devices
25-11:05:03  INFO: -----    LABLB2:   latch False False undef
25-11:05:03  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-11:05:03  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-11:05:03  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-11:05:03  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-11:05:03  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-11:05:03  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-11:05:03  INFO: c110, (LABLB3, 24 devices), 24 devices
25-11:05:03  INFO: -----    LABLB3:   latch False False undef
25-11:05:03  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-11:05:03  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-11:05:03  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-11:05:03  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-11:05:03  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-11:05:03  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-11:05:03  INFO: c110, (LACHB0, 21 devices), 21 devices
25-11:05:03  INFO: -----    LACHB0:   latch False False undef
25-11:05:03  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-11:05:03  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-11:05:03  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-11:05:03  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-11:05:03  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-11:05:03  INFO: c110, (LACHB1, 21 devices), 21 devices
25-11:05:03  INFO: -----    LACHB1:   latch False False undef
25-11:05:03  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-11:05:03  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-11:05:03  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-11:05:03  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-11:05:03  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-11:05:03  INFO: c110, (LACHB2, 21 devices), 21 devices
25-11:05:03  INFO: -----    LACHB2:   latch False False undef
25-11:05:03  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-11:05:03  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-11:05:03  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-11:05:03  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-11:05:03  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-11:05:03  INFO: c110, (LACHB3, 25 devices), 25 devices
25-11:05:03  INFO: -----    LACHB3:   latch False False undef
25-11:05:03  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-11:05:03  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-11:05:03  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-11:05:04  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-11:05:04  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-11:05:04  INFO: c110, (LACLB0, 21 devices), 21 devices
25-11:05:04  INFO: -----    LACLB0:   latch False False undef
25-11:05:04  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-11:05:04  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-11:05:04  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-11:05:04  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-11:05:04  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-11:05:04  INFO: c110, (LACLB1, 21 devices), 21 devices
25-11:05:04  INFO: -----    LACLB1:   latch False False undef
25-11:05:04  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-11:05:04  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-11:05:04  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-11:05:04  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-11:05:04  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-11:05:04  INFO: c110, (LACLB2, 21 devices), 21 devices
25-11:05:04  INFO: -----    LACLB2:   latch False False undef
25-11:05:04  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-11:05:04  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-11:05:04  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-11:05:04  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-11:05:04  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-11:05:04  INFO: c110, (LACLB3, 23 devices), 23 devices
25-11:05:04  INFO: -----    LACLB3:   latch False False undef
25-11:05:04  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-11:05:04  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-11:05:04  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-11:05:04  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-11:05:04  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-11:05:04  INFO: c110, (LANHB0, 18 devices), 18 devices
25-11:05:04  INFO: -----    LANHB0:   latch False False undef
25-11:05:04  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-11:05:04  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-11:05:04  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-11:05:04  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-11:05:04  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-11:05:04  INFO: c110, (LANHB1, 18 devices), 18 devices
25-11:05:04  INFO: -----    LANHB1:   latch False False undef
25-11:05:04  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-11:05:04  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-11:05:04  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-11:05:04  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-11:05:04  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-11:05:04  INFO: c110, (LANHB2, 22 devices), 22 devices
25-11:05:04  INFO: -----    LANHB2:   latch False False undef
25-11:05:04  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-11:05:04  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-11:05:04  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-11:05:05  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-11:05:05  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-11:05:05  INFO: c110, (LANHB3, 26 devices), 26 devices
25-11:05:05  INFO: -----    LANHB3:   latch False False undef
25-11:05:05  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-11:05:05  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-11:05:05  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-11:05:05  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-11:05:05  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-11:05:05  INFO: c110, (LANLB0, 18 devices), 18 devices
25-11:05:05  INFO: -----    LANLB0:   latch False False undef
25-11:05:05  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-11:05:05  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-11:05:05  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-11:05:05  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-11:05:05  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-11:05:05  INFO: c110, (LANLB1, 18 devices), 18 devices
25-11:05:05  INFO: -----    LANLB1:   latch False False undef
25-11:05:05  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-11:05:05  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-11:05:05  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-11:05:05  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-11:05:05  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-11:05:05  INFO: c110, (LANLB2, 24 devices), 24 devices
25-11:05:05  INFO: -----    LANLB2:   latch False False undef
25-11:05:05  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-11:05:05  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-11:05:05  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-11:05:06  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-11:05:06  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-11:05:06  INFO: c110, (LANLB3, 26 devices), 26 devices
25-11:05:06  INFO: -----    LANLB3:   latch False False undef
25-11:05:06  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-11:05:06  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-11:05:06  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-11:05:06  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-11:05:06  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-11:05:06  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-11:05:06  INFO: -----    LAPHB0:   latch False False undef
25-11:05:06  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-11:05:06  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-11:05:06  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-11:05:06  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-11:05:06  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-11:05:06  INFO: -----    LAPHB1:   latch False False undef
25-11:05:06  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-11:05:06  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-11:05:06  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-11:05:06  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-11:05:06  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-11:05:06  INFO: -----    LAPHB2:   latch False False undef
25-11:05:06  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-11:05:06  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-11:05:06  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-11:05:06  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-11:05:06  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-11:05:06  INFO: -----    LAPHB3:   latch False False undef
25-11:05:06  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-11:05:06  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-11:05:06  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-11:05:06  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-11:05:06  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-11:05:06  INFO: -----    LAPLB0:   latch False False undef
25-11:05:06  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-11:05:06  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-11:05:06  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-11:05:06  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-11:05:06  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-11:05:06  INFO: -----    LAPLB1:   latch False False undef
25-11:05:06  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-11:05:06  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-11:05:06  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-11:05:07  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-11:05:07  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-11:05:07  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-11:05:07  INFO: -----    LAPLB2:   latch False False undef
25-11:05:07  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-11:05:07  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-11:05:07  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-11:05:07  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-11:05:07  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-11:05:07  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-11:05:07  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-11:05:07  INFO: -----    LAPLB3:   latch False False undef
25-11:05:07  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-11:05:07  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-11:05:07  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-11:05:07  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-11:05:07  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-11:05:07  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-11:05:07  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-11:07:40  INFO: ************Create Cell Apr: c110 Logger************
25-11:07:40  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-11:07:42  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-11:07:42  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-11:07:42  INFO: tech->Load tech files of tech:c110 sucessfully
25-11:07:43  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 11:07:43 2025
25-11:07:43  INFO: c110, (LABHB0, 24 devices), 24 devices
25-11:07:43  INFO: -----    LABHB0:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-11:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-11:07:43  INFO: c110, (LABHB1, 24 devices), 24 devices
25-11:07:43  INFO: -----    LABHB1:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-11:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-11:07:43  INFO: c110, (LABHB2, 24 devices), 24 devices
25-11:07:43  INFO: -----    LABHB2:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-11:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-11:07:43  INFO: c110, (LABHB3, 24 devices), 24 devices
25-11:07:43  INFO: -----    LABHB3:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-11:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-11:07:43  INFO: c110, (LABLB0, 24 devices), 24 devices
25-11:07:43  INFO: -----    LABLB0:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-11:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-11:07:43  INFO: c110, (LABLB1, 24 devices), 24 devices
25-11:07:43  INFO: -----    LABLB1:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-11:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-11:07:43  INFO: c110, (LABLB2, 24 devices), 24 devices
25-11:07:43  INFO: -----    LABLB2:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-11:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-11:07:43  INFO: c110, (LABLB3, 24 devices), 24 devices
25-11:07:43  INFO: -----    LABLB3:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-11:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-11:07:43  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-11:07:43  INFO: c110, (LACHB0, 21 devices), 21 devices
25-11:07:43  INFO: -----    LACHB0:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-11:07:43  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-11:07:43  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-11:07:43  INFO: c110, (LACHB1, 21 devices), 21 devices
25-11:07:43  INFO: -----    LACHB1:   latch False False undef
25-11:07:43  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-11:07:43  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-11:07:43  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-11:07:43  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-11:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-11:07:43  INFO: c110, (LACHB2, 21 devices), 21 devices
25-11:07:43  INFO: -----    LACHB2:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-11:07:44  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-11:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-11:07:44  INFO: c110, (LACHB3, 25 devices), 25 devices
25-11:07:44  INFO: -----    LACHB3:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-11:07:44  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-11:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-11:07:44  INFO: c110, (LACLB0, 21 devices), 21 devices
25-11:07:44  INFO: -----    LACLB0:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-11:07:44  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-11:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-11:07:44  INFO: c110, (LACLB1, 21 devices), 21 devices
25-11:07:44  INFO: -----    LACLB1:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-11:07:44  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-11:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-11:07:44  INFO: c110, (LACLB2, 21 devices), 21 devices
25-11:07:44  INFO: -----    LACLB2:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-11:07:44  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-11:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-11:07:44  INFO: c110, (LACLB3, 23 devices), 23 devices
25-11:07:44  INFO: -----    LACLB3:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-11:07:44  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-11:07:44  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-11:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-11:07:44  INFO: c110, (LANHB0, 18 devices), 18 devices
25-11:07:44  INFO: -----    LANHB0:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-11:07:44  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-11:07:44  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-11:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-11:07:44  INFO: c110, (LANHB1, 18 devices), 18 devices
25-11:07:44  INFO: -----    LANHB1:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-11:07:44  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-11:07:44  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-11:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-11:07:44  INFO: c110, (LANHB2, 22 devices), 22 devices
25-11:07:44  INFO: -----    LANHB2:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-11:07:44  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-11:07:44  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-11:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-11:07:44  INFO: c110, (LANHB3, 26 devices), 26 devices
25-11:07:44  INFO: -----    LANHB3:   latch False False undef
25-11:07:44  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-11:07:44  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-11:07:44  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-11:07:45  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-11:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-11:07:45  INFO: c110, (LANLB0, 18 devices), 18 devices
25-11:07:45  INFO: -----    LANLB0:   latch False False undef
25-11:07:45  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-11:07:45  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-11:07:45  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-11:07:45  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-11:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-11:07:45  INFO: c110, (LANLB1, 18 devices), 18 devices
25-11:07:45  INFO: -----    LANLB1:   latch False False undef
25-11:07:45  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-11:07:45  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-11:07:45  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-11:07:45  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-11:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-11:07:45  INFO: c110, (LANLB2, 24 devices), 24 devices
25-11:07:45  INFO: -----    LANLB2:   latch False False undef
25-11:07:45  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-11:07:45  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-11:07:45  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-11:07:45  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-11:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-11:07:45  INFO: c110, (LANLB3, 26 devices), 26 devices
25-11:07:45  INFO: -----    LANLB3:   latch False False undef
25-11:07:45  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-11:07:45  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-11:07:45  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-11:07:45  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-11:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-11:07:45  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-11:07:45  INFO: -----    LAPHB0:   latch False False undef
25-11:07:45  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-11:07:45  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-11:07:45  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-11:07:45  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-11:07:45  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-11:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-11:07:45  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-11:07:45  INFO: -----    LAPHB1:   latch False False undef
25-11:07:45  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-11:07:45  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-11:07:45  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-11:07:45  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-11:07:45  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-11:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-11:07:45  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-11:07:45  INFO: -----    LAPHB2:   latch False False undef
25-11:07:45  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-11:07:45  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-11:07:45  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-11:07:45  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-11:07:45  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-11:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-11:07:45  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-11:07:45  INFO: -----    LAPHB3:   latch False False undef
25-11:07:45  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-11:07:45  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-11:07:45  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-11:07:45  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-11:07:45  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-11:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-11:07:45  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-11:07:45  INFO: -----    LAPLB0:   latch False False undef
25-11:07:46  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-11:07:46  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-11:07:46  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-11:07:46  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-11:07:46  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-11:07:46  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-11:07:46  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-11:07:46  INFO: -----    LAPLB1:   latch False False undef
25-11:07:46  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-11:07:46  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-11:07:46  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-11:07:46  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-11:07:46  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-11:07:46  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-11:07:46  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-11:07:46  INFO: -----    LAPLB2:   latch False False undef
25-11:07:46  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-11:07:46  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-11:07:46  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-11:07:46  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-11:07:46  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-11:07:46  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-11:07:46  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-11:07:46  INFO: -----    LAPLB3:   latch False False undef
25-11:07:46  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-11:07:46  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-11:07:46  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-11:07:46  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-11:07:46  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-11:07:46  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-11:07:46  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-11:10:52  INFO: ************Create Cell Apr: c110 Logger************
25-11:10:52  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-11:10:55  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-11:10:55  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-11:10:55  INFO: tech->Load tech files of tech:c110 sucessfully
25-11:10:56  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 11:10:56 2025
25-11:10:56  INFO: c110, (LABHB0, 24 devices), 24 devices
25-11:10:56  INFO: -----    LABHB0:   latch False False undef
25-11:10:56  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-11:10:56  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-11:10:57  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-11:10:57  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-11:10:57  INFO: c110, (LABHB1, 24 devices), 24 devices
25-11:10:57  INFO: -----    LABHB1:   latch False False undef
25-11:10:57  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-11:10:57  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-11:10:57  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-11:10:57  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-11:10:57  INFO: c110, (LABHB2, 24 devices), 24 devices
25-11:10:57  INFO: -----    LABHB2:   latch False False undef
25-11:10:57  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-11:10:57  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-11:10:57  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-11:10:57  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-11:10:57  INFO: c110, (LABHB3, 24 devices), 24 devices
25-11:10:57  INFO: -----    LABHB3:   latch False False undef
25-11:10:57  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-11:10:57  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-11:10:57  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-11:10:57  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-11:10:57  INFO: c110, (LABLB0, 24 devices), 24 devices
25-11:10:57  INFO: -----    LABLB0:   latch False False undef
25-11:10:57  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-11:10:57  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-11:10:57  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-11:10:57  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-11:10:57  INFO: c110, (LABLB1, 24 devices), 24 devices
25-11:10:57  INFO: -----    LABLB1:   latch False False undef
25-11:10:57  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-11:10:57  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-11:10:57  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-11:10:57  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-11:10:57  INFO: c110, (LABLB2, 24 devices), 24 devices
25-11:10:57  INFO: -----    LABLB2:   latch False False undef
25-11:10:57  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-11:10:57  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-11:10:57  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-11:10:58  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-11:10:58  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-11:10:58  INFO: c110, (LABLB3, 24 devices), 24 devices
25-11:10:58  INFO: -----    LABLB3:   latch False False undef
25-11:10:58  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-11:10:58  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-11:10:58  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-11:10:58  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-11:10:58  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-11:10:58  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-11:10:58  INFO: c110, (LACHB0, 21 devices), 21 devices
25-11:10:58  INFO: -----    LACHB0:   latch False False undef
25-11:10:58  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-11:10:58  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-11:10:58  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-11:10:58  INFO: c110, (LACHB1, 21 devices), 21 devices
25-11:10:58  INFO: -----    LACHB1:   latch False False undef
25-11:10:58  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-11:10:58  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-11:10:58  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-11:10:58  INFO: c110, (LACHB2, 21 devices), 21 devices
25-11:10:58  INFO: -----    LACHB2:   latch False False undef
25-11:10:58  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-11:10:58  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-11:10:58  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-11:10:58  INFO: c110, (LACHB3, 25 devices), 25 devices
25-11:10:58  INFO: -----    LACHB3:   latch False False undef
25-11:10:58  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-11:10:58  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-11:10:58  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-11:10:58  INFO: c110, (LACLB0, 21 devices), 21 devices
25-11:10:58  INFO: -----    LACLB0:   latch False False undef
25-11:10:58  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-11:10:58  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-11:10:58  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-11:10:58  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-11:10:58  INFO: c110, (LACLB1, 21 devices), 21 devices
25-11:10:58  INFO: -----    LACLB1:   latch False False undef
25-11:10:58  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-11:10:59  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-11:10:59  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-11:10:59  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-11:10:59  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-11:10:59  INFO: c110, (LACLB2, 21 devices), 21 devices
25-11:10:59  INFO: -----    LACLB2:   latch False False undef
25-11:10:59  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-11:10:59  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-11:10:59  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-11:10:59  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-11:10:59  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-11:10:59  INFO: c110, (LACLB3, 23 devices), 23 devices
25-11:10:59  INFO: -----    LACLB3:   latch False False undef
25-11:10:59  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-11:10:59  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-11:10:59  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-11:10:59  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-11:10:59  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-11:10:59  INFO: c110, (LANHB0, 18 devices), 18 devices
25-11:10:59  INFO: -----    LANHB0:   latch False False undef
25-11:10:59  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-11:10:59  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-11:10:59  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-11:10:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-11:10:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-11:10:59  INFO: c110, (LANHB1, 18 devices), 18 devices
25-11:10:59  INFO: -----    LANHB1:   latch False False undef
25-11:10:59  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-11:10:59  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-11:10:59  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-11:10:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-11:10:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-11:10:59  INFO: c110, (LANHB2, 22 devices), 22 devices
25-11:10:59  INFO: -----    LANHB2:   latch False False undef
25-11:10:59  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-11:10:59  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-11:10:59  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-11:10:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-11:10:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-11:10:59  INFO: c110, (LANHB3, 26 devices), 26 devices
25-11:10:59  INFO: -----    LANHB3:   latch False False undef
25-11:10:59  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-11:10:59  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-11:10:59  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-11:11:00  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-11:11:00  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-11:11:00  INFO: c110, (LANLB0, 18 devices), 18 devices
25-11:11:00  INFO: -----    LANLB0:   latch False False undef
25-11:11:00  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-11:11:00  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-11:11:00  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-11:11:00  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-11:11:00  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-11:11:00  INFO: c110, (LANLB1, 18 devices), 18 devices
25-11:11:00  INFO: -----    LANLB1:   latch False False undef
25-11:11:00  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-11:11:00  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-11:11:00  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-11:11:00  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-11:11:00  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-11:11:00  INFO: c110, (LANLB2, 24 devices), 24 devices
25-11:11:00  INFO: -----    LANLB2:   latch False False undef
25-11:11:00  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-11:11:00  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-11:11:00  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-11:11:00  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-11:11:00  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-11:11:00  INFO: c110, (LANLB3, 26 devices), 26 devices
25-11:11:00  INFO: -----    LANLB3:   latch False False undef
25-11:11:00  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-11:11:00  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-11:11:00  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-11:11:01  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-11:11:01  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-11:11:01  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-11:11:01  INFO: -----    LAPHB0:   latch False False undef
25-11:11:01  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-11:11:01  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-11:11:01  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-11:11:01  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-11:11:01  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-11:11:01  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-11:11:01  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-11:11:01  INFO: -----    LAPHB1:   latch False False undef
25-11:11:01  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-11:11:01  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-11:11:01  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-11:11:01  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-11:11:01  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-11:11:01  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-11:11:01  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-11:11:01  INFO: -----    LAPHB2:   latch False False undef
25-11:11:01  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-11:11:01  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-11:11:01  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-11:11:01  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-11:11:01  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-11:11:01  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-11:11:01  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-11:11:01  INFO: -----    LAPHB3:   latch False False undef
25-11:11:01  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-11:11:01  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-11:11:01  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-11:11:01  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-11:11:02  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-11:11:02  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-11:11:02  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-11:11:02  INFO: -----    LAPLB0:   latch False False undef
25-11:11:02  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-11:11:02  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-11:11:02  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-11:11:02  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-11:11:02  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-11:11:02  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-11:11:02  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-11:11:02  INFO: -----    LAPLB1:   latch False False undef
25-11:11:02  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-11:11:02  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-11:11:02  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-11:11:02  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-11:11:02  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-11:11:02  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-11:11:02  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-11:11:02  INFO: -----    LAPLB2:   latch False False undef
25-11:11:02  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-11:11:02  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-11:11:02  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-11:11:02  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-11:11:02  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-11:11:02  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-11:11:02  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-11:11:02  INFO: -----    LAPLB3:   latch False False undef
25-11:11:02  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-11:11:02  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-11:11:02  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-11:11:02  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-11:11:02  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-11:11:02  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-11:11:02  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-11:22:30  INFO: ************Create Cell Apr: c110 Logger************
25-11:22:30  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-11:22:31  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-11:22:31  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-11:22:31  INFO: tech->Load tech files of tech:c110 sucessfully
25-11:22:33  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 11:22:33 2025
25-11:22:33  INFO: c110, (LABHB0, 24 devices), 24 devices
25-11:22:33  INFO: -----    LABHB0:   latch False False undef
25-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-11:22:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-11:22:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-11:22:33  INFO: c110, (LABHB1, 24 devices), 24 devices
25-11:22:33  INFO: -----    LABHB1:   latch False False undef
25-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-11:22:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-11:22:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-11:22:33  INFO: c110, (LABHB2, 24 devices), 24 devices
25-11:22:33  INFO: -----    LABHB2:   latch False False undef
25-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-11:22:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-11:22:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-11:22:33  INFO: c110, (LABHB3, 24 devices), 24 devices
25-11:22:33  INFO: -----    LABHB3:   latch False False undef
25-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-11:22:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-11:22:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-11:22:33  INFO: c110, (LABLB0, 24 devices), 24 devices
25-11:22:33  INFO: -----    LABLB0:   latch False False undef
25-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-11:22:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-11:22:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-11:22:33  INFO: c110, (LABLB1, 24 devices), 24 devices
25-11:22:33  INFO: -----    LABLB1:   latch False False undef
25-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-11:22:33  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-11:22:33  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-11:22:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-11:22:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-11:22:33  INFO: c110, (LABLB2, 24 devices), 24 devices
25-11:22:33  INFO: -----    LABLB2:   latch False False undef
25-11:22:33  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-11:22:34  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-11:22:34  INFO: c110, (LABLB3, 24 devices), 24 devices
25-11:22:34  INFO: -----    LABLB3:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-11:22:34  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-11:22:34  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-11:22:34  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-11:22:34  INFO: c110, (LACHB0, 21 devices), 21 devices
25-11:22:34  INFO: -----    LACHB0:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-11:22:34  INFO: c110, (LACHB1, 21 devices), 21 devices
25-11:22:34  INFO: -----    LACHB1:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-11:22:34  INFO: c110, (LACHB2, 21 devices), 21 devices
25-11:22:34  INFO: -----    LACHB2:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-11:22:34  INFO: c110, (LACHB3, 25 devices), 25 devices
25-11:22:34  INFO: -----    LACHB3:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-11:22:34  INFO: c110, (LACLB0, 21 devices), 21 devices
25-11:22:34  INFO: -----    LACLB0:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-11:22:34  INFO: c110, (LACLB1, 21 devices), 21 devices
25-11:22:34  INFO: -----    LACLB1:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-11:22:34  INFO: c110, (LACLB2, 21 devices), 21 devices
25-11:22:34  INFO: -----    LACLB2:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-11:22:34  INFO: c110, (LACLB3, 23 devices), 23 devices
25-11:22:34  INFO: -----    LACLB3:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-11:22:34  INFO: c110, (LANHB0, 18 devices), 18 devices
25-11:22:34  INFO: -----    LANHB0:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-11:22:34  INFO: c110, (LANHB1, 18 devices), 18 devices
25-11:22:34  INFO: -----    LANHB1:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-11:22:34  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-11:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-11:22:34  INFO: c110, (LANHB2, 22 devices), 22 devices
25-11:22:34  INFO: -----    LANHB2:   latch False False undef
25-11:22:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-11:22:34  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-11:22:34  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-11:22:35  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-11:22:35  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-11:22:35  INFO: c110, (LANHB3, 26 devices), 26 devices
25-11:22:35  INFO: -----    LANHB3:   latch False False undef
25-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-11:22:35  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-11:22:35  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-11:22:35  INFO: c110, (LANLB0, 18 devices), 18 devices
25-11:22:35  INFO: -----    LANLB0:   latch False False undef
25-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-11:22:35  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-11:22:35  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-11:22:35  INFO: c110, (LANLB1, 18 devices), 18 devices
25-11:22:35  INFO: -----    LANLB1:   latch False False undef
25-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-11:22:35  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-11:22:35  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-11:22:35  INFO: c110, (LANLB2, 24 devices), 24 devices
25-11:22:35  INFO: -----    LANLB2:   latch False False undef
25-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-11:22:35  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-11:22:35  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-11:22:35  INFO: c110, (LANLB3, 26 devices), 26 devices
25-11:22:35  INFO: -----    LANLB3:   latch False False undef
25-11:22:35  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-11:22:35  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-11:22:36  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-11:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-11:22:36  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-11:22:36  INFO: -----    LAPHB0:   latch False False undef
25-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-11:22:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-11:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-11:22:36  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-11:22:36  INFO: -----    LAPHB1:   latch False False undef
25-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-11:22:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-11:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-11:22:36  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-11:22:36  INFO: -----    LAPHB2:   latch False False undef
25-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-11:22:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-11:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-11:22:36  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-11:22:36  INFO: -----    LAPHB3:   latch False False undef
25-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-11:22:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-11:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-11:22:36  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-11:22:36  INFO: -----    LAPLB0:   latch False False undef
25-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-11:22:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-11:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-11:22:36  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-11:22:36  INFO: -----    LAPLB1:   latch False False undef
25-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-11:22:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-11:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-11:22:36  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-11:22:36  INFO: -----    LAPLB2:   latch False False undef
25-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-11:22:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-11:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-11:22:36  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-11:22:36  INFO: -----    LAPLB3:   latch False False undef
25-11:22:36  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-11:22:36  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-11:22:36  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-11:22:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-11:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-11:22:36  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-11:58:58  INFO: ************Create Cell Apr: c110 Logger************
25-11:58:58  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-11:58:59  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-11:58:59  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-11:58:59  INFO: tech->Load tech files of tech:c110 sucessfully
25-11:59:00  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 11:59:00 2025
25-11:59:00  INFO: c110, (LABHB0, 24 devices), 24 devices
25-11:59:00  INFO: -----    LABHB0:   latch False False undef
25-11:59:00  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-11:59:00  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-11:59:00  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-11:59:00  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-11:59:00  INFO: c110, (LABHB1, 24 devices), 24 devices
25-11:59:00  INFO: -----    LABHB1:   latch False False undef
25-11:59:00  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-11:59:00  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-11:59:00  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-11:59:00  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-11:59:00  INFO: c110, (LABHB2, 24 devices), 24 devices
25-11:59:00  INFO: -----    LABHB2:   latch False False undef
25-11:59:00  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-11:59:00  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-11:59:00  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-11:59:00  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-11:59:00  INFO: c110, (LABHB3, 24 devices), 24 devices
25-11:59:00  INFO: -----    LABHB3:   latch False False undef
25-11:59:00  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-11:59:00  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-11:59:00  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-11:59:00  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-11:59:00  INFO: c110, (LABLB0, 24 devices), 24 devices
25-11:59:00  INFO: -----    LABLB0:   latch False False undef
25-11:59:00  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-11:59:00  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-11:59:00  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-11:59:01  INFO: c110, (LABLB1, 24 devices), 24 devices
25-11:59:01  INFO: -----    LABLB1:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-11:59:01  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-11:59:01  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-11:59:01  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-11:59:01  INFO: c110, (LABLB2, 24 devices), 24 devices
25-11:59:01  INFO: -----    LABLB2:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-11:59:01  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-11:59:01  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-11:59:01  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-11:59:01  INFO: c110, (LABLB3, 24 devices), 24 devices
25-11:59:01  INFO: -----    LABLB3:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-11:59:01  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-11:59:01  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-11:59:01  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-11:59:01  INFO: c110, (LACHB0, 21 devices), 21 devices
25-11:59:01  INFO: -----    LACHB0:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-11:59:01  INFO: c110, (LACHB1, 21 devices), 21 devices
25-11:59:01  INFO: -----    LACHB1:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-11:59:01  INFO: c110, (LACHB2, 21 devices), 21 devices
25-11:59:01  INFO: -----    LACHB2:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-11:59:01  INFO: c110, (LACHB3, 25 devices), 25 devices
25-11:59:01  INFO: -----    LACHB3:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-11:59:01  INFO: c110, (LACLB0, 21 devices), 21 devices
25-11:59:01  INFO: -----    LACLB0:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-11:59:01  INFO: c110, (LACLB1, 21 devices), 21 devices
25-11:59:01  INFO: -----    LACLB1:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-11:59:01  INFO: c110, (LACLB2, 21 devices), 21 devices
25-11:59:01  INFO: -----    LACLB2:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-11:59:01  INFO: c110, (LACLB3, 23 devices), 23 devices
25-11:59:01  INFO: -----    LACLB3:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-11:59:01  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-11:59:01  INFO: c110, (LANHB0, 18 devices), 18 devices
25-11:59:01  INFO: -----    LANHB0:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-11:59:01  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-11:59:01  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-11:59:01  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-11:59:01  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-11:59:01  INFO: c110, (LANHB1, 18 devices), 18 devices
25-11:59:01  INFO: -----    LANHB1:   latch False False undef
25-11:59:01  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-11:59:02  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-11:59:02  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-11:59:02  INFO: c110, (LANHB2, 22 devices), 22 devices
25-11:59:02  INFO: -----    LANHB2:   latch False False undef
25-11:59:02  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-11:59:02  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-11:59:02  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-11:59:02  INFO: c110, (LANHB3, 26 devices), 26 devices
25-11:59:02  INFO: -----    LANHB3:   latch False False undef
25-11:59:02  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-11:59:02  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-11:59:02  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-11:59:02  INFO: c110, (LANLB0, 18 devices), 18 devices
25-11:59:02  INFO: -----    LANLB0:   latch False False undef
25-11:59:02  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-11:59:02  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-11:59:02  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-11:59:02  INFO: c110, (LANLB1, 18 devices), 18 devices
25-11:59:02  INFO: -----    LANLB1:   latch False False undef
25-11:59:02  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-11:59:02  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-11:59:02  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-11:59:02  INFO: c110, (LANLB2, 24 devices), 24 devices
25-11:59:02  INFO: -----    LANLB2:   latch False False undef
25-11:59:02  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-11:59:02  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-11:59:02  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-11:59:02  INFO: c110, (LANLB3, 26 devices), 26 devices
25-11:59:02  INFO: -----    LANLB3:   latch False False undef
25-11:59:02  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-11:59:02  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-11:59:03  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-11:59:03  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-11:59:03  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-11:59:03  INFO: -----    LAPHB0:   latch False False undef
25-11:59:03  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-11:59:03  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-11:59:03  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-11:59:03  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-11:59:03  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-11:59:03  INFO: -----    LAPHB1:   latch False False undef
25-11:59:03  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-11:59:03  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-11:59:03  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-11:59:03  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-11:59:03  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-11:59:03  INFO: -----    LAPHB2:   latch False False undef
25-11:59:03  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-11:59:03  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-11:59:03  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-11:59:03  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-11:59:03  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-11:59:03  INFO: -----    LAPHB3:   latch False False undef
25-11:59:03  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-11:59:03  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-11:59:03  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-11:59:03  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-11:59:03  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-11:59:03  INFO: -----    LAPLB0:   latch False False undef
25-11:59:03  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-11:59:03  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-11:59:03  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-11:59:03  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-11:59:03  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-11:59:03  INFO: -----    LAPLB1:   latch False False undef
25-11:59:03  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-11:59:03  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-11:59:03  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-11:59:03  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-11:59:03  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-11:59:03  INFO: -----    LAPLB2:   latch False False undef
25-11:59:03  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-11:59:03  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-11:59:03  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-11:59:03  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-11:59:03  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-11:59:03  INFO: -----    LAPLB3:   latch False False undef
25-11:59:03  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-11:59:03  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-11:59:03  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-11:59:03  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-11:59:03  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-11:59:03  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-12:10:56  INFO: ************Create Cell Apr: c110 Logger************
25-12:10:56  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-12:10:58  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-12:10:59  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-12:10:59  INFO: tech->Load tech files of tech:c110 sucessfully
25-12:11:00  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 12:11:00 2025
25-12:11:00  INFO: c110, (LABHB0, 24 devices), 24 devices
25-12:11:00  INFO: -----    LABHB0:   latch False False undef
25-12:11:00  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-12:11:00  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-12:11:00  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-12:11:00  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-12:11:00  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-12:11:00  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-12:12:23  INFO: ************Create Cell Apr: c110 Logger************
25-12:12:23  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-12:12:25  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-12:12:25  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-12:12:25  INFO: tech->Load tech files of tech:c110 sucessfully
25-12:12:27  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 12:12:27 2025
25-12:12:27  INFO: c110, (LABHB0, 24 devices), 24 devices
25-12:12:27  INFO: -----    LABHB0:   latch False False undef
25-12:12:27  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-12:12:27  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-12:12:27  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-12:12:27  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-12:12:27  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-12:12:27  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-12:12:27  INFO: c110, (LABHB1, 24 devices), 24 devices
25-12:12:27  INFO: -----    LABHB1:   latch False False undef
25-12:12:27  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-12:12:27  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-12:12:27  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-12:12:27  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-12:12:28  INFO: c110, (LABHB2, 24 devices), 24 devices
25-12:12:28  INFO: -----    LABHB2:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-12:12:28  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-12:12:28  INFO: c110, (LABHB3, 24 devices), 24 devices
25-12:12:28  INFO: -----    LABHB3:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-12:12:28  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-12:12:28  INFO: c110, (LABLB0, 24 devices), 24 devices
25-12:12:28  INFO: -----    LABLB0:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-12:12:28  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-12:12:28  INFO: c110, (LABLB1, 24 devices), 24 devices
25-12:12:28  INFO: -----    LABLB1:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-12:12:28  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-12:12:28  INFO: c110, (LABLB2, 24 devices), 24 devices
25-12:12:28  INFO: -----    LABLB2:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-12:12:28  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-12:12:28  INFO: c110, (LABLB3, 24 devices), 24 devices
25-12:12:28  INFO: -----    LABLB3:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-12:12:28  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-12:12:28  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-12:12:28  INFO: c110, (LACHB0, 21 devices), 21 devices
25-12:12:28  INFO: -----    LACHB0:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-12:12:28  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-12:12:28  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-12:12:28  INFO: c110, (LACHB1, 21 devices), 21 devices
25-12:12:28  INFO: -----    LACHB1:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-12:12:28  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-12:12:28  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-12:12:28  INFO: c110, (LACHB2, 21 devices), 21 devices
25-12:12:28  INFO: -----    LACHB2:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-12:12:28  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-12:12:28  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-12:12:28  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-12:12:28  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-12:12:28  INFO: c110, (LACHB3, 25 devices), 25 devices
25-12:12:28  INFO: -----    LACHB3:   latch False False undef
25-12:12:28  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-12:12:28  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-12:12:28  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-12:12:29  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-12:12:29  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-12:12:29  INFO: c110, (LACLB0, 21 devices), 21 devices
25-12:12:29  INFO: -----    LACLB0:   latch False False undef
25-12:12:29  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-12:12:29  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-12:12:29  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-12:12:29  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-12:12:29  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-12:12:29  INFO: c110, (LACLB1, 21 devices), 21 devices
25-12:12:29  INFO: -----    LACLB1:   latch False False undef
25-12:12:29  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-12:12:29  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-12:12:29  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-12:12:29  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-12:12:29  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-12:12:29  INFO: c110, (LACLB2, 21 devices), 21 devices
25-12:12:29  INFO: -----    LACLB2:   latch False False undef
25-12:12:29  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-12:12:29  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-12:12:29  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-12:12:29  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-12:12:29  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-12:12:29  INFO: c110, (LACLB3, 23 devices), 23 devices
25-12:12:29  INFO: -----    LACLB3:   latch False False undef
25-12:12:29  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-12:12:29  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-12:12:29  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-12:12:29  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-12:12:29  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-12:12:29  INFO: c110, (LANHB0, 18 devices), 18 devices
25-12:12:29  INFO: -----    LANHB0:   latch False False undef
25-12:12:29  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-12:12:29  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-12:12:29  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-12:12:29  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-12:12:29  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-12:12:29  INFO: c110, (LANHB1, 18 devices), 18 devices
25-12:12:29  INFO: -----    LANHB1:   latch False False undef
25-12:12:29  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-12:12:29  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-12:12:29  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-12:12:29  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-12:12:29  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-12:12:29  INFO: c110, (LANHB2, 22 devices), 22 devices
25-12:12:29  INFO: -----    LANHB2:   latch False False undef
25-12:12:29  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-12:12:29  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-12:12:29  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-12:12:29  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-12:12:29  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-12:12:29  INFO: c110, (LANHB3, 26 devices), 26 devices
25-12:12:29  INFO: -----    LANHB3:   latch False False undef
25-12:12:29  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-12:12:29  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-12:12:29  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-12:12:30  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-12:12:30  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-12:12:30  INFO: c110, (LANLB0, 18 devices), 18 devices
25-12:12:30  INFO: -----    LANLB0:   latch False False undef
25-12:12:30  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-12:12:30  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-12:12:30  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-12:12:30  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-12:12:30  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-12:12:30  INFO: c110, (LANLB1, 18 devices), 18 devices
25-12:12:30  INFO: -----    LANLB1:   latch False False undef
25-12:12:30  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-12:12:30  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-12:12:30  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-12:12:30  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-12:12:30  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-12:12:30  INFO: c110, (LANLB2, 24 devices), 24 devices
25-12:12:30  INFO: -----    LANLB2:   latch False False undef
25-12:12:30  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-12:12:30  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-12:12:30  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-12:12:30  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-12:12:30  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-12:12:30  INFO: c110, (LANLB3, 26 devices), 26 devices
25-12:12:30  INFO: -----    LANLB3:   latch False False undef
25-12:12:30  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-12:12:30  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-12:12:30  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-12:12:30  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-12:12:30  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-12:12:30  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-12:12:30  INFO: -----    LAPHB0:   latch False False undef
25-12:12:30  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-12:12:30  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-12:12:30  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-12:12:30  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-12:12:30  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-12:12:30  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-12:12:30  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-12:12:30  INFO: -----    LAPHB1:   latch False False undef
25-12:12:30  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-12:12:30  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-12:12:30  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-12:12:30  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-12:12:30  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-12:12:30  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-12:12:30  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-12:12:30  INFO: -----    LAPHB2:   latch False False undef
25-12:12:30  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-12:12:30  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-12:12:30  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-12:12:30  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-12:12:30  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-12:12:30  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-12:12:30  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-12:12:30  INFO: -----    LAPHB3:   latch False False undef
25-12:12:30  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-12:12:30  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-12:12:30  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-12:12:30  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-12:12:31  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-12:12:31  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-12:12:31  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-12:12:31  INFO: -----    LAPLB0:   latch False False undef
25-12:12:31  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-12:12:31  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-12:12:31  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-12:12:31  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-12:12:31  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-12:12:31  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-12:12:31  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-12:12:31  INFO: -----    LAPLB1:   latch False False undef
25-12:12:31  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-12:12:31  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-12:12:31  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-12:12:31  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-12:12:31  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-12:12:31  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-12:12:31  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-12:12:31  INFO: -----    LAPLB2:   latch False False undef
25-12:12:31  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-12:12:31  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-12:12:31  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-12:12:31  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-12:12:31  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-12:12:31  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-12:12:31  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-12:12:31  INFO: -----    LAPLB3:   latch False False undef
25-12:12:31  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-12:12:31  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-12:12:31  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-12:12:31  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-12:12:31  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-12:12:31  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-12:12:31  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-12:33:08  INFO: ************Create Cell Apr: c110 Logger************
25-12:33:08  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-12:33:10  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-12:33:10  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-12:33:10  INFO: tech->Load tech files of tech:c110 sucessfully
25-12:33:11  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 12:33:11 2025
25-12:33:11  INFO: c110, (LABHB0, 24 devices), 24 devices
25-12:33:11  INFO: -----    LABHB0:   latch False False undef
25-12:33:11  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-12:33:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-12:33:12  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-12:33:12  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-12:33:12  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-12:33:12  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-12:33:20  INFO: ************Create Cell Apr: c110 Logger************
25-12:33:20  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-12:33:23  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-12:33:23  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-12:33:23  INFO: tech->Load tech files of tech:c110 sucessfully
25-12:33:23  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 12:33:23 2025
25-12:33:23  INFO: c110, (LABHB0, 24 devices), 24 devices
25-12:33:23  INFO: -----    LABHB0:   latch False False undef
25-12:33:23  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-12:33:23  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-12:33:23  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-12:33:23  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-12:33:24  INFO: c110, (LABHB1, 24 devices), 24 devices
25-12:33:24  INFO: -----    LABHB1:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-12:33:24  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-12:33:24  INFO: c110, (LABHB2, 24 devices), 24 devices
25-12:33:24  INFO: -----    LABHB2:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-12:33:24  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-12:33:24  INFO: c110, (LABHB3, 24 devices), 24 devices
25-12:33:24  INFO: -----    LABHB3:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-12:33:24  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-12:33:24  INFO: c110, (LABLB0, 24 devices), 24 devices
25-12:33:24  INFO: -----    LABLB0:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-12:33:24  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-12:33:24  INFO: c110, (LABLB1, 24 devices), 24 devices
25-12:33:24  INFO: -----    LABLB1:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-12:33:24  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-12:33:24  INFO: c110, (LABLB2, 24 devices), 24 devices
25-12:33:24  INFO: -----    LABLB2:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-12:33:24  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-12:33:24  INFO: c110, (LABLB3, 24 devices), 24 devices
25-12:33:24  INFO: -----    LABLB3:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-12:33:24  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-12:33:24  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-12:33:24  INFO: c110, (LACHB0, 21 devices), 21 devices
25-12:33:24  INFO: -----    LACHB0:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-12:33:24  INFO: c110, (LACHB1, 21 devices), 21 devices
25-12:33:24  INFO: -----    LACHB1:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-12:33:24  INFO: c110, (LACHB2, 21 devices), 21 devices
25-12:33:24  INFO: -----    LACHB2:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-12:33:24  INFO: c110, (LACHB3, 25 devices), 25 devices
25-12:33:24  INFO: -----    LACHB3:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-12:33:24  INFO: c110, (LACLB0, 21 devices), 21 devices
25-12:33:24  INFO: -----    LACLB0:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-12:33:24  INFO: c110, (LACLB1, 21 devices), 21 devices
25-12:33:24  INFO: -----    LACLB1:   latch False False undef
25-12:33:24  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-12:33:24  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-12:33:24  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-12:33:24  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-12:33:25  INFO: c110, (LACLB2, 21 devices), 21 devices
25-12:33:25  INFO: -----    LACLB2:   latch False False undef
25-12:33:25  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-12:33:25  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-12:33:25  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-12:33:25  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-12:33:25  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-12:33:25  INFO: c110, (LACLB3, 23 devices), 23 devices
25-12:33:25  INFO: -----    LACLB3:   latch False False undef
25-12:33:25  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-12:33:25  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-12:33:25  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-12:33:25  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-12:33:25  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-12:33:25  INFO: c110, (LANHB0, 18 devices), 18 devices
25-12:33:25  INFO: -----    LANHB0:   latch False False undef
25-12:33:25  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-12:33:25  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-12:33:25  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-12:33:25  INFO: c110, (LANHB1, 18 devices), 18 devices
25-12:33:25  INFO: -----    LANHB1:   latch False False undef
25-12:33:25  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-12:33:25  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-12:33:25  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-12:33:25  INFO: c110, (LANHB2, 22 devices), 22 devices
25-12:33:25  INFO: -----    LANHB2:   latch False False undef
25-12:33:25  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-12:33:25  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-12:33:25  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-12:33:25  INFO: c110, (LANHB3, 26 devices), 26 devices
25-12:33:25  INFO: -----    LANHB3:   latch False False undef
25-12:33:25  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-12:33:25  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-12:33:25  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-12:33:25  INFO: c110, (LANLB0, 18 devices), 18 devices
25-12:33:25  INFO: -----    LANLB0:   latch False False undef
25-12:33:25  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-12:33:25  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-12:33:25  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-12:33:25  INFO: c110, (LANLB1, 18 devices), 18 devices
25-12:33:25  INFO: -----    LANLB1:   latch False False undef
25-12:33:25  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-12:33:25  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-12:33:25  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-12:33:25  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-12:33:25  INFO: c110, (LANLB2, 24 devices), 24 devices
25-12:33:25  INFO: -----    LANLB2:   latch False False undef
25-12:33:26  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-12:33:26  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-12:33:26  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-12:33:26  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-12:33:26  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-12:33:26  INFO: c110, (LANLB3, 26 devices), 26 devices
25-12:33:26  INFO: -----    LANLB3:   latch False False undef
25-12:33:26  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-12:33:26  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-12:33:26  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-12:33:26  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-12:33:26  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-12:33:26  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-12:33:26  INFO: -----    LAPHB0:   latch False False undef
25-12:33:26  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-12:33:26  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-12:33:26  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-12:33:26  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-12:33:26  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-12:33:26  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-12:33:26  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-12:33:26  INFO: -----    LAPHB1:   latch False False undef
25-12:33:26  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-12:33:26  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-12:33:26  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-12:33:26  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-12:33:26  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-12:33:26  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-12:33:26  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-12:33:26  INFO: -----    LAPHB2:   latch False False undef
25-12:33:26  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-12:33:26  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-12:33:26  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-12:33:26  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-12:33:26  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-12:33:26  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-12:33:26  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-12:33:26  INFO: -----    LAPHB3:   latch False False undef
25-12:33:26  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-12:33:26  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-12:33:26  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-12:33:26  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-12:33:26  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-12:33:26  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-12:33:26  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-12:33:26  INFO: -----    LAPLB0:   latch False False undef
25-12:33:26  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-12:33:26  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-12:33:27  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-12:33:27  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-12:33:27  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-12:33:27  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-12:33:27  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-12:33:27  INFO: -----    LAPLB1:   latch False False undef
25-12:33:27  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-12:33:27  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-12:33:27  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-12:33:27  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-12:33:27  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-12:33:27  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-12:33:27  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-12:33:27  INFO: -----    LAPLB2:   latch False False undef
25-12:33:27  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-12:33:27  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-12:33:27  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-12:33:27  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-12:33:27  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-12:33:27  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-12:33:27  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-12:33:27  INFO: -----    LAPLB3:   latch False False undef
25-12:33:27  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-12:33:27  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-12:33:27  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-12:33:27  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-12:33:27  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-12:33:27  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-12:33:27  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-12:41:50  INFO: ************Create Cell Apr: c110 Logger************
25-12:41:50  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-12:41:51  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-12:41:51  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-12:41:51  INFO: tech->Load tech files of tech:c110 sucessfully
25-12:41:52  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 12:41:52 2025
25-12:41:52  INFO: c110, (LABHB0, 24 devices), 24 devices
25-12:41:52  INFO: -----    LABHB0:   latch False False undef
25-12:41:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-12:41:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-12:41:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-12:41:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-12:41:52  INFO: c110, (LABHB1, 24 devices), 24 devices
25-12:41:52  INFO: -----    LABHB1:   latch False False undef
25-12:41:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-12:41:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-12:41:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-12:41:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-12:41:52  INFO: c110, (LABHB2, 24 devices), 24 devices
25-12:41:52  INFO: -----    LABHB2:   latch False False undef
25-12:41:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-12:41:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-12:41:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-12:41:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-12:41:52  INFO: c110, (LABHB3, 24 devices), 24 devices
25-12:41:52  INFO: -----    LABHB3:   latch False False undef
25-12:41:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-12:41:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-12:41:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-12:41:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-12:41:52  INFO: c110, (LABLB0, 24 devices), 24 devices
25-12:41:52  INFO: -----    LABLB0:   latch False False undef
25-12:41:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-12:41:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-12:41:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-12:41:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-12:41:52  INFO: c110, (LABLB1, 24 devices), 24 devices
25-12:41:52  INFO: -----    LABLB1:   latch False False undef
25-12:41:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-12:41:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-12:41:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-12:41:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-12:41:52  INFO: c110, (LABLB2, 24 devices), 24 devices
25-12:41:52  INFO: -----    LABLB2:   latch False False undef
25-12:41:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-12:41:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-12:41:52  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-12:41:53  INFO: c110, (LABLB3, 24 devices), 24 devices
25-12:41:53  INFO: -----    LABLB3:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-12:41:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-12:41:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-12:41:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-12:41:53  INFO: c110, (LACHB0, 21 devices), 21 devices
25-12:41:53  INFO: -----    LACHB0:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-12:41:53  INFO: c110, (LACHB1, 21 devices), 21 devices
25-12:41:53  INFO: -----    LACHB1:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-12:41:53  INFO: c110, (LACHB2, 21 devices), 21 devices
25-12:41:53  INFO: -----    LACHB2:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-12:41:53  INFO: c110, (LACHB3, 25 devices), 25 devices
25-12:41:53  INFO: -----    LACHB3:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-12:41:53  INFO: c110, (LACLB0, 21 devices), 21 devices
25-12:41:53  INFO: -----    LACLB0:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-12:41:53  INFO: c110, (LACLB1, 21 devices), 21 devices
25-12:41:53  INFO: -----    LACLB1:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-12:41:53  INFO: c110, (LACLB2, 21 devices), 21 devices
25-12:41:53  INFO: -----    LACLB2:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-12:41:53  INFO: c110, (LACLB3, 23 devices), 23 devices
25-12:41:53  INFO: -----    LACLB3:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-12:41:53  INFO: c110, (LANHB0, 18 devices), 18 devices
25-12:41:53  INFO: -----    LANHB0:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-12:41:53  INFO: c110, (LANHB1, 18 devices), 18 devices
25-12:41:53  INFO: -----    LANHB1:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-12:41:53  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-12:41:53  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-12:41:53  INFO: c110, (LANHB2, 22 devices), 22 devices
25-12:41:53  INFO: -----    LANHB2:   latch False False undef
25-12:41:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-12:41:53  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-12:41:53  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-12:41:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-12:41:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-12:41:54  INFO: c110, (LANHB3, 26 devices), 26 devices
25-12:41:54  INFO: -----    LANHB3:   latch False False undef
25-12:41:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-12:41:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-12:41:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-12:41:54  INFO: c110, (LANLB0, 18 devices), 18 devices
25-12:41:54  INFO: -----    LANLB0:   latch False False undef
25-12:41:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-12:41:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-12:41:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-12:41:54  INFO: c110, (LANLB1, 18 devices), 18 devices
25-12:41:54  INFO: -----    LANLB1:   latch False False undef
25-12:41:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-12:41:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-12:41:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-12:41:54  INFO: c110, (LANLB2, 24 devices), 24 devices
25-12:41:54  INFO: -----    LANLB2:   latch False False undef
25-12:41:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-12:41:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-12:41:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-12:41:54  INFO: c110, (LANLB3, 26 devices), 26 devices
25-12:41:54  INFO: -----    LANLB3:   latch False False undef
25-12:41:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-12:41:54  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-12:41:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-12:41:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-12:41:55  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-12:41:55  INFO: -----    LAPHB0:   latch False False undef
25-12:41:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-12:41:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-12:41:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-12:41:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-12:41:55  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-12:41:55  INFO: -----    LAPHB1:   latch False False undef
25-12:41:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-12:41:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-12:41:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-12:41:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-12:41:55  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-12:41:55  INFO: -----    LAPHB2:   latch False False undef
25-12:41:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-12:41:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-12:41:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-12:41:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-12:41:55  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-12:41:55  INFO: -----    LAPHB3:   latch False False undef
25-12:41:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-12:41:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-12:41:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-12:41:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-12:41:55  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-12:41:55  INFO: -----    LAPLB0:   latch False False undef
25-12:41:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-12:41:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-12:41:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-12:41:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-12:41:55  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-12:41:55  INFO: -----    LAPLB1:   latch False False undef
25-12:41:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-12:41:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-12:41:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-12:41:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-12:41:55  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-12:41:55  INFO: -----    LAPLB2:   latch False False undef
25-12:41:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-12:41:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-12:41:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-12:41:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-12:41:55  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-12:41:55  INFO: -----    LAPLB3:   latch False False undef
25-12:41:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-12:41:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-12:41:55  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-12:41:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-12:41:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-12:41:55  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-14:31:59  INFO: ************Create Cell Apr: c110 Logger************
25-14:31:59  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-14:32:02  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-14:32:02  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-14:32:02  INFO: tech->Load tech files of tech:c110 sucessfully
25-14:32:03  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 14:32:03 2025
25-14:32:03  INFO: c110, (LABHB0, 24 devices), 24 devices
25-14:32:03  INFO: -----    LABHB0:   latch False False undef
25-14:32:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-14:32:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-14:32:03  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-14:32:03  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-14:32:03  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-14:32:03  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-14:32:28  INFO: ************Create Cell Apr: c110 Logger************
25-14:32:28  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-14:32:30  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-14:32:30  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-14:32:30  INFO: tech->Load tech files of tech:c110 sucessfully
25-14:32:31  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 14:32:31 2025
25-14:32:31  INFO: c110, (LABHB0, 24 devices), 24 devices
25-14:32:31  INFO: -----    LABHB0:   latch False False undef
25-14:32:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-14:32:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-14:32:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-14:32:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-14:32:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-14:32:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-14:33:43  INFO: ************Create Cell Apr: c110 Logger************
25-14:33:43  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-14:33:44  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-14:33:44  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-14:33:44  INFO: tech->Load tech files of tech:c110 sucessfully
25-14:33:44  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 14:33:44 2025
25-14:33:44  INFO: c110, (LABHB0, 24 devices), 24 devices
25-14:33:44  INFO: -----    LABHB0:   latch False False undef
25-14:33:44  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-14:33:44  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-14:33:44  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-14:33:44  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-14:33:44  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-14:33:44  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-14:35:06  INFO: ************Create Cell Apr: c110 Logger************
25-14:35:06  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-14:35:07  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-14:35:07  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-14:35:07  INFO: tech->Load tech files of tech:c110 sucessfully
25-14:35:08  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 14:35:08 2025
25-14:35:08  INFO: c110, (LABHB0, 24 devices), 24 devices
25-14:35:08  INFO: -----    LABHB0:   latch False False undef
25-14:35:08  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-14:35:08  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-14:35:08  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-14:35:08  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-14:35:08  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-14:35:08  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-14:35:55  INFO: ************Create Cell Apr: c110 Logger************
25-14:35:55  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-14:35:57  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-14:35:57  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-14:35:57  INFO: tech->Load tech files of tech:c110 sucessfully
25-14:35:59  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 14:35:59 2025
25-14:35:59  INFO: c110, (LABHB0, 24 devices), 24 devices
25-14:35:59  INFO: -----    LABHB0:   latch False False undef
25-14:35:59  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-14:35:59  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-14:35:59  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-14:35:59  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-14:35:59  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-14:35:59  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-14:37:22  INFO: ************Create Cell Apr: c110 Logger************
25-14:37:22  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-14:37:24  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-14:37:24  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-14:37:24  INFO: tech->Load tech files of tech:c110 sucessfully
25-14:37:26  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 14:37:26 2025
25-14:37:26  INFO: c110, (LABHB0, 24 devices), 24 devices
25-14:37:26  INFO: -----    LABHB0:   latch False False undef
25-14:37:26  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-14:37:26  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-14:37:26  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-14:37:26  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-14:37:26  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-14:37:26  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-14:47:45  INFO: ************Create Cell Apr: c110 Logger************
25-14:47:45  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-14:47:47  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-14:47:47  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-14:47:47  INFO: tech->Load tech files of tech:c110 sucessfully
25-14:47:49  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 14:47:49 2025
25-14:47:49  INFO: c110, (LABHB0, 24 devices), 24 devices
25-14:47:49  INFO: -----    LABHB0:   latch False False undef
25-14:47:49  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-14:47:49  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-14:47:49  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-14:47:49  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-14:47:49  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-14:47:49  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:06:01  INFO: ************Create Cell Apr: c110 Logger************
25-15:06:01  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:06:02  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:06:03  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:06:03  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:07:13  INFO: ************Create Cell Apr: c110 Logger************
25-15:07:13  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:07:15  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:07:15  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:07:15  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:07:16  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:07:16 2025
25-15:07:16  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:07:16  INFO: -----    LABHB0:   latch False False undef
25-15:07:16  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:07:16  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:07:16  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:07:16  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:07:16  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:07:16  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:11:50  INFO: ************Create Cell Apr: c110 Logger************
25-15:11:50  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:11:52  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:11:52  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:11:52  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:11:52  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:11:52 2025
25-15:11:52  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:11:52  INFO: -----    LABHB0:   latch False False undef
25-15:11:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:11:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:11:52  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:11:52  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:11:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:11:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:11:52  INFO: c110, (LABHB1, 24 devices), 24 devices
25-15:11:52  INFO: -----    LABHB1:   latch False False undef
25-15:11:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-15:11:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-15:11:52  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-15:11:52  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-15:11:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-15:11:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-15:11:52  INFO: c110, (LABHB2, 24 devices), 24 devices
25-15:11:52  INFO: -----    LABHB2:   latch False False undef
25-15:11:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-15:11:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-15:11:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-15:11:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-15:11:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-15:11:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-15:11:52  INFO: c110, (LABHB3, 24 devices), 24 devices
25-15:11:52  INFO: -----    LABHB3:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-15:11:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-15:11:53  INFO: c110, (LABLB0, 24 devices), 24 devices
25-15:11:53  INFO: -----    LABLB0:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-15:11:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-15:11:53  INFO: c110, (LABLB1, 24 devices), 24 devices
25-15:11:53  INFO: -----    LABLB1:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-15:11:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-15:11:53  INFO: c110, (LABLB2, 24 devices), 24 devices
25-15:11:53  INFO: -----    LABLB2:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-15:11:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-15:11:53  INFO: c110, (LABLB3, 24 devices), 24 devices
25-15:11:53  INFO: -----    LABLB3:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-15:11:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-15:11:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-15:11:53  INFO: c110, (LACHB0, 21 devices), 21 devices
25-15:11:53  INFO: -----    LACHB0:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-15:11:53  INFO: c110, (LACHB1, 21 devices), 21 devices
25-15:11:53  INFO: -----    LACHB1:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-15:11:53  INFO: c110, (LACHB2, 21 devices), 21 devices
25-15:11:53  INFO: -----    LACHB2:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-15:11:53  INFO: c110, (LACHB3, 25 devices), 25 devices
25-15:11:53  INFO: -----    LACHB3:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-15:11:53  INFO: c110, (LACLB0, 21 devices), 21 devices
25-15:11:53  INFO: -----    LACLB0:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-15:11:53  INFO: c110, (LACLB1, 21 devices), 21 devices
25-15:11:53  INFO: -----    LACLB1:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-15:11:53  INFO: c110, (LACLB2, 21 devices), 21 devices
25-15:11:53  INFO: -----    LACLB2:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-15:11:53  INFO: c110, (LACLB3, 23 devices), 23 devices
25-15:11:53  INFO: -----    LACLB3:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-15:11:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-15:11:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-15:11:53  INFO: c110, (LANHB0, 18 devices), 18 devices
25-15:11:53  INFO: -----    LANHB0:   latch False False undef
25-15:11:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-15:11:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-15:11:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-15:11:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-15:11:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-15:11:54  INFO: c110, (LANHB1, 18 devices), 18 devices
25-15:11:54  INFO: -----    LANHB1:   latch False False undef
25-15:11:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-15:11:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-15:11:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-15:11:54  INFO: c110, (LANHB2, 22 devices), 22 devices
25-15:11:54  INFO: -----    LANHB2:   latch False False undef
25-15:11:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-15:11:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-15:11:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-15:11:54  INFO: c110, (LANHB3, 26 devices), 26 devices
25-15:11:54  INFO: -----    LANHB3:   latch False False undef
25-15:11:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-15:11:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-15:11:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-15:11:54  INFO: c110, (LANLB0, 18 devices), 18 devices
25-15:11:54  INFO: -----    LANLB0:   latch False False undef
25-15:11:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-15:11:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-15:11:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-15:11:54  INFO: c110, (LANLB1, 18 devices), 18 devices
25-15:11:54  INFO: -----    LANLB1:   latch False False undef
25-15:11:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-15:11:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-15:11:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-15:11:54  INFO: c110, (LANLB2, 24 devices), 24 devices
25-15:11:54  INFO: -----    LANLB2:   latch False False undef
25-15:11:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-15:11:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-15:11:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-15:11:54  INFO: c110, (LANLB3, 26 devices), 26 devices
25-15:11:54  INFO: -----    LANLB3:   latch False False undef
25-15:11:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-15:11:54  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-15:11:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-15:11:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-15:11:55  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-15:11:55  INFO: -----    LAPHB0:   latch False False undef
25-15:11:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-15:11:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-15:11:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-15:11:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-15:11:55  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-15:11:55  INFO: -----    LAPHB1:   latch False False undef
25-15:11:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-15:11:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-15:11:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-15:11:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-15:11:55  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-15:11:55  INFO: -----    LAPHB2:   latch False False undef
25-15:11:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-15:11:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-15:11:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-15:11:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-15:11:55  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-15:11:55  INFO: -----    LAPHB3:   latch False False undef
25-15:11:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-15:11:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-15:11:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-15:11:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-15:11:55  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-15:11:55  INFO: -----    LAPLB0:   latch False False undef
25-15:11:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-15:11:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-15:11:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-15:11:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-15:11:55  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-15:11:55  INFO: -----    LAPLB1:   latch False False undef
25-15:11:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-15:11:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-15:11:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-15:11:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-15:11:55  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-15:11:55  INFO: -----    LAPLB2:   latch False False undef
25-15:11:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-15:11:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-15:11:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-15:11:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-15:11:55  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-15:11:55  INFO: -----    LAPLB3:   latch False False undef
25-15:11:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-15:11:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-15:11:55  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-15:11:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-15:11:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-15:11:55  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-15:25:13  INFO: ************Create Cell Apr: c110 Logger************
25-15:25:13  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:25:15  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:25:15  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:25:15  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:25:18  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:25:18 2025
25-15:25:18  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:25:18  INFO: -----    LABHB0:   latch False False undef
25-15:25:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:25:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:25:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:25:18  INFO: c110, (LABHB1, 24 devices), 24 devices
25-15:25:18  INFO: -----    LABHB1:   latch False False undef
25-15:25:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-15:25:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-15:25:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-15:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-15:25:18  INFO: c110, (LABHB2, 24 devices), 24 devices
25-15:25:18  INFO: -----    LABHB2:   latch False False undef
25-15:25:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-15:25:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-15:25:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-15:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-15:25:18  INFO: c110, (LABHB3, 24 devices), 24 devices
25-15:25:18  INFO: -----    LABHB3:   latch False False undef
25-15:25:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-15:25:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-15:25:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-15:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-15:25:18  INFO: c110, (LABLB0, 24 devices), 24 devices
25-15:25:18  INFO: -----    LABLB0:   latch False False undef
25-15:25:18  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-15:25:18  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-15:25:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-15:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-15:25:18  INFO: c110, (LABLB1, 24 devices), 24 devices
25-15:25:18  INFO: -----    LABLB1:   latch False False undef
25-15:25:18  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-15:25:18  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-15:25:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-15:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-15:25:18  INFO: c110, (LABLB2, 24 devices), 24 devices
25-15:25:18  INFO: -----    LABLB2:   latch False False undef
25-15:25:18  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-15:25:18  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-15:25:18  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-15:25:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-15:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-15:25:18  INFO: c110, (LABLB3, 24 devices), 24 devices
25-15:25:18  INFO: -----    LABLB3:   latch False False undef
25-15:25:18  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-15:25:19  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-15:25:19  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-15:25:19  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-15:25:19  INFO: c110, (LACHB0, 21 devices), 21 devices
25-15:25:19  INFO: -----    LACHB0:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-15:25:19  INFO: c110, (LACHB1, 21 devices), 21 devices
25-15:25:19  INFO: -----    LACHB1:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-15:25:19  INFO: c110, (LACHB2, 21 devices), 21 devices
25-15:25:19  INFO: -----    LACHB2:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-15:25:19  INFO: c110, (LACHB3, 25 devices), 25 devices
25-15:25:19  INFO: -----    LACHB3:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-15:25:19  INFO: c110, (LACLB0, 21 devices), 21 devices
25-15:25:19  INFO: -----    LACLB0:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-15:25:19  INFO: c110, (LACLB1, 21 devices), 21 devices
25-15:25:19  INFO: -----    LACLB1:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-15:25:19  INFO: c110, (LACLB2, 21 devices), 21 devices
25-15:25:19  INFO: -----    LACLB2:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-15:25:19  INFO: c110, (LACLB3, 23 devices), 23 devices
25-15:25:19  INFO: -----    LACLB3:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-15:25:19  INFO: c110, (LANHB0, 18 devices), 18 devices
25-15:25:19  INFO: -----    LANHB0:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-15:25:19  INFO: c110, (LANHB1, 18 devices), 18 devices
25-15:25:19  INFO: -----    LANHB1:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-15:25:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-15:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-15:25:19  INFO: c110, (LANHB2, 22 devices), 22 devices
25-15:25:19  INFO: -----    LANHB2:   latch False False undef
25-15:25:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-15:25:19  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-15:25:19  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-15:25:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-15:25:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-15:25:20  INFO: c110, (LANHB3, 26 devices), 26 devices
25-15:25:20  INFO: -----    LANHB3:   latch False False undef
25-15:25:20  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-15:25:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-15:25:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-15:25:20  INFO: c110, (LANLB0, 18 devices), 18 devices
25-15:25:20  INFO: -----    LANLB0:   latch False False undef
25-15:25:20  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-15:25:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-15:25:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-15:25:20  INFO: c110, (LANLB1, 18 devices), 18 devices
25-15:25:20  INFO: -----    LANLB1:   latch False False undef
25-15:25:20  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-15:25:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-15:25:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-15:25:20  INFO: c110, (LANLB2, 24 devices), 24 devices
25-15:25:20  INFO: -----    LANLB2:   latch False False undef
25-15:25:20  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-15:25:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-15:25:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-15:25:20  INFO: c110, (LANLB3, 26 devices), 26 devices
25-15:25:20  INFO: -----    LANLB3:   latch False False undef
25-15:25:20  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-15:25:20  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-15:25:21  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-15:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-15:25:21  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-15:25:21  INFO: -----    LAPHB0:   latch False False undef
25-15:25:21  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-15:25:21  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-15:25:21  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-15:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-15:25:21  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-15:25:21  INFO: -----    LAPHB1:   latch False False undef
25-15:25:21  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-15:25:21  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-15:25:21  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-15:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-15:25:21  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-15:25:21  INFO: -----    LAPHB2:   latch False False undef
25-15:25:21  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-15:25:21  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-15:25:21  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-15:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-15:25:21  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-15:25:21  INFO: -----    LAPHB3:   latch False False undef
25-15:25:21  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-15:25:21  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-15:25:21  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-15:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-15:25:21  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-15:25:21  INFO: -----    LAPLB0:   latch False False undef
25-15:25:21  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-15:25:21  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-15:25:21  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-15:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-15:25:21  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-15:25:21  INFO: -----    LAPLB1:   latch False False undef
25-15:25:21  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-15:25:21  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-15:25:21  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-15:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-15:25:21  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-15:25:21  INFO: -----    LAPLB2:   latch False False undef
25-15:25:21  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-15:25:21  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-15:25:21  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-15:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-15:25:21  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-15:25:21  INFO: -----    LAPLB3:   latch False False undef
25-15:25:21  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-15:25:21  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-15:25:21  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-15:25:21  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-15:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-15:25:21  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-15:40:50  INFO: ************Create Cell Apr: c110 Logger************
25-15:40:50  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:40:51  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:40:51  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:40:51  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:40:53  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:40:53 2025
25-15:40:53  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:40:53  INFO: -----    LABHB0:   latch False False undef
25-15:40:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:40:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:40:53  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:40:53  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:40:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:40:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:41:29  INFO: ************Create Cell Apr: c110 Logger************
25-15:41:29  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:41:30  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:41:30  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:41:30  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:41:31  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:41:31 2025
25-15:41:31  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:41:31  INFO: -----    LABHB0:   latch False False undef
25-15:41:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:41:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:41:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:41:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:41:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:41:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:42:00  INFO: ************Create Cell Apr: c110 Logger************
25-15:42:00  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:42:01  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:42:01  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:42:01  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:42:02  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:42:02 2025
25-15:42:02  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:42:02  INFO: -----    LABHB0:   latch False False undef
25-15:42:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:42:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:42:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:42:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:42:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:42:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:46:27  INFO: ************Create Cell Apr: c110 Logger************
25-15:46:27  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:46:30  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:46:30  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:46:30  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:46:31  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:46:31 2025
25-15:46:31  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:46:31  INFO: -----    LABHB0:   latch False False undef
25-15:46:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:46:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:46:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:46:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:46:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:46:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:48:22  INFO: ************Create Cell Apr: c110 Logger************
25-15:48:22  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:48:24  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:48:24  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:48:24  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:48:25  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:48:25 2025
25-15:48:25  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:48:25  INFO: -----    LABHB0:   latch False False undef
25-15:48:25  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:48:25  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:48:25  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:48:25  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:48:25  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:48:25  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:49:07  INFO: ************Create Cell Apr: c110 Logger************
25-15:49:07  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:49:09  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:49:09  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:49:09  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:49:11  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:49:11 2025
25-15:49:11  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:49:11  INFO: -----    LABHB0:   latch False False undef
25-15:49:11  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:49:11  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:49:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:49:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:49:11  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:49:11  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:49:12  INFO: c110, (LABHB1, 24 devices), 24 devices
25-15:49:12  INFO: -----    LABHB1:   latch False False undef
25-15:49:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-15:49:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-15:49:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-15:49:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-15:49:12  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-15:49:12  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-15:49:13  INFO: c110, (LABHB2, 24 devices), 24 devices
25-15:49:13  INFO: -----    LABHB2:   latch False False undef
25-15:49:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-15:49:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-15:49:13  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-15:49:13  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-15:49:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-15:49:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-15:49:14  INFO: c110, (LABHB3, 24 devices), 24 devices
25-15:49:14  INFO: -----    LABHB3:   latch False False undef
25-15:49:14  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-15:49:14  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-15:49:14  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-15:49:14  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-15:49:14  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-15:49:14  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-15:49:14  INFO: c110, (LABLB0, 24 devices), 24 devices
25-15:49:14  INFO: -----    LABLB0:   latch False False undef
25-15:49:14  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-15:49:14  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-15:49:14  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-15:49:14  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-15:49:14  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-15:49:14  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-15:49:15  INFO: c110, (LABLB1, 24 devices), 24 devices
25-15:49:15  INFO: -----    LABLB1:   latch False False undef
25-15:49:15  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-15:49:15  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-15:49:15  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-15:49:15  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-15:49:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-15:49:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-15:49:16  INFO: c110, (LABLB2, 24 devices), 24 devices
25-15:49:16  INFO: -----    LABLB2:   latch False False undef
25-15:49:16  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-15:49:16  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-15:49:16  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-15:49:16  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-15:49:16  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-15:49:16  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-15:49:16  INFO: c110, (LABLB3, 24 devices), 24 devices
25-15:49:16  INFO: -----    LABLB3:   latch False False undef
25-15:49:16  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-15:49:16  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-15:49:16  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-15:49:16  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-15:49:16  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-15:49:16  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-15:49:17  INFO: c110, (LACHB0, 21 devices), 21 devices
25-15:49:17  INFO: -----    LACHB0:   latch False False undef
25-15:49:17  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-15:49:17  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-15:49:17  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-15:49:17  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-15:49:17  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-15:49:18  INFO: c110, (LACHB1, 21 devices), 21 devices
25-15:49:18  INFO: -----    LACHB1:   latch False False undef
25-15:49:18  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-15:49:18  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-15:49:18  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-15:49:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-15:49:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-15:49:18  INFO: c110, (LACHB2, 21 devices), 21 devices
25-15:49:18  INFO: -----    LACHB2:   latch False False undef
25-15:49:18  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-15:49:18  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-15:49:18  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-15:49:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-15:49:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-15:49:19  INFO: c110, (LACHB3, 25 devices), 25 devices
25-15:49:19  INFO: -----    LACHB3:   latch False False undef
25-15:49:19  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-15:49:19  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-15:49:19  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-15:49:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-15:49:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-15:49:19  INFO: c110, (LACLB0, 21 devices), 21 devices
25-15:49:19  INFO: -----    LACLB0:   latch False False undef
25-15:49:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-15:49:19  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-15:49:19  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-15:49:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-15:49:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-15:49:19  INFO: c110, (LACLB1, 21 devices), 21 devices
25-15:49:19  INFO: -----    LACLB1:   latch False False undef
25-15:49:19  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-15:49:19  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-15:49:19  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-15:49:19  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-15:49:19  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-15:49:20  INFO: c110, (LACLB2, 21 devices), 21 devices
25-15:49:20  INFO: -----    LACLB2:   latch False False undef
25-15:49:20  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-15:49:20  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-15:49:20  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-15:49:20  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-15:49:20  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-15:49:21  INFO: c110, (LACLB3, 23 devices), 23 devices
25-15:49:21  INFO: -----    LACLB3:   latch False False undef
25-15:49:21  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-15:49:21  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-15:49:21  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-15:49:21  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-15:49:21  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-15:49:21  INFO: c110, (LANHB0, 18 devices), 18 devices
25-15:49:21  INFO: -----    LANHB0:   latch False False undef
25-15:49:21  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-15:49:21  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-15:49:21  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-15:49:21  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-15:49:21  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-15:49:21  INFO: c110, (LANHB1, 18 devices), 18 devices
25-15:49:21  INFO: -----    LANHB1:   latch False False undef
25-15:49:21  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-15:49:21  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-15:49:21  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-15:49:21  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-15:49:21  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-15:49:22  INFO: c110, (LANHB2, 22 devices), 22 devices
25-15:49:22  INFO: -----    LANHB2:   latch False False undef
25-15:49:22  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-15:49:22  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-15:49:22  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-15:49:22  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-15:49:22  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-15:49:22  INFO: c110, (LANHB3, 26 devices), 26 devices
25-15:49:22  INFO: -----    LANHB3:   latch False False undef
25-15:49:22  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-15:49:22  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-15:49:22  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-15:49:23  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-15:49:23  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-15:49:23  INFO: c110, (LANLB0, 18 devices), 18 devices
25-15:49:23  INFO: -----    LANLB0:   latch False False undef
25-15:49:23  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-15:49:23  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-15:49:23  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-15:49:23  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-15:49:23  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-15:49:23  INFO: c110, (LANLB1, 18 devices), 18 devices
25-15:49:23  INFO: -----    LANLB1:   latch False False undef
25-15:49:23  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-15:49:23  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-15:49:23  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-15:49:23  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-15:49:23  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-15:49:24  INFO: c110, (LANLB2, 24 devices), 24 devices
25-15:49:24  INFO: -----    LANLB2:   latch False False undef
25-15:49:24  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-15:49:24  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-15:49:24  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-15:49:24  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-15:49:24  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-15:49:24  INFO: c110, (LANLB3, 26 devices), 26 devices
25-15:49:24  INFO: -----    LANLB3:   latch False False undef
25-15:49:24  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-15:49:24  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-15:49:24  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-15:49:24  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-15:49:24  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-15:49:24  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-15:49:24  INFO: -----    LAPHB0:   latch False False undef
25-15:49:24  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-15:49:24  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-15:49:24  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-15:49:24  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-15:49:24  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-15:49:24  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-15:49:25  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-15:49:25  INFO: -----    LAPHB1:   latch False False undef
25-15:49:25  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-15:49:25  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-15:49:25  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-15:49:25  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-15:49:25  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-15:49:25  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-15:49:26  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-15:49:26  INFO: -----    LAPHB2:   latch False False undef
25-15:49:26  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-15:49:26  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-15:49:26  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-15:49:26  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-15:49:26  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-15:49:26  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-15:49:27  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-15:49:27  INFO: -----    LAPHB3:   latch False False undef
25-15:49:27  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-15:49:27  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-15:49:27  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-15:49:27  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-15:49:27  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-15:49:27  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-15:49:27  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-15:49:27  INFO: -----    LAPLB0:   latch False False undef
25-15:49:27  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-15:49:27  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-15:49:27  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-15:49:27  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-15:49:27  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-15:49:27  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-15:49:28  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-15:49:28  INFO: -----    LAPLB1:   latch False False undef
25-15:49:28  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-15:49:28  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-15:49:28  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-15:49:28  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-15:49:28  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-15:49:28  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-15:49:29  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-15:49:29  INFO: -----    LAPLB2:   latch False False undef
25-15:49:29  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-15:49:29  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-15:49:29  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-15:49:29  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-15:49:29  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-15:49:29  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-15:49:29  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-15:49:29  INFO: -----    LAPLB3:   latch False False undef
25-15:49:29  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-15:49:29  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-15:49:29  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-15:49:29  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-15:49:29  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-15:49:29  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-15:49:30  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-15:50:42  INFO: ************Create Cell Apr: c110 Logger************
25-15:50:42  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:50:44  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:50:44  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:50:44  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:50:45  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:50:45 2025
25-15:50:45  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:50:45  INFO: -----    LABHB0:   latch False False undef
25-15:50:45  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:50:45  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:50:45  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:50:45  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:50:45  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:50:45  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:51:26  INFO: ************Create Cell Apr: c110 Logger************
25-15:51:26  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:51:27  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:51:27  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:51:27  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:51:28  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:51:28 2025
25-15:51:28  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:51:28  INFO: -----    LABHB0:   latch False False undef
25-15:51:28  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:51:28  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:51:28  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:51:28  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:51:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:51:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:51:29  INFO: c110, (LABHB1, 24 devices), 24 devices
25-15:51:29  INFO: -----    LABHB1:   latch False False undef
25-15:51:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-15:51:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-15:51:29  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-15:51:29  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-15:53:23  INFO: ************Create Cell Apr: c110 Logger************
25-15:53:23  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:53:24  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:53:24  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:53:24  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:53:25  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:53:25 2025
25-15:53:25  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:53:25  INFO: -----    LABHB0:   latch False False undef
25-15:53:25  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:53:25  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:53:25  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:53:25  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:53:25  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:53:25  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:53:26  INFO: c110, (LABHB1, 24 devices), 24 devices
25-15:53:26  INFO: -----    LABHB1:   latch False False undef
25-15:53:26  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-15:53:26  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-15:53:26  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-15:53:26  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-15:53:26  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-15:53:26  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-15:53:26  INFO: c110, (LABHB2, 24 devices), 24 devices
25-15:53:26  INFO: -----    LABHB2:   latch False False undef
25-15:53:26  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-15:53:26  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-15:53:26  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-15:53:26  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-15:53:26  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-15:53:26  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-15:53:27  INFO: c110, (LABHB3, 24 devices), 24 devices
25-15:53:27  INFO: -----    LABHB3:   latch False False undef
25-15:53:27  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-15:53:27  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-15:53:27  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-15:53:27  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-15:53:27  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-15:53:27  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-15:54:59  INFO: ************Create Cell Apr: c110 Logger************
25-15:54:59  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-15:55:01  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-15:55:01  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-15:55:01  INFO: tech->Load tech files of tech:c110 sucessfully
25-15:55:02  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 15:55:02 2025
25-15:55:02  INFO: c110, (LABHB0, 24 devices), 24 devices
25-15:55:02  INFO: -----    LABHB0:   latch False False undef
25-15:55:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-15:55:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-15:55:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-15:55:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-15:55:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-15:55:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-15:55:03  INFO: c110, (LABHB1, 24 devices), 24 devices
25-15:55:03  INFO: -----    LABHB1:   latch False False undef
25-15:55:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-15:55:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-15:55:03  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-15:55:03  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-15:55:04  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-15:55:04  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-15:55:05  INFO: c110, (LABHB2, 24 devices), 24 devices
25-15:55:05  INFO: -----    LABHB2:   latch False False undef
25-15:55:05  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-15:55:05  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-15:55:05  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-15:55:05  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-15:55:05  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-15:55:05  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-15:55:05  INFO: c110, (LABHB3, 24 devices), 24 devices
25-15:55:05  INFO: -----    LABHB3:   latch False False undef
25-15:55:05  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-15:55:05  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-15:55:05  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-15:55:05  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:01:11  INFO: ************Create Cell Apr: c110 Logger************
25-16:01:11  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:01:14  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:01:14  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:01:14  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:01:15  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:01:15 2025
25-16:01:15  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:01:15  INFO: -----    LABHB0:   latch False False undef
25-16:01:15  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:01:15  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:01:15  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:01:15  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:01:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:01:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:01:17  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:01:17  INFO: -----    LABHB1:   latch False False undef
25-16:01:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:01:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:01:17  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:01:17  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:01:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:01:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:01:18  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:01:18  INFO: -----    LABHB2:   latch False False undef
25-16:01:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:01:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:01:18  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:01:18  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:01:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:01:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:01:18  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:01:18  INFO: -----    LABHB3:   latch False False undef
25-16:01:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:01:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:01:18  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:01:18  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:01:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:01:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:01:19  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:01:19  INFO: -----    LABLB0:   latch False False undef
25-16:01:19  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:01:19  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:01:19  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:01:19  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:01:19  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:01:19  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:01:20  INFO: c110, (LABLB1, 24 devices), 24 devices
25-16:01:20  INFO: -----    LABLB1:   latch False False undef
25-16:01:20  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-16:01:20  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-16:01:20  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-16:01:20  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-16:01:20  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-16:01:20  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-16:01:21  INFO: c110, (LABLB2, 24 devices), 24 devices
25-16:01:21  INFO: -----    LABLB2:   latch False False undef
25-16:01:21  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-16:01:21  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-16:01:21  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-16:01:21  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-16:01:21  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-16:01:21  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-16:02:42  INFO: ************Create Cell Apr: c110 Logger************
25-16:02:42  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:02:43  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:02:43  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:02:43  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:02:44  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:02:44 2025
25-16:02:44  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:02:44  INFO: -----    LABHB0:   latch False False undef
25-16:02:44  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:02:44  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:02:44  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:02:44  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:02:44  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:02:44  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:02:45  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:02:45  INFO: -----    LABHB1:   latch False False undef
25-16:02:45  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:02:45  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:02:45  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:02:45  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:02:45  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:02:45  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:02:46  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:02:46  INFO: -----    LABHB2:   latch False False undef
25-16:02:46  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:02:46  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:02:46  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:02:46  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:02:46  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:02:46  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:02:46  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:02:46  INFO: -----    LABHB3:   latch False False undef
25-16:02:46  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:02:46  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:02:46  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:02:46  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:02:46  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:02:46  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:02:47  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:02:47  INFO: -----    LABLB0:   latch False False undef
25-16:02:47  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:02:47  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:02:47  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:02:47  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:02:47  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:02:47  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:02:48  INFO: c110, (LABLB1, 24 devices), 24 devices
25-16:02:48  INFO: -----    LABLB1:   latch False False undef
25-16:02:48  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-16:02:48  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-16:02:48  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-16:02:48  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-16:02:48  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-16:02:48  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-16:03:33  INFO: ************Create Cell Apr: c110 Logger************
25-16:03:33  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:03:35  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:03:35  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:03:35  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:03:37  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:03:37 2025
25-16:03:37  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:03:37  INFO: -----    LABHB0:   latch False False undef
25-16:03:37  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:03:37  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:03:37  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:03:37  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:03:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:03:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:03:38  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:03:38  INFO: -----    LABHB1:   latch False False undef
25-16:03:38  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:03:38  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:03:38  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:03:38  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:03:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:03:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:03:39  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:03:39  INFO: -----    LABHB2:   latch False False undef
25-16:03:39  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:03:39  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:03:39  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:03:39  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:03:39  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:03:39  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:03:40  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:03:40  INFO: -----    LABHB3:   latch False False undef
25-16:03:40  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:03:40  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:03:40  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:03:40  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:03:40  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:03:40  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:03:41  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:03:41  INFO: -----    LABLB0:   latch False False undef
25-16:03:41  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:03:41  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:03:41  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:03:41  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:03:41  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:03:41  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:05:16  INFO: ************Create Cell Apr: c110 Logger************
25-16:05:16  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:05:18  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:05:18  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:05:18  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:05:20  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:05:20 2025
25-16:05:20  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:05:20  INFO: -----    LABHB0:   latch False False undef
25-16:05:20  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:05:20  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:05:20  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:05:20  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:05:20  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:05:20  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:05:21  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:05:21  INFO: -----    LABHB1:   latch False False undef
25-16:05:21  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:05:21  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:05:21  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:05:21  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:05:21  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:05:21  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:05:22  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:05:22  INFO: -----    LABHB2:   latch False False undef
25-16:05:22  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:05:22  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:05:22  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:05:22  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:05:22  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:05:23  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:05:23  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:05:23  INFO: -----    LABHB3:   latch False False undef
25-16:05:23  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:05:23  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:05:23  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:05:23  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:05:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:05:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:05:25  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:05:25  INFO: -----    LABLB0:   latch False False undef
25-16:05:25  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:05:25  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:05:25  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:05:25  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:05:25  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:05:25  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:05:25  INFO: c110, (LABLB1, 24 devices), 24 devices
25-16:05:25  INFO: -----    LABLB1:   latch False False undef
25-16:05:25  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-16:05:25  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-16:05:25  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-16:05:25  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-16:05:25  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-16:05:25  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-16:05:26  INFO: c110, (LABLB2, 24 devices), 24 devices
25-16:05:26  INFO: -----    LABLB2:   latch False False undef
25-16:05:26  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-16:05:26  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-16:05:26  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-16:05:26  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-16:05:26  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-16:05:26  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-16:05:27  INFO: c110, (LABLB3, 24 devices), 24 devices
25-16:05:27  INFO: -----    LABLB3:   latch False False undef
25-16:05:27  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-16:05:27  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-16:05:27  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-16:05:27  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-16:05:27  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-16:05:27  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-16:05:28  INFO: c110, (LACHB0, 21 devices), 21 devices
25-16:05:28  INFO: -----    LACHB0:   latch False False undef
25-16:05:28  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-16:05:28  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-16:05:28  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-16:05:28  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-16:05:28  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-16:05:28  INFO: c110, (LACHB1, 21 devices), 21 devices
25-16:05:28  INFO: -----    LACHB1:   latch False False undef
25-16:05:28  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-16:05:28  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-16:05:28  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-16:05:28  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-16:05:28  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-16:05:29  INFO: c110, (LACHB2, 21 devices), 21 devices
25-16:05:29  INFO: -----    LACHB2:   latch False False undef
25-16:05:29  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-16:05:29  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-16:05:29  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-16:05:29  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-16:05:29  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-16:05:30  INFO: c110, (LACHB3, 25 devices), 25 devices
25-16:05:30  INFO: -----    LACHB3:   latch False False undef
25-16:05:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-16:05:30  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-16:05:30  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-16:05:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-16:05:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-16:05:30  INFO: c110, (LACLB0, 21 devices), 21 devices
25-16:05:30  INFO: -----    LACLB0:   latch False False undef
25-16:05:30  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-16:05:30  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-16:05:30  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-16:05:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-16:05:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-16:05:30  INFO: c110, (LACLB1, 21 devices), 21 devices
25-16:05:30  INFO: -----    LACLB1:   latch False False undef
25-16:05:30  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-16:05:30  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-16:05:30  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-16:05:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-16:05:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-16:05:31  INFO: c110, (LACLB2, 21 devices), 21 devices
25-16:05:31  INFO: -----    LACLB2:   latch False False undef
25-16:05:31  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-16:05:31  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-16:05:31  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-16:05:31  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-16:05:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-16:05:32  INFO: c110, (LACLB3, 23 devices), 23 devices
25-16:05:32  INFO: -----    LACLB3:   latch False False undef
25-16:05:32  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-16:05:32  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-16:05:32  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-16:05:32  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-16:05:32  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-16:05:32  INFO: c110, (LANHB0, 18 devices), 18 devices
25-16:05:32  INFO: -----    LANHB0:   latch False False undef
25-16:05:32  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-16:05:32  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-16:05:32  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-16:05:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-16:05:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-16:05:32  INFO: c110, (LANHB1, 18 devices), 18 devices
25-16:05:32  INFO: -----    LANHB1:   latch False False undef
25-16:05:32  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-16:05:32  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-16:05:32  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-16:05:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-16:05:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-16:05:33  INFO: c110, (LANHB2, 22 devices), 22 devices
25-16:05:33  INFO: -----    LANHB2:   latch False False undef
25-16:05:33  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-16:05:33  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-16:05:33  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-16:05:33  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-16:05:33  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-16:05:34  INFO: c110, (LANHB3, 26 devices), 26 devices
25-16:05:34  INFO: -----    LANHB3:   latch False False undef
25-16:05:34  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-16:05:34  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-16:05:34  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-16:05:34  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-16:05:34  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-16:05:34  INFO: c110, (LANLB0, 18 devices), 18 devices
25-16:05:34  INFO: -----    LANLB0:   latch False False undef
25-16:05:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-16:05:34  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-16:05:34  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-16:05:34  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-16:05:34  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-16:05:34  INFO: c110, (LANLB1, 18 devices), 18 devices
25-16:05:34  INFO: -----    LANLB1:   latch False False undef
25-16:05:34  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-16:05:34  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-16:05:34  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-16:05:34  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-16:05:34  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-16:05:35  INFO: c110, (LANLB2, 24 devices), 24 devices
25-16:05:35  INFO: -----    LANLB2:   latch False False undef
25-16:05:35  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-16:05:35  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-16:05:35  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-16:05:35  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-16:05:35  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-16:05:35  INFO: c110, (LANLB3, 26 devices), 26 devices
25-16:05:35  INFO: -----    LANLB3:   latch False False undef
25-16:05:35  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-16:05:35  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-16:05:35  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-16:05:35  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-16:05:35  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-16:05:35  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-16:05:35  INFO: -----    LAPHB0:   latch False False undef
25-16:05:36  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-16:05:36  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-16:05:36  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-16:05:36  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-16:05:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-16:05:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-16:05:36  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-16:05:36  INFO: -----    LAPHB1:   latch False False undef
25-16:05:36  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-16:05:36  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-16:05:36  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-16:05:36  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-16:05:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-16:05:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-16:05:37  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-16:05:37  INFO: -----    LAPHB2:   latch False False undef
25-16:05:37  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-16:05:37  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-16:05:37  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-16:05:37  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-16:05:37  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-16:05:37  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-16:05:38  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-16:05:38  INFO: -----    LAPHB3:   latch False False undef
25-16:05:38  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-16:05:38  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-16:05:38  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-16:05:38  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-16:05:38  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-16:05:38  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-16:05:38  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-16:05:38  INFO: -----    LAPLB0:   latch False False undef
25-16:05:38  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-16:05:38  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-16:05:38  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-16:05:38  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-16:05:38  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-16:05:38  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-16:05:39  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-16:05:39  INFO: -----    LAPLB1:   latch False False undef
25-16:05:39  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-16:05:39  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-16:05:39  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-16:05:39  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-16:05:43  INFO: ************Create Cell Apr: c110 Logger************
25-16:05:43  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:05:44  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:05:44  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:05:44  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:05:45  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:05:45 2025
25-16:05:45  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:05:45  INFO: -----    LABHB0:   latch False False undef
25-16:05:45  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:05:45  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:05:45  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:05:45  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:05:45  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:05:45  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:05:46  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:05:46  INFO: -----    LABHB1:   latch False False undef
25-16:05:46  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:05:46  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:05:46  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:05:46  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:05:46  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:05:46  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:05:46  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:05:46  INFO: -----    LABHB2:   latch False False undef
25-16:05:46  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:05:46  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:05:46  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:05:46  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:05:47  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:05:47  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:05:47  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:05:47  INFO: -----    LABHB3:   latch False False undef
25-16:05:47  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:05:47  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:05:47  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:05:47  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:05:47  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:05:47  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:05:48  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:05:48  INFO: -----    LABLB0:   latch False False undef
25-16:05:48  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:05:48  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:05:48  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:05:48  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:05:48  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:05:48  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:05:48  INFO: c110, (LABLB1, 24 devices), 24 devices
25-16:05:48  INFO: -----    LABLB1:   latch False False undef
25-16:05:48  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-16:05:48  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-16:05:48  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-16:05:48  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-16:05:48  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-16:05:48  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-16:05:49  INFO: c110, (LABLB2, 24 devices), 24 devices
25-16:05:49  INFO: -----    LABLB2:   latch False False undef
25-16:05:49  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-16:05:49  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-16:05:49  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-16:05:49  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-16:05:49  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-16:05:49  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-16:05:50  INFO: c110, (LABLB3, 24 devices), 24 devices
25-16:05:50  INFO: -----    LABLB3:   latch False False undef
25-16:05:50  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-16:05:50  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-16:05:50  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-16:05:50  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-16:05:50  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-16:05:50  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-16:05:50  INFO: c110, (LACHB0, 21 devices), 21 devices
25-16:05:50  INFO: -----    LACHB0:   latch False False undef
25-16:05:50  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-16:05:50  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-16:05:50  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-16:05:50  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-16:05:50  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-16:05:51  INFO: c110, (LACHB1, 21 devices), 21 devices
25-16:05:51  INFO: -----    LACHB1:   latch False False undef
25-16:05:51  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-16:05:51  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-16:05:51  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-16:05:51  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-16:05:51  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-16:05:51  INFO: c110, (LACHB2, 21 devices), 21 devices
25-16:05:51  INFO: -----    LACHB2:   latch False False undef
25-16:05:51  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-16:05:51  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-16:05:51  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-16:05:52  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-16:05:52  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-16:05:52  INFO: c110, (LACHB3, 25 devices), 25 devices
25-16:05:52  INFO: -----    LACHB3:   latch False False undef
25-16:05:52  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-16:05:52  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-16:05:52  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-16:05:52  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-16:05:52  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-16:05:52  INFO: c110, (LACLB0, 21 devices), 21 devices
25-16:05:52  INFO: -----    LACLB0:   latch False False undef
25-16:05:52  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-16:05:52  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-16:05:52  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-16:05:52  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-16:05:52  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-16:05:53  INFO: c110, (LACLB1, 21 devices), 21 devices
25-16:05:53  INFO: -----    LACLB1:   latch False False undef
25-16:05:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-16:05:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-16:05:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-16:05:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-16:05:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-16:05:53  INFO: c110, (LACLB2, 21 devices), 21 devices
25-16:05:53  INFO: -----    LACLB2:   latch False False undef
25-16:05:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-16:05:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-16:05:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-16:05:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-16:05:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-16:05:54  INFO: c110, (LACLB3, 23 devices), 23 devices
25-16:05:54  INFO: -----    LACLB3:   latch False False undef
25-16:05:54  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-16:05:54  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-16:05:54  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-16:05:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-16:05:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-16:05:54  INFO: c110, (LANHB0, 18 devices), 18 devices
25-16:05:54  INFO: -----    LANHB0:   latch False False undef
25-16:05:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-16:05:54  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-16:05:54  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-16:05:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-16:05:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-16:05:54  INFO: c110, (LANHB1, 18 devices), 18 devices
25-16:05:54  INFO: -----    LANHB1:   latch False False undef
25-16:05:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-16:05:54  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-16:05:54  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-16:05:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-16:05:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-16:05:55  INFO: c110, (LANHB2, 22 devices), 22 devices
25-16:05:55  INFO: -----    LANHB2:   latch False False undef
25-16:05:55  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-16:05:55  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-16:05:55  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-16:05:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-16:05:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-16:05:55  INFO: c110, (LANHB3, 26 devices), 26 devices
25-16:05:55  INFO: -----    LANHB3:   latch False False undef
25-16:05:55  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-16:05:55  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-16:05:55  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-16:05:56  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-16:05:56  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-16:05:56  INFO: c110, (LANLB0, 18 devices), 18 devices
25-16:05:56  INFO: -----    LANLB0:   latch False False undef
25-16:05:56  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-16:05:56  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-16:05:56  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-16:05:56  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-16:05:56  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-16:05:56  INFO: c110, (LANLB1, 18 devices), 18 devices
25-16:05:56  INFO: -----    LANLB1:   latch False False undef
25-16:05:56  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-16:05:56  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-16:05:56  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-16:05:56  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-16:05:56  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-16:05:57  INFO: c110, (LANLB2, 24 devices), 24 devices
25-16:05:57  INFO: -----    LANLB2:   latch False False undef
25-16:05:57  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-16:05:57  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-16:05:57  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-16:05:57  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-16:05:57  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-16:05:57  INFO: c110, (LANLB3, 26 devices), 26 devices
25-16:05:57  INFO: -----    LANLB3:   latch False False undef
25-16:05:57  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-16:05:57  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-16:05:57  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-16:05:57  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-16:05:57  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-16:05:57  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-16:05:57  INFO: -----    LAPHB0:   latch False False undef
25-16:05:57  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-16:05:57  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-16:05:57  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-16:05:57  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-16:05:57  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-16:05:57  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-16:05:58  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-16:05:58  INFO: -----    LAPHB1:   latch False False undef
25-16:05:58  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-16:05:58  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-16:05:58  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-16:05:58  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-16:05:58  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-16:05:58  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-16:05:59  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-16:05:59  INFO: -----    LAPHB2:   latch False False undef
25-16:05:59  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-16:05:59  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-16:05:59  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-16:05:59  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-16:05:59  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-16:05:59  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-16:05:59  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-16:05:59  INFO: -----    LAPHB3:   latch False False undef
25-16:05:59  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-16:05:59  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-16:05:59  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-16:05:59  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-16:05:59  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-16:05:59  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-16:06:00  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-16:06:00  INFO: -----    LAPLB0:   latch False False undef
25-16:06:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-16:06:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-16:06:00  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-16:06:00  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-16:06:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-16:06:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-16:06:01  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-16:06:01  INFO: -----    LAPLB1:   latch False False undef
25-16:06:01  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-16:06:01  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-16:06:01  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-16:06:01  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-16:06:01  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-16:06:01  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-16:06:01  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-16:06:01  INFO: -----    LAPLB2:   latch False False undef
25-16:06:01  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-16:06:01  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-16:06:01  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-16:06:01  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-16:06:01  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-16:06:01  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-16:06:02  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-16:06:02  INFO: -----    LAPLB3:   latch False False undef
25-16:06:02  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-16:06:02  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-16:06:02  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-16:06:02  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-16:06:02  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-16:06:02  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-16:06:02  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-16:25:24  INFO: ************Create Cell Apr: c110 Logger************
25-16:25:24  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:25:25  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:25:25  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:25:25  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:25:26  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:25:26 2025
25-16:25:26  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:25:26  INFO: -----    LABHB0:   latch False False undef
25-16:25:26  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:25:26  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:25:26  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:25:26  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:25:26  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:25:26  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:26:17  INFO: ************Create Cell Apr: c110 Logger************
25-16:26:17  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:26:19  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:26:19  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:26:19  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:26:20  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:26:20 2025
25-16:26:20  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:26:20  INFO: -----    LABHB0:   latch False False undef
25-16:26:20  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:26:20  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:26:20  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:26:20  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:26:20  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:26:20  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:28:00  INFO: ************Create Cell Apr: c110 Logger************
25-16:28:00  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:28:02  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:28:02  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:28:02  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:28:03  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:28:03 2025
25-16:28:03  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:28:03  INFO: -----    LABHB0:   latch False False undef
25-16:28:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:28:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:28:03  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:28:03  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:28:03  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:28:04  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:29:30  INFO: ************Create Cell Apr: c110 Logger************
25-16:29:30  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:29:31  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:29:31  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:29:31  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:29:32  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:29:32 2025
25-16:29:32  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:29:32  INFO: -----    LABHB0:   latch False False undef
25-16:29:32  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:29:32  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:29:32  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:29:32  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:29:32  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:29:32  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:30:06  INFO: ************Create Cell Apr: c110 Logger************
25-16:30:06  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:30:07  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:30:07  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:30:07  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:30:08  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:30:08 2025
25-16:30:08  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:30:08  INFO: -----    LABHB0:   latch False False undef
25-16:30:08  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:30:08  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:30:08  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:30:08  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:30:08  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:30:08  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:30:47  INFO: ************Create Cell Apr: c110 Logger************
25-16:30:47  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:30:49  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:30:49  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:30:49  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:30:50  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:30:50 2025
25-16:30:50  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:30:50  INFO: -----    LABHB0:   latch False False undef
25-16:30:50  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:30:50  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:30:50  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:30:50  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:30:50  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:30:50  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:30:51  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:30:51  INFO: -----    LABHB1:   latch False False undef
25-16:30:51  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:30:51  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:30:51  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:30:51  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:30:51  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:30:51  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:30:52  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:30:52  INFO: -----    LABHB2:   latch False False undef
25-16:30:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:30:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:30:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:30:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:30:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:30:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:30:53  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:30:53  INFO: -----    LABHB3:   latch False False undef
25-16:30:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:30:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:30:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:30:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:30:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:30:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:30:54  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:30:54  INFO: -----    LABLB0:   latch False False undef
25-16:30:54  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:30:54  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:30:54  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:30:54  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:30:54  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:30:54  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:30:54  INFO: c110, (LABLB1, 24 devices), 24 devices
25-16:30:54  INFO: -----    LABLB1:   latch False False undef
25-16:30:54  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-16:30:54  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-16:30:54  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-16:30:54  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-16:30:55  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-16:30:55  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-16:30:55  INFO: c110, (LABLB2, 24 devices), 24 devices
25-16:30:55  INFO: -----    LABLB2:   latch False False undef
25-16:30:55  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-16:30:55  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-16:30:55  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-16:30:55  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-16:30:55  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-16:30:55  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-16:38:55  INFO: ************Create Cell Apr: c110 Logger************
25-16:38:55  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:38:57  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:38:57  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:38:57  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:38:59  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:38:59 2025
25-16:38:59  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:38:59  INFO: -----    LABHB0:   latch False False undef
25-16:38:59  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:38:59  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:38:59  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:38:59  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:38:59  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:38:59  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:39:09  INFO: ************Create Cell Apr: c110 Logger************
25-16:39:09  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:39:12  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:39:12  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:39:12  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:39:13  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:39:13 2025
25-16:39:13  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:39:13  INFO: -----    LABHB0:   latch False False undef
25-16:39:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:39:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:39:13  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:39:13  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:39:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:39:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:39:14  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:39:14  INFO: -----    LABHB1:   latch False False undef
25-16:39:14  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:39:14  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:39:14  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:39:14  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:39:14  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:39:14  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:39:15  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:39:15  INFO: -----    LABHB2:   latch False False undef
25-16:39:15  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:39:15  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:39:15  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:39:15  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:39:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:39:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:39:50  INFO: ************Create Cell Apr: c110 Logger************
25-16:39:50  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:39:52  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:39:52  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:39:52  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:39:54  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:39:54 2025
25-16:39:54  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:39:54  INFO: -----    LABHB0:   latch False False undef
25-16:39:54  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:39:54  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:39:54  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:39:54  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:39:54  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:39:54  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:39:55  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:39:55  INFO: -----    LABHB1:   latch False False undef
25-16:39:55  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:39:55  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:39:55  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:39:55  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:39:55  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:39:55  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:40:17  INFO: ************Create Cell Apr: c110 Logger************
25-16:40:17  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:40:19  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:40:19  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:40:19  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:40:20  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:40:20 2025
25-16:40:20  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:40:20  INFO: -----    LABHB0:   latch False False undef
25-16:40:20  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:40:20  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:40:20  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:40:20  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:40:21  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:40:21  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:40:21  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:40:21  INFO: -----    LABHB1:   latch False False undef
25-16:40:21  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:40:21  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:40:21  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:40:21  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:40:21  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:40:21  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:40:22  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:40:22  INFO: -----    LABHB2:   latch False False undef
25-16:40:22  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:40:22  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:40:22  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:40:22  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:40:22  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:40:22  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:40:23  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:40:23  INFO: -----    LABHB3:   latch False False undef
25-16:40:23  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:40:23  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:40:23  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:40:23  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:40:23  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:40:23  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:40:24  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:40:24  INFO: -----    LABLB0:   latch False False undef
25-16:40:24  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:40:24  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:40:24  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:40:24  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:40:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:40:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:40:25  INFO: c110, (LABLB1, 24 devices), 24 devices
25-16:40:25  INFO: -----    LABLB1:   latch False False undef
25-16:40:25  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-16:40:25  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-16:40:25  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-16:40:25  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-16:40:25  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-16:40:25  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-16:40:25  INFO: c110, (LABLB2, 24 devices), 24 devices
25-16:40:25  INFO: -----    LABLB2:   latch False False undef
25-16:40:25  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-16:40:25  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-16:40:25  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-16:40:26  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-16:40:26  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-16:40:26  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-16:40:26  INFO: c110, (LABLB3, 24 devices), 24 devices
25-16:40:26  INFO: -----    LABLB3:   latch False False undef
25-16:40:26  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-16:40:26  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-16:40:26  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-16:40:26  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-16:40:26  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-16:40:26  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-16:40:27  INFO: c110, (LACHB0, 21 devices), 21 devices
25-16:40:27  INFO: -----    LACHB0:   latch False False undef
25-16:40:27  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-16:40:27  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-16:40:27  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-16:40:27  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-16:40:27  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-16:40:27  INFO: c110, (LACHB1, 21 devices), 21 devices
25-16:40:27  INFO: -----    LACHB1:   latch False False undef
25-16:40:27  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-16:40:28  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-16:40:28  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-16:40:28  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-16:40:28  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-16:42:26  INFO: ************Create Cell Apr: c110 Logger************
25-16:42:26  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:42:29  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:42:29  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:42:29  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:42:31  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:42:31 2025
25-16:42:31  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:42:31  INFO: -----    LABHB0:   latch False False undef
25-16:42:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:42:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:42:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:42:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:42:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:42:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:42:32  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:42:32  INFO: -----    LABHB1:   latch False False undef
25-16:42:32  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:42:32  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:42:32  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:42:32  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:42:32  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:42:32  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:42:33  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:42:33  INFO: -----    LABHB2:   latch False False undef
25-16:42:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:42:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:42:33  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:42:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:42:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:42:34  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:42:34  INFO: -----    LABHB3:   latch False False undef
25-16:42:34  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:42:34  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:42:34  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:42:34  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:42:34  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:42:34  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:42:35  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:42:35  INFO: -----    LABLB0:   latch False False undef
25-16:42:35  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:42:35  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:42:35  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:42:35  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:42:35  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:42:35  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:42:35  INFO: c110, (LABLB1, 24 devices), 24 devices
25-16:42:35  INFO: -----    LABLB1:   latch False False undef
25-16:42:35  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-16:42:35  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-16:42:35  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-16:42:35  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-16:42:35  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-16:42:35  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-16:43:14  INFO: ************Create Cell Apr: c110 Logger************
25-16:43:14  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:43:14  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:43:14  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:43:14  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:43:15  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:43:15 2025
25-16:43:15  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:43:15  INFO: -----    LABHB0:   latch False False undef
25-16:43:15  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:43:15  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:43:15  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:43:15  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:43:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:43:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:44:10  INFO: ************Create Cell Apr: c110 Logger************
25-16:44:10  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:44:12  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:44:12  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:44:12  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:44:13  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:44:13 2025
25-16:44:13  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:44:13  INFO: -----    LABHB0:   latch False False undef
25-16:44:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:44:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:44:14  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:44:14  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:44:14  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:44:14  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:44:14  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:44:14  INFO: -----    LABHB1:   latch False False undef
25-16:44:14  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:44:14  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:44:15  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:44:15  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:44:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:44:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:44:15  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:44:15  INFO: -----    LABHB2:   latch False False undef
25-16:44:15  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:44:15  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:44:15  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:44:15  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:44:16  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:44:16  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:44:16  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:44:16  INFO: -----    LABHB3:   latch False False undef
25-16:44:16  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:44:16  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:44:16  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:44:16  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:44:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:44:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:49:24  INFO: ************Create Cell Apr: c110 Logger************
25-16:49:24  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:49:26  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:49:26  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:49:26  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:49:28  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:49:28 2025
25-16:49:28  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:49:28  INFO: -----    LABHB0:   latch False False undef
25-16:49:28  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:49:28  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:49:28  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:49:28  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:49:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:49:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:49:30  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:49:30  INFO: -----    LABHB1:   latch False False undef
25-16:49:30  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:49:30  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:49:30  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:49:30  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:49:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:49:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:49:30  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:49:30  INFO: -----    LABHB2:   latch False False undef
25-16:49:30  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:49:30  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:49:30  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:49:30  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:49:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:49:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:49:31  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:49:31  INFO: -----    LABHB3:   latch False False undef
25-16:49:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:49:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:49:31  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:49:31  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:49:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:49:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:49:32  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:49:32  INFO: -----    LABLB0:   latch False False undef
25-16:49:32  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:49:32  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:49:32  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:49:32  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:49:32  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:49:32  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:50:57  INFO: ************Create Cell Apr: c110 Logger************
25-16:50:57  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:50:59  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:50:59  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:50:59  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:51:01  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:51:01 2025
25-16:51:01  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:51:01  INFO: -----    LABHB0:   latch False False undef
25-16:51:01  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:51:01  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:51:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:51:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:51:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:51:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:51:03  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:51:03  INFO: -----    LABHB1:   latch False False undef
25-16:51:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:51:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:51:03  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:51:03  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:51:03  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:51:03  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:51:04  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:51:04  INFO: -----    LABHB2:   latch False False undef
25-16:51:04  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:51:04  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:51:04  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:51:04  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:51:04  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:51:04  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:51:05  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:51:05  INFO: -----    LABHB3:   latch False False undef
25-16:51:05  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:51:05  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:51:05  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:51:05  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:51:05  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:51:05  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:55:26  INFO: ************Create Cell Apr: c110 Logger************
25-16:55:26  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:55:28  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:55:28  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:55:28  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:55:30  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:55:30 2025
25-16:55:30  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:55:30  INFO: -----    LABHB0:   latch False False undef
25-16:55:30  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:55:30  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:55:30  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:55:30  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:55:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:55:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:55:31  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:55:31  INFO: -----    LABHB1:   latch False False undef
25-16:55:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:55:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:55:31  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:55:31  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:55:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:55:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:55:31  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:55:31  INFO: -----    LABHB2:   latch False False undef
25-16:55:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:55:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:55:31  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:55:31  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:55:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:55:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:55:32  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:55:32  INFO: -----    LABHB3:   latch False False undef
25-16:55:32  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:55:32  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:55:32  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:55:32  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:55:32  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:55:32  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:55:33  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:55:33  INFO: -----    LABLB0:   latch False False undef
25-16:55:33  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:55:33  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:55:33  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:55:33  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:55:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:55:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:55:33  INFO: c110, (LABLB1, 24 devices), 24 devices
25-16:55:33  INFO: -----    LABLB1:   latch False False undef
25-16:55:33  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-16:55:33  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-16:55:33  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-16:55:33  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-16:55:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-16:55:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-16:55:34  INFO: c110, (LABLB2, 24 devices), 24 devices
25-16:55:34  INFO: -----    LABLB2:   latch False False undef
25-16:55:34  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-16:55:34  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-16:55:34  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-16:55:34  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-16:55:34  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-16:55:34  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-16:55:35  INFO: c110, (LABLB3, 24 devices), 24 devices
25-16:55:35  INFO: -----    LABLB3:   latch False False undef
25-16:55:35  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-16:55:35  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-16:55:35  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-16:55:35  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-16:55:35  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-16:55:35  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-16:55:35  INFO: c110, (LACHB0, 21 devices), 21 devices
25-16:55:35  INFO: -----    LACHB0:   latch False False undef
25-16:55:35  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-16:55:35  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-16:55:35  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-16:55:35  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-16:55:35  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-16:55:36  INFO: c110, (LACHB1, 21 devices), 21 devices
25-16:55:36  INFO: -----    LACHB1:   latch False False undef
25-16:55:36  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-16:55:36  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-16:55:36  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-16:55:36  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-16:55:36  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-16:55:36  INFO: c110, (LACHB2, 21 devices), 21 devices
25-16:55:36  INFO: -----    LACHB2:   latch False False undef
25-16:55:36  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-16:55:36  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-16:55:36  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-16:55:36  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-16:55:36  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-16:55:37  INFO: c110, (LACHB3, 25 devices), 25 devices
25-16:55:37  INFO: -----    LACHB3:   latch False False undef
25-16:55:37  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-16:55:37  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-16:55:37  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-16:55:37  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-16:55:37  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-16:55:37  INFO: c110, (LACLB0, 21 devices), 21 devices
25-16:55:37  INFO: -----    LACLB0:   latch False False undef
25-16:55:37  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-16:55:37  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-16:55:37  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-16:55:37  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-16:55:37  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-16:55:38  INFO: c110, (LACLB1, 21 devices), 21 devices
25-16:55:38  INFO: -----    LACLB1:   latch False False undef
25-16:55:38  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-16:55:38  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-16:55:38  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-16:55:38  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-16:55:38  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-16:55:38  INFO: c110, (LACLB2, 21 devices), 21 devices
25-16:55:38  INFO: -----    LACLB2:   latch False False undef
25-16:55:38  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-16:55:38  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-16:55:38  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-16:55:38  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-16:55:38  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-16:55:39  INFO: c110, (LACLB3, 23 devices), 23 devices
25-16:55:39  INFO: -----    LACLB3:   latch False False undef
25-16:55:39  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-16:55:39  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-16:55:39  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-16:55:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-16:55:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-16:55:39  INFO: c110, (LANHB0, 18 devices), 18 devices
25-16:55:39  INFO: -----    LANHB0:   latch False False undef
25-16:55:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-16:55:39  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-16:55:39  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-16:55:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-16:55:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-16:55:39  INFO: c110, (LANHB1, 18 devices), 18 devices
25-16:55:39  INFO: -----    LANHB1:   latch False False undef
25-16:55:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-16:55:39  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-16:55:39  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-16:55:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-16:55:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-16:55:40  INFO: c110, (LANHB2, 22 devices), 22 devices
25-16:55:40  INFO: -----    LANHB2:   latch False False undef
25-16:55:40  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-16:55:40  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-16:55:40  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-16:55:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-16:55:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-16:55:40  INFO: c110, (LANHB3, 26 devices), 26 devices
25-16:55:40  INFO: -----    LANHB3:   latch False False undef
25-16:55:40  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-16:55:40  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-16:55:40  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-16:55:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-16:55:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-16:55:41  INFO: c110, (LANLB0, 18 devices), 18 devices
25-16:55:41  INFO: -----    LANLB0:   latch False False undef
25-16:55:41  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-16:55:41  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-16:55:41  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-16:55:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-16:55:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-16:55:41  INFO: c110, (LANLB1, 18 devices), 18 devices
25-16:55:41  INFO: -----    LANLB1:   latch False False undef
25-16:55:41  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-16:55:41  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-16:55:41  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-16:55:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-16:55:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-16:55:42  INFO: c110, (LANLB2, 24 devices), 24 devices
25-16:55:42  INFO: -----    LANLB2:   latch False False undef
25-16:55:42  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-16:55:42  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-16:55:42  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-16:55:42  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-16:55:42  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-16:55:42  INFO: c110, (LANLB3, 26 devices), 26 devices
25-16:55:42  INFO: -----    LANLB3:   latch False False undef
25-16:55:42  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-16:55:42  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-16:55:42  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-16:55:42  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-16:55:42  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-16:55:42  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-16:55:42  INFO: -----    LAPHB0:   latch False False undef
25-16:55:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-16:55:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-16:55:42  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-16:55:42  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-16:55:42  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-16:55:42  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-16:55:43  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-16:55:43  INFO: -----    LAPHB1:   latch False False undef
25-16:55:43  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-16:55:43  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-16:55:43  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-16:55:43  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-16:55:43  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-16:55:43  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-16:55:44  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-16:55:44  INFO: -----    LAPHB2:   latch False False undef
25-16:55:44  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-16:55:44  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-16:55:44  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-16:55:44  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-16:55:44  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-16:55:44  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-16:55:44  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-16:55:44  INFO: -----    LAPHB3:   latch False False undef
25-16:55:44  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-16:55:44  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-16:55:44  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-16:55:44  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-16:55:44  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-16:55:44  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-16:55:45  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-16:55:45  INFO: -----    LAPLB0:   latch False False undef
25-16:55:45  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-16:55:45  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-16:55:45  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-16:55:45  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-16:55:45  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-16:55:45  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-16:55:46  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-16:55:46  INFO: -----    LAPLB1:   latch False False undef
25-16:55:46  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-16:55:46  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-16:55:46  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-16:55:46  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-16:55:46  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-16:55:46  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-16:55:46  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-16:55:46  INFO: -----    LAPLB2:   latch False False undef
25-16:55:46  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-16:55:46  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-16:55:46  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-16:55:46  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-16:55:46  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-16:55:46  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-16:55:47  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-16:55:47  INFO: -----    LAPLB3:   latch False False undef
25-16:55:47  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-16:55:47  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-16:55:47  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-16:55:47  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-16:55:47  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-16:55:47  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-16:55:48  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-16:57:07  INFO: ************Create Cell Apr: c110 Logger************
25-16:57:07  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-16:57:09  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-16:57:09  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-16:57:09  INFO: tech->Load tech files of tech:c110 sucessfully
25-16:57:11  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 16:57:11 2025
25-16:57:11  INFO: c110, (LABHB0, 24 devices), 24 devices
25-16:57:11  INFO: -----    LABHB0:   latch False False undef
25-16:57:11  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-16:57:11  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-16:57:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-16:57:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-16:57:11  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-16:57:11  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-16:57:12  INFO: c110, (LABHB1, 24 devices), 24 devices
25-16:57:12  INFO: -----    LABHB1:   latch False False undef
25-16:57:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-16:57:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-16:57:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-16:57:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-16:57:12  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-16:57:12  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-16:57:13  INFO: c110, (LABHB2, 24 devices), 24 devices
25-16:57:13  INFO: -----    LABHB2:   latch False False undef
25-16:57:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-16:57:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-16:57:13  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-16:57:13  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-16:57:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-16:57:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-16:57:13  INFO: c110, (LABHB3, 24 devices), 24 devices
25-16:57:13  INFO: -----    LABHB3:   latch False False undef
25-16:57:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-16:57:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-16:57:13  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-16:57:13  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-16:57:14  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-16:57:14  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-16:57:14  INFO: c110, (LABLB0, 24 devices), 24 devices
25-16:57:14  INFO: -----    LABLB0:   latch False False undef
25-16:57:14  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-16:57:14  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-16:57:14  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-16:57:14  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-16:57:14  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-16:57:14  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-16:57:15  INFO: c110, (LABLB1, 24 devices), 24 devices
25-16:57:15  INFO: -----    LABLB1:   latch False False undef
25-16:57:15  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-16:57:15  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-16:57:15  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-16:57:15  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-16:57:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-16:57:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-16:57:15  INFO: c110, (LABLB2, 24 devices), 24 devices
25-16:57:15  INFO: -----    LABLB2:   latch False False undef
25-16:57:15  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-16:57:15  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-16:57:15  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-16:57:15  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-16:57:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-16:57:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-17:07:27  INFO: ************Create Cell Apr: c110 Logger************
25-17:07:27  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-17:07:29  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-17:07:29  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-17:07:29  INFO: tech->Load tech files of tech:c110 sucessfully
25-17:07:31  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 17:07:31 2025
25-17:07:31  INFO: c110, (LABHB0, 24 devices), 24 devices
25-17:07:31  INFO: -----    LABHB0:   latch False False undef
25-17:07:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-17:07:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-17:07:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-17:07:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-17:07:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-17:07:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-17:07:40  INFO: ************Create Cell Apr: c110 Logger************
25-17:07:40  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-17:07:41  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-17:07:41  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-17:07:41  INFO: tech->Load tech files of tech:c110 sucessfully
25-17:07:42  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 17:07:42 2025
25-17:07:42  INFO: c110, (LABHB0, 24 devices), 24 devices
25-17:07:42  INFO: -----    LABHB0:   latch False False undef
25-17:07:42  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-17:07:42  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-17:07:42  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-17:07:42  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-17:07:42  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-17:07:42  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-17:07:43  INFO: c110, (LABHB1, 24 devices), 24 devices
25-17:07:43  INFO: -----    LABHB1:   latch False False undef
25-17:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-17:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-17:07:43  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-17:07:43  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-17:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-17:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-17:07:43  INFO: c110, (LABHB2, 24 devices), 24 devices
25-17:07:43  INFO: -----    LABHB2:   latch False False undef
25-17:07:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-17:07:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-17:07:43  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-17:07:43  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-17:07:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-17:07:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-17:07:44  INFO: c110, (LABHB3, 24 devices), 24 devices
25-17:07:44  INFO: -----    LABHB3:   latch False False undef
25-17:07:44  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-17:07:44  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-17:07:44  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-17:07:44  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-17:07:44  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-17:07:44  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-17:07:45  INFO: c110, (LABLB0, 24 devices), 24 devices
25-17:07:45  INFO: -----    LABLB0:   latch False False undef
25-17:07:45  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-17:07:45  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-17:07:45  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-17:07:45  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-17:07:45  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-17:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-17:07:45  INFO: c110, (LABLB1, 24 devices), 24 devices
25-17:07:45  INFO: -----    LABLB1:   latch False False undef
25-17:07:45  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-17:07:45  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-17:07:45  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-17:07:45  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-17:07:45  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-17:07:45  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-17:07:46  INFO: c110, (LABLB2, 24 devices), 24 devices
25-17:07:46  INFO: -----    LABLB2:   latch False False undef
25-17:07:46  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-17:07:46  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-17:07:46  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-17:07:46  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-17:07:46  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-17:07:46  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-17:07:47  INFO: c110, (LABLB3, 24 devices), 24 devices
25-17:07:47  INFO: -----    LABLB3:   latch False False undef
25-17:07:47  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-17:07:47  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-17:07:47  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-17:07:47  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-17:07:47  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-17:07:47  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-17:07:47  INFO: c110, (LACHB0, 21 devices), 21 devices
25-17:07:47  INFO: -----    LACHB0:   latch False False undef
25-17:07:47  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-17:07:47  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-17:07:47  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-17:07:47  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-17:07:47  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-17:07:48  INFO: c110, (LACHB1, 21 devices), 21 devices
25-17:07:48  INFO: -----    LACHB1:   latch False False undef
25-17:07:48  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-17:07:48  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-17:07:48  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-17:07:48  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-17:07:48  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-17:07:48  INFO: c110, (LACHB2, 21 devices), 21 devices
25-17:07:48  INFO: -----    LACHB2:   latch False False undef
25-17:07:48  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-17:07:48  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-17:07:48  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-17:07:49  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-17:07:49  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-17:07:49  INFO: c110, (LACHB3, 25 devices), 25 devices
25-17:07:49  INFO: -----    LACHB3:   latch False False undef
25-17:07:49  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-17:07:49  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-17:07:49  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-17:07:49  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-17:07:49  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-17:07:49  INFO: c110, (LACLB0, 21 devices), 21 devices
25-17:07:49  INFO: -----    LACLB0:   latch False False undef
25-17:07:49  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-17:07:49  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-17:07:49  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-17:07:49  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-17:07:49  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-17:07:50  INFO: c110, (LACLB1, 21 devices), 21 devices
25-17:07:50  INFO: -----    LACLB1:   latch False False undef
25-17:07:50  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-17:07:50  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-17:07:50  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-17:07:50  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-17:07:50  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-17:07:50  INFO: c110, (LACLB2, 21 devices), 21 devices
25-17:07:50  INFO: -----    LACLB2:   latch False False undef
25-17:07:50  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-17:07:50  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-17:07:50  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-17:07:50  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-17:07:50  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-17:07:51  INFO: c110, (LACLB3, 23 devices), 23 devices
25-17:07:51  INFO: -----    LACLB3:   latch False False undef
25-17:07:51  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-17:07:51  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-17:07:51  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-17:07:51  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-17:07:51  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-17:07:51  INFO: c110, (LANHB0, 18 devices), 18 devices
25-17:07:51  INFO: -----    LANHB0:   latch False False undef
25-17:07:51  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-17:07:51  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-17:07:51  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-17:07:51  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-17:07:51  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-17:07:51  INFO: c110, (LANHB1, 18 devices), 18 devices
25-17:07:51  INFO: -----    LANHB1:   latch False False undef
25-17:07:51  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-17:07:51  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-17:07:51  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-17:07:51  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-17:07:51  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-17:07:52  INFO: c110, (LANHB2, 22 devices), 22 devices
25-17:07:52  INFO: -----    LANHB2:   latch False False undef
25-17:07:52  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-17:07:52  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-17:07:52  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-17:07:52  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-17:07:52  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-17:07:53  INFO: c110, (LANHB3, 26 devices), 26 devices
25-17:07:53  INFO: -----    LANHB3:   latch False False undef
25-17:07:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-17:07:53  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-17:07:53  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-17:07:53  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-17:07:53  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-17:07:53  INFO: c110, (LANLB0, 18 devices), 18 devices
25-17:07:53  INFO: -----    LANLB0:   latch False False undef
25-17:07:53  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-17:07:53  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-17:07:53  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-17:07:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-17:07:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-17:07:54  INFO: c110, (LANLB1, 18 devices), 18 devices
25-17:07:54  INFO: -----    LANLB1:   latch False False undef
25-17:07:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-17:07:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-17:07:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-17:07:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-17:07:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-17:07:54  INFO: c110, (LANLB2, 24 devices), 24 devices
25-17:07:54  INFO: -----    LANLB2:   latch False False undef
25-17:07:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-17:07:55  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-17:07:55  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-17:07:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-17:07:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-17:07:55  INFO: c110, (LANLB3, 26 devices), 26 devices
25-17:07:55  INFO: -----    LANLB3:   latch False False undef
25-17:07:55  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-17:07:55  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-17:07:55  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-17:07:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-17:07:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-17:07:55  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-17:07:55  INFO: -----    LAPHB0:   latch False False undef
25-17:07:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-17:07:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-17:07:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-17:07:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-17:07:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-17:07:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-17:07:56  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-17:07:56  INFO: -----    LAPHB1:   latch False False undef
25-17:07:56  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-17:07:56  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-17:07:56  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-17:07:56  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-17:07:56  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-17:07:56  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-17:07:56  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-17:07:56  INFO: -----    LAPHB2:   latch False False undef
25-17:07:56  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-17:07:56  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-17:07:56  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-17:07:56  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-17:07:56  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-17:07:56  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-17:07:57  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-17:07:57  INFO: -----    LAPHB3:   latch False False undef
25-17:07:57  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-17:07:57  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-17:07:57  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-17:07:57  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-17:07:57  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-17:07:57  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-17:07:58  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-17:07:58  INFO: -----    LAPLB0:   latch False False undef
25-17:07:58  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-17:07:58  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-17:07:58  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-17:07:58  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-17:07:58  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-17:07:58  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-17:07:58  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-17:07:58  INFO: -----    LAPLB1:   latch False False undef
25-17:07:58  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-17:07:58  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-17:07:58  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-17:07:58  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-17:07:58  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-17:07:58  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-17:07:59  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-17:07:59  INFO: -----    LAPLB2:   latch False False undef
25-17:07:59  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-17:07:59  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-17:07:59  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-17:07:59  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-17:07:59  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-17:07:59  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-17:07:59  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-17:07:59  INFO: -----    LAPLB3:   latch False False undef
25-17:08:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-17:08:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-17:08:00  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-17:08:00  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-17:08:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-17:08:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-17:08:00  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-17:10:58  INFO: ************Create Cell Apr: c110 Logger************
25-17:10:58  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-17:11:00  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-17:11:00  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-17:11:00  INFO: tech->Load tech files of tech:c110 sucessfully
25-17:11:02  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 17:11:02 2025
25-17:11:02  INFO: c110, (LABHB0, 24 devices), 24 devices
25-17:11:02  INFO: -----    LABHB0:   latch False False undef
25-17:11:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-17:11:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-17:11:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-17:11:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-17:11:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-17:11:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-17:11:03  INFO: c110, (LABHB1, 24 devices), 24 devices
25-17:11:03  INFO: -----    LABHB1:   latch False False undef
25-17:11:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-17:11:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-17:11:03  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-17:11:03  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-17:11:03  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-17:11:03  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-17:11:04  INFO: c110, (LABHB2, 24 devices), 24 devices
25-17:11:04  INFO: -----    LABHB2:   latch False False undef
25-17:11:04  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-17:11:04  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-17:11:04  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-17:11:04  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-17:11:04  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-17:11:04  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-17:11:05  INFO: c110, (LABHB3, 24 devices), 24 devices
25-17:11:05  INFO: -----    LABHB3:   latch False False undef
25-17:11:05  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-17:11:05  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-17:11:05  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-17:11:05  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-17:11:05  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-17:11:05  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-17:11:06  INFO: c110, (LABLB0, 24 devices), 24 devices
25-17:11:06  INFO: -----    LABLB0:   latch False False undef
25-17:11:06  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-17:11:06  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-17:11:06  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-17:11:06  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-17:11:06  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-17:11:06  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-17:11:07  INFO: c110, (LABLB1, 24 devices), 24 devices
25-17:11:07  INFO: -----    LABLB1:   latch False False undef
25-17:11:07  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-17:11:07  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-17:11:07  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-17:11:07  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-17:11:07  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-17:11:07  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-17:11:07  INFO: c110, (LABLB2, 24 devices), 24 devices
25-17:11:07  INFO: -----    LABLB2:   latch False False undef
25-17:11:07  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-17:11:07  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-17:11:07  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-17:11:07  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-17:11:07  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-17:11:07  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-17:11:08  INFO: c110, (LABLB3, 24 devices), 24 devices
25-17:11:08  INFO: -----    LABLB3:   latch False False undef
25-17:11:08  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-17:11:08  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-17:11:08  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-17:11:08  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-17:11:08  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-17:11:08  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-17:11:08  INFO: c110, (LACHB0, 21 devices), 21 devices
25-17:11:08  INFO: -----    LACHB0:   latch False False undef
25-17:11:08  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-17:11:08  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-17:11:08  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-17:11:09  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-17:11:09  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-17:11:09  INFO: c110, (LACHB1, 21 devices), 21 devices
25-17:11:09  INFO: -----    LACHB1:   latch False False undef
25-17:11:09  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-17:11:09  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-17:11:09  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-17:11:09  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-17:11:09  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-17:11:10  INFO: c110, (LACHB2, 21 devices), 21 devices
25-17:11:10  INFO: -----    LACHB2:   latch False False undef
25-17:11:10  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-17:11:10  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-17:11:10  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-17:11:10  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-17:11:10  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-17:11:10  INFO: c110, (LACHB3, 25 devices), 25 devices
25-17:11:10  INFO: -----    LACHB3:   latch False False undef
25-17:11:10  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-17:11:10  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-17:11:10  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-17:11:10  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-17:11:10  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-17:11:10  INFO: c110, (LACLB0, 21 devices), 21 devices
25-17:11:10  INFO: -----    LACLB0:   latch False False undef
25-17:11:10  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-17:11:10  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-17:11:10  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-17:11:10  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-17:11:10  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-17:11:11  INFO: c110, (LACLB1, 21 devices), 21 devices
25-17:11:11  INFO: -----    LACLB1:   latch False False undef
25-17:11:11  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-17:11:11  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-17:11:11  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-17:11:11  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-17:11:11  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-17:11:11  INFO: c110, (LACLB2, 21 devices), 21 devices
25-17:11:11  INFO: -----    LACLB2:   latch False False undef
25-17:11:11  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-17:11:11  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-17:11:11  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-17:11:12  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-17:11:12  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-17:11:12  INFO: c110, (LACLB3, 23 devices), 23 devices
25-17:11:12  INFO: -----    LACLB3:   latch False False undef
25-17:11:12  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-17:11:12  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-17:11:12  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-17:11:12  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-17:11:12  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-17:11:12  INFO: c110, (LANHB0, 18 devices), 18 devices
25-17:11:12  INFO: -----    LANHB0:   latch False False undef
25-17:11:12  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-17:11:12  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-17:11:12  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-17:11:12  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-17:11:12  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-17:11:13  INFO: c110, (LANHB1, 18 devices), 18 devices
25-17:11:13  INFO: -----    LANHB1:   latch False False undef
25-17:11:13  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-17:11:13  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-17:11:13  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-17:11:13  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-17:11:13  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-17:11:13  INFO: c110, (LANHB2, 22 devices), 22 devices
25-17:11:13  INFO: -----    LANHB2:   latch False False undef
25-17:11:13  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-17:11:13  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-17:11:13  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-17:11:13  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-17:11:13  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-17:11:14  INFO: c110, (LANHB3, 26 devices), 26 devices
25-17:11:14  INFO: -----    LANHB3:   latch False False undef
25-17:11:14  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-17:11:14  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-17:11:14  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-17:11:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-17:11:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-17:11:14  INFO: c110, (LANLB0, 18 devices), 18 devices
25-17:11:14  INFO: -----    LANLB0:   latch False False undef
25-17:11:14  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-17:11:14  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-17:11:14  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-17:11:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-17:11:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-17:11:15  INFO: c110, (LANLB1, 18 devices), 18 devices
25-17:11:15  INFO: -----    LANLB1:   latch False False undef
25-17:11:15  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-17:11:15  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-17:11:15  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-17:11:15  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-17:11:15  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-17:11:15  INFO: c110, (LANLB2, 24 devices), 24 devices
25-17:11:15  INFO: -----    LANLB2:   latch False False undef
25-17:11:15  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-17:11:15  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-17:11:15  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-17:11:15  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-17:11:15  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-17:11:15  INFO: c110, (LANLB3, 26 devices), 26 devices
25-17:11:15  INFO: -----    LANLB3:   latch False False undef
25-17:11:15  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-17:11:15  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-17:11:15  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-17:11:16  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-17:11:16  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-17:11:16  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-17:11:16  INFO: -----    LAPHB0:   latch False False undef
25-17:11:16  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-17:11:16  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-17:11:16  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-17:11:16  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-17:11:16  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-17:11:16  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-17:11:16  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-17:11:16  INFO: -----    LAPHB1:   latch False False undef
25-17:11:16  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-17:11:16  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-17:11:16  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-17:11:16  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-17:11:16  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-17:11:16  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-17:11:17  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-17:11:17  INFO: -----    LAPHB2:   latch False False undef
25-17:11:17  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-17:11:17  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-17:11:17  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-17:11:17  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-17:11:17  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-17:11:17  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-17:11:18  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-17:11:18  INFO: -----    LAPHB3:   latch False False undef
25-17:11:18  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-17:11:18  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-17:11:18  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-17:11:18  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-17:11:18  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-17:11:18  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-17:11:19  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-17:11:19  INFO: -----    LAPLB0:   latch False False undef
25-17:11:19  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-17:11:19  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-17:11:19  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-17:11:19  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-17:11:19  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-17:11:19  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-17:11:19  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-17:11:19  INFO: -----    LAPLB1:   latch False False undef
25-17:11:19  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-17:11:19  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-17:11:19  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-17:11:19  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-17:11:19  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-17:11:19  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-17:11:20  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-17:11:20  INFO: -----    LAPLB2:   latch False False undef
25-17:11:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-17:11:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-17:11:20  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-17:11:20  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-17:11:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-17:11:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-17:11:20  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-17:11:20  INFO: -----    LAPLB3:   latch False False undef
25-17:11:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-17:11:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-17:11:20  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-17:11:20  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-17:11:21  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-17:11:21  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-17:11:21  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-17:25:04  INFO: ************Create Cell Apr: c110 Logger************
25-17:25:04  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-17:25:06  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-17:25:06  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-17:25:06  INFO: tech->Load tech files of tech:c110 sucessfully
25-17:25:08  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 17:25:08 2025
25-17:25:08  INFO: c110, (LABHB0, 24 devices), 24 devices
25-17:25:08  INFO: -----    LABHB0:   latch False False undef
25-17:25:08  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-17:25:08  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-17:25:08  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-17:25:08  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-17:25:08  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-17:25:08  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-17:25:09  INFO: c110, (LABHB1, 24 devices), 24 devices
25-17:25:09  INFO: -----    LABHB1:   latch False False undef
25-17:25:09  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-17:25:09  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-17:25:09  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-17:25:09  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-17:25:09  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-17:25:09  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-17:25:10  INFO: c110, (LABHB2, 24 devices), 24 devices
25-17:25:10  INFO: -----    LABHB2:   latch False False undef
25-17:25:10  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-17:25:10  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-17:25:10  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-17:25:10  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-17:25:10  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-17:25:10  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-17:25:11  INFO: c110, (LABHB3, 24 devices), 24 devices
25-17:25:11  INFO: -----    LABHB3:   latch False False undef
25-17:25:11  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-17:25:11  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-17:25:11  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-17:25:11  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-17:25:11  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-17:25:11  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-17:25:11  INFO: c110, (LABLB0, 24 devices), 24 devices
25-17:25:11  INFO: -----    LABLB0:   latch False False undef
25-17:25:11  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-17:25:11  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-17:25:11  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-17:25:11  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-17:25:11  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-17:25:11  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-17:25:12  INFO: c110, (LABLB1, 24 devices), 24 devices
25-17:25:12  INFO: -----    LABLB1:   latch False False undef
25-17:25:12  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-17:25:12  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-17:25:12  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-17:25:12  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-17:25:12  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-17:25:12  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-17:25:13  INFO: c110, (LABLB2, 24 devices), 24 devices
25-17:25:13  INFO: -----    LABLB2:   latch False False undef
25-17:25:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-17:25:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-17:25:13  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-17:25:13  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-17:25:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-17:25:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-17:25:13  INFO: c110, (LABLB3, 24 devices), 24 devices
25-17:25:13  INFO: -----    LABLB3:   latch False False undef
25-17:25:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-17:25:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-17:25:13  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-17:25:13  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-17:25:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-17:25:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-17:25:14  INFO: c110, (LACHB0, 21 devices), 21 devices
25-17:25:14  INFO: -----    LACHB0:   latch False False undef
25-17:25:14  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-17:25:14  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-17:25:14  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-17:25:14  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-17:25:14  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-17:25:15  INFO: c110, (LACHB1, 21 devices), 21 devices
25-17:25:15  INFO: -----    LACHB1:   latch False False undef
25-17:25:15  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-17:25:15  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-17:25:15  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-17:25:15  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-17:25:15  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-17:25:15  INFO: c110, (LACHB2, 21 devices), 21 devices
25-17:25:15  INFO: -----    LACHB2:   latch False False undef
25-17:25:15  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-17:25:15  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-17:25:15  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-17:25:15  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-17:25:15  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-17:25:16  INFO: c110, (LACHB3, 25 devices), 25 devices
25-17:25:16  INFO: -----    LACHB3:   latch False False undef
25-17:25:16  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-17:25:16  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-17:25:16  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-17:25:16  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-17:25:16  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-17:25:16  INFO: c110, (LACLB0, 21 devices), 21 devices
25-17:25:16  INFO: -----    LACLB0:   latch False False undef
25-17:25:16  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-17:25:16  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-17:25:16  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-17:25:16  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-17:25:16  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-17:25:17  INFO: c110, (LACLB1, 21 devices), 21 devices
25-17:25:17  INFO: -----    LACLB1:   latch False False undef
25-17:25:17  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-17:25:17  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-17:25:17  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-17:25:17  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-17:25:17  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-17:25:17  INFO: c110, (LACLB2, 21 devices), 21 devices
25-17:25:17  INFO: -----    LACLB2:   latch False False undef
25-17:25:17  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-17:25:17  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-17:25:17  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-17:25:17  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-17:25:17  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-17:25:18  INFO: c110, (LACLB3, 23 devices), 23 devices
25-17:25:18  INFO: -----    LACLB3:   latch False False undef
25-17:25:18  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-17:25:18  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-17:25:18  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-17:25:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-17:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-17:25:18  INFO: c110, (LANHB0, 18 devices), 18 devices
25-17:25:18  INFO: -----    LANHB0:   latch False False undef
25-17:25:18  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-17:25:18  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-17:25:18  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-17:25:18  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-17:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-17:25:18  INFO: c110, (LANHB1, 18 devices), 18 devices
25-17:25:18  INFO: -----    LANHB1:   latch False False undef
25-17:25:18  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-17:25:18  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-17:25:18  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-17:25:18  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-17:25:18  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-17:25:19  INFO: c110, (LANHB2, 22 devices), 22 devices
25-17:25:19  INFO: -----    LANHB2:   latch False False undef
25-17:25:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-17:25:19  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-17:25:19  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-17:25:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-17:25:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-17:25:20  INFO: c110, (LANHB3, 26 devices), 26 devices
25-17:25:20  INFO: -----    LANHB3:   latch False False undef
25-17:25:20  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-17:25:20  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-17:25:20  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-17:25:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-17:25:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-17:25:20  INFO: c110, (LANLB0, 18 devices), 18 devices
25-17:25:20  INFO: -----    LANLB0:   latch False False undef
25-17:25:20  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-17:25:20  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-17:25:20  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-17:25:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-17:25:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-17:25:20  INFO: c110, (LANLB1, 18 devices), 18 devices
25-17:25:20  INFO: -----    LANLB1:   latch False False undef
25-17:25:20  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-17:25:20  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-17:25:20  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-17:25:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-17:25:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-17:25:21  INFO: c110, (LANLB2, 24 devices), 24 devices
25-17:25:21  INFO: -----    LANLB2:   latch False False undef
25-17:25:21  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-17:25:21  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-17:25:21  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-17:25:21  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-17:25:21  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-17:25:21  INFO: c110, (LANLB3, 26 devices), 26 devices
25-17:25:21  INFO: -----    LANLB3:   latch False False undef
25-17:25:21  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-17:25:21  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-17:25:21  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-17:25:22  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-17:25:22  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-17:25:22  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-17:25:22  INFO: -----    LAPHB0:   latch False False undef
25-17:25:22  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-17:25:22  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-17:25:22  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-17:25:22  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-17:25:22  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-17:25:22  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-17:25:22  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-17:25:22  INFO: -----    LAPHB1:   latch False False undef
25-17:25:22  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-17:25:22  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-17:25:22  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-17:25:22  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-17:25:22  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-17:25:22  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-17:25:23  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-17:25:23  INFO: -----    LAPHB2:   latch False False undef
25-17:25:23  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-17:25:23  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-17:25:23  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-17:25:23  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-17:25:23  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-17:25:23  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-17:25:24  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-17:25:24  INFO: -----    LAPHB3:   latch False False undef
25-17:25:24  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-17:25:24  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-17:25:24  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-17:25:24  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-17:25:24  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-17:25:24  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-17:26:48  INFO: ************Create Cell Apr: c110 Logger************
25-17:26:48  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-17:26:49  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-17:26:49  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-17:26:49  INFO: tech->Load tech files of tech:c110 sucessfully
25-17:26:50  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 17:26:50 2025
25-17:26:50  INFO: c110, (LABHB0, 24 devices), 24 devices
25-17:26:50  INFO: -----    LABHB0:   latch False False undef
25-17:26:50  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-17:26:50  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-17:26:50  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-17:26:50  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-17:26:50  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-17:26:50  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-17:26:51  INFO: c110, (LABHB1, 24 devices), 24 devices
25-17:26:51  INFO: -----    LABHB1:   latch False False undef
25-17:26:51  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-17:26:51  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-17:26:51  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-17:26:51  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-17:26:51  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-17:26:51  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-17:26:52  INFO: c110, (LABHB2, 24 devices), 24 devices
25-17:26:52  INFO: -----    LABHB2:   latch False False undef
25-17:26:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-17:26:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-17:26:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-17:26:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-17:26:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-17:26:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-17:26:52  INFO: c110, (LABHB3, 24 devices), 24 devices
25-17:26:52  INFO: -----    LABHB3:   latch False False undef
25-17:26:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-17:26:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-17:26:52  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-17:26:52  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-17:26:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-17:26:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-17:26:53  INFO: c110, (LABLB0, 24 devices), 24 devices
25-17:26:53  INFO: -----    LABLB0:   latch False False undef
25-17:26:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-17:26:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-17:26:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-17:26:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-17:26:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-17:26:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-17:26:54  INFO: c110, (LABLB1, 24 devices), 24 devices
25-17:26:54  INFO: -----    LABLB1:   latch False False undef
25-17:26:54  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-17:26:54  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-17:26:54  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-17:26:54  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-17:26:54  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-17:26:54  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-17:26:55  INFO: c110, (LABLB2, 24 devices), 24 devices
25-17:26:55  INFO: -----    LABLB2:   latch False False undef
25-17:26:55  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-17:26:55  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-17:26:55  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-17:26:55  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-17:26:55  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-17:26:55  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-17:26:56  INFO: c110, (LABLB3, 24 devices), 24 devices
25-17:26:56  INFO: -----    LABLB3:   latch False False undef
25-17:26:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-17:26:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-17:26:56  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-17:26:56  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-17:26:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-17:26:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-17:26:56  INFO: c110, (LACHB0, 21 devices), 21 devices
25-17:26:56  INFO: -----    LACHB0:   latch False False undef
25-17:26:56  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-17:26:57  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-17:26:57  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-17:26:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-17:26:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-17:26:57  INFO: c110, (LACHB1, 21 devices), 21 devices
25-17:26:57  INFO: -----    LACHB1:   latch False False undef
25-17:26:57  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-17:26:57  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-17:26:57  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-17:26:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-17:26:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-17:26:58  INFO: c110, (LACHB2, 21 devices), 21 devices
25-17:26:58  INFO: -----    LACHB2:   latch False False undef
25-17:26:58  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-17:26:58  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-17:26:58  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-17:26:58  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-17:26:58  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-17:26:58  INFO: c110, (LACHB3, 25 devices), 25 devices
25-17:26:58  INFO: -----    LACHB3:   latch False False undef
25-17:26:58  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-17:26:58  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-17:26:58  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-17:26:58  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-17:26:58  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-17:26:58  INFO: c110, (LACLB0, 21 devices), 21 devices
25-17:26:58  INFO: -----    LACLB0:   latch False False undef
25-17:26:58  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-17:26:58  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-17:26:58  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-17:26:59  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-17:26:59  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-17:26:59  INFO: c110, (LACLB1, 21 devices), 21 devices
25-17:26:59  INFO: -----    LACLB1:   latch False False undef
25-17:26:59  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-17:26:59  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-17:26:59  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-17:26:59  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-17:26:59  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-17:27:00  INFO: c110, (LACLB2, 21 devices), 21 devices
25-17:27:00  INFO: -----    LACLB2:   latch False False undef
25-17:27:00  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-17:27:00  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-17:27:00  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-17:27:00  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-17:27:00  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-17:27:00  INFO: c110, (LACLB3, 23 devices), 23 devices
25-17:27:00  INFO: -----    LACLB3:   latch False False undef
25-17:27:00  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-17:27:00  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-17:27:00  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-17:27:00  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-17:27:00  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-17:27:00  INFO: c110, (LANHB0, 18 devices), 18 devices
25-17:27:00  INFO: -----    LANHB0:   latch False False undef
25-17:27:00  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-17:27:00  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-17:27:00  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-17:27:00  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-17:27:00  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-17:27:01  INFO: c110, (LANHB1, 18 devices), 18 devices
25-17:27:01  INFO: -----    LANHB1:   latch False False undef
25-17:27:01  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-17:27:01  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-17:27:01  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-17:27:01  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-17:27:01  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-17:27:01  INFO: c110, (LANHB2, 22 devices), 22 devices
25-17:27:01  INFO: -----    LANHB2:   latch False False undef
25-17:27:01  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-17:27:01  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-17:27:01  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-17:27:01  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-17:27:01  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-17:27:02  INFO: c110, (LANHB3, 26 devices), 26 devices
25-17:27:02  INFO: -----    LANHB3:   latch False False undef
25-17:27:02  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-17:27:02  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-17:27:02  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-17:27:02  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-17:27:02  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-17:27:02  INFO: c110, (LANLB0, 18 devices), 18 devices
25-17:27:02  INFO: -----    LANLB0:   latch False False undef
25-17:27:02  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-17:27:02  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-17:27:02  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-17:27:02  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-17:27:02  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-17:27:03  INFO: c110, (LANLB1, 18 devices), 18 devices
25-17:27:03  INFO: -----    LANLB1:   latch False False undef
25-17:27:03  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-17:27:03  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-17:27:03  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-17:27:03  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-17:27:03  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-17:27:04  INFO: c110, (LANLB2, 24 devices), 24 devices
25-17:27:04  INFO: -----    LANLB2:   latch False False undef
25-17:27:04  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-17:27:04  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-17:27:04  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-17:27:04  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-17:27:04  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-17:27:04  INFO: c110, (LANLB3, 26 devices), 26 devices
25-17:27:04  INFO: -----    LANLB3:   latch False False undef
25-17:27:04  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-17:27:04  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-17:27:04  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-17:27:04  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-17:27:04  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-17:27:04  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-17:27:04  INFO: -----    LAPHB0:   latch False False undef
25-17:27:04  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-17:27:04  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-17:27:04  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-17:27:04  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-17:27:04  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-17:27:04  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-17:27:05  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-17:27:05  INFO: -----    LAPHB1:   latch False False undef
25-17:27:05  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-17:27:05  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-17:27:05  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-17:27:05  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-17:27:05  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-17:27:05  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-17:27:06  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-17:27:06  INFO: -----    LAPHB2:   latch False False undef
25-17:27:06  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-17:27:06  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-17:27:06  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-17:27:06  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-17:27:06  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-17:27:06  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-17:27:06  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-17:27:06  INFO: -----    LAPHB3:   latch False False undef
25-17:27:06  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-17:27:06  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-17:27:06  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-17:27:06  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-17:27:06  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-17:27:06  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-17:27:07  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-17:27:07  INFO: -----    LAPLB0:   latch False False undef
25-17:27:07  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-17:27:07  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-17:27:07  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-17:27:07  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-17:27:07  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-17:27:07  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-17:27:08  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-17:27:08  INFO: -----    LAPLB1:   latch False False undef
25-17:27:08  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-17:27:08  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-17:27:08  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-17:27:08  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-17:27:08  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-17:27:08  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-17:27:08  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-17:27:08  INFO: -----    LAPLB2:   latch False False undef
25-17:27:08  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-17:27:08  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-17:27:08  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-17:27:08  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-17:27:08  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-17:27:08  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-17:27:09  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-17:27:09  INFO: -----    LAPLB3:   latch False False undef
25-17:27:09  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-17:27:09  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-17:27:09  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-17:27:09  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-17:27:09  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-17:27:09  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-17:27:10  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-17:28:31  INFO: ************Create Cell Apr: c110 Logger************
25-17:28:31  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-17:28:32  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-17:28:32  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-17:28:32  INFO: tech->Load tech files of tech:c110 sucessfully
25-17:28:33  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 17:28:33 2025
25-17:28:33  INFO: c110, (LABHB0, 24 devices), 24 devices
25-17:28:33  INFO: -----    LABHB0:   latch False False undef
25-17:28:33  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-17:28:33  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-17:28:33  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-17:28:33  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-17:28:33  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-17:28:33  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-17:28:34  INFO: c110, (LABHB1, 24 devices), 24 devices
25-17:28:34  INFO: -----    LABHB1:   latch False False undef
25-17:28:34  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-17:28:34  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-17:28:34  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-17:28:34  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-17:28:34  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-17:28:34  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-17:28:35  INFO: c110, (LABHB2, 24 devices), 24 devices
25-17:28:35  INFO: -----    LABHB2:   latch False False undef
25-17:28:35  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-17:28:35  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-17:28:35  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-17:28:35  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-17:28:35  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-17:28:35  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-17:28:36  INFO: c110, (LABHB3, 24 devices), 24 devices
25-17:28:36  INFO: -----    LABHB3:   latch False False undef
25-17:28:36  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-17:28:36  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-17:28:36  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-17:28:36  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-17:28:36  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-17:28:36  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-17:28:37  INFO: c110, (LABLB0, 24 devices), 24 devices
25-17:28:37  INFO: -----    LABLB0:   latch False False undef
25-17:28:37  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-17:28:37  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-17:28:37  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-17:28:37  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-17:28:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-17:28:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-17:28:38  INFO: c110, (LABLB1, 24 devices), 24 devices
25-17:28:38  INFO: -----    LABLB1:   latch False False undef
25-17:28:38  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-17:28:38  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-17:28:38  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-17:28:38  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-17:28:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-17:28:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-17:40:12  INFO: ************Create Cell Apr: c110 Logger************
25-17:40:12  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-17:40:13  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-17:40:13  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-17:40:13  INFO: tech->Load tech files of tech:c110 sucessfully
25-17:40:14  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 17:40:14 2025
25-17:40:14  INFO: c110, (LABHB0, 24 devices), 24 devices
25-17:40:14  INFO: -----    LABHB0:   latch False False undef
25-17:40:14  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-17:40:14  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-17:40:14  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-17:40:14  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-17:40:14  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-17:40:14  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-17:40:15  INFO: c110, (LABHB1, 24 devices), 24 devices
25-17:40:15  INFO: -----    LABHB1:   latch False False undef
25-17:40:15  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-17:40:15  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-17:40:15  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-17:40:15  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-17:40:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-17:40:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-17:40:15  INFO: c110, (LABHB2, 24 devices), 24 devices
25-17:40:15  INFO: -----    LABHB2:   latch False False undef
25-17:40:15  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-17:40:15  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-17:40:15  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-17:40:15  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-17:40:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-17:40:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-17:40:16  INFO: c110, (LABHB3, 24 devices), 24 devices
25-17:40:16  INFO: -----    LABHB3:   latch False False undef
25-17:40:16  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-17:40:16  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-17:40:16  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-17:40:16  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-17:40:16  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-17:40:16  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-17:40:17  INFO: c110, (LABLB0, 24 devices), 24 devices
25-17:40:17  INFO: -----    LABLB0:   latch False False undef
25-17:40:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-17:40:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-17:40:17  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-17:40:17  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-17:40:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-17:40:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-17:40:18  INFO: c110, (LABLB1, 24 devices), 24 devices
25-17:40:18  INFO: -----    LABLB1:   latch False False undef
25-17:40:18  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-17:40:18  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-17:40:18  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-17:40:18  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-17:40:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-17:40:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-17:40:18  INFO: c110, (LABLB2, 24 devices), 24 devices
25-17:40:18  INFO: -----    LABLB2:   latch False False undef
25-17:40:18  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-17:40:18  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-17:40:18  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-17:40:18  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-17:40:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-17:40:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-17:40:19  INFO: c110, (LABLB3, 24 devices), 24 devices
25-17:40:19  INFO: -----    LABLB3:   latch False False undef
25-17:40:19  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-17:40:19  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-17:40:19  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-17:40:19  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-17:40:19  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-17:40:19  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-17:40:20  INFO: c110, (LACHB0, 21 devices), 21 devices
25-17:40:20  INFO: -----    LACHB0:   latch False False undef
25-17:40:20  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-17:40:20  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-17:40:20  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-17:40:20  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-17:40:20  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-17:40:20  INFO: c110, (LACHB1, 21 devices), 21 devices
25-17:40:20  INFO: -----    LACHB1:   latch False False undef
25-17:40:20  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-17:40:20  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-17:40:20  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-17:40:20  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-17:40:20  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-17:40:21  INFO: c110, (LACHB2, 21 devices), 21 devices
25-17:40:21  INFO: -----    LACHB2:   latch False False undef
25-17:40:21  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-17:40:21  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-17:40:21  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-17:40:21  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-17:40:21  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-17:40:21  INFO: c110, (LACHB3, 25 devices), 25 devices
25-17:40:21  INFO: -----    LACHB3:   latch False False undef
25-17:40:21  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-17:40:21  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-17:40:21  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-17:40:21  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-17:40:21  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-17:40:21  INFO: c110, (LACLB0, 21 devices), 21 devices
25-17:40:21  INFO: -----    LACLB0:   latch False False undef
25-17:40:21  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-17:40:21  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-17:40:21  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-17:40:22  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-17:40:22  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-17:40:22  INFO: c110, (LACLB1, 21 devices), 21 devices
25-17:40:22  INFO: -----    LACLB1:   latch False False undef
25-17:40:22  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-17:40:22  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-17:40:22  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-17:40:22  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-17:40:22  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-17:40:23  INFO: c110, (LACLB2, 21 devices), 21 devices
25-17:40:23  INFO: -----    LACLB2:   latch False False undef
25-17:40:23  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-17:40:23  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-17:40:23  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-17:40:23  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-17:40:23  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-17:51:52  INFO: ************Create Cell Apr: c110 Logger************
25-17:51:52  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-17:51:54  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-17:51:54  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-17:51:54  INFO: tech->Load tech files of tech:c110 sucessfully
25-17:51:55  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 17:51:55 2025
25-17:51:55  INFO: c110, (LABHB0, 24 devices), 24 devices
25-17:51:55  INFO: -----    LABHB0:   latch False False undef
25-17:51:55  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-17:51:55  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-17:51:55  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-17:51:55  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-17:51:55  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-17:51:55  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-17:51:56  INFO: c110, (LABHB1, 24 devices), 24 devices
25-17:51:56  INFO: -----    LABHB1:   latch False False undef
25-17:51:56  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-17:51:56  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-17:51:56  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-17:51:56  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-17:51:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-17:51:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-17:51:57  INFO: c110, (LABHB2, 24 devices), 24 devices
25-17:51:57  INFO: -----    LABHB2:   latch False False undef
25-17:51:57  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-17:51:57  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-17:51:57  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-17:51:57  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-17:51:57  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-17:51:57  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-17:51:57  INFO: c110, (LABHB3, 24 devices), 24 devices
25-17:51:57  INFO: -----    LABHB3:   latch False False undef
25-17:51:57  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-17:51:57  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-17:51:57  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-17:51:57  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-17:51:57  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-17:51:57  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-17:51:58  INFO: c110, (LABLB0, 24 devices), 24 devices
25-17:51:58  INFO: -----    LABLB0:   latch False False undef
25-17:51:58  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-17:51:58  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-17:51:58  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-17:51:58  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-17:51:58  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-17:51:58  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-17:51:59  INFO: c110, (LABLB1, 24 devices), 24 devices
25-17:51:59  INFO: -----    LABLB1:   latch False False undef
25-17:51:59  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-17:51:59  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-17:51:59  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-17:51:59  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-17:51:59  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-17:51:59  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-17:52:00  INFO: c110, (LABLB2, 24 devices), 24 devices
25-17:52:00  INFO: -----    LABLB2:   latch False False undef
25-17:52:00  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-17:52:00  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-17:52:00  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-17:52:00  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-17:52:00  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-17:52:00  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-17:52:00  INFO: c110, (LABLB3, 24 devices), 24 devices
25-17:52:00  INFO: -----    LABLB3:   latch False False undef
25-17:52:00  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-17:52:00  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-17:52:00  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-17:52:00  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-17:52:00  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-17:52:00  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-17:52:01  INFO: c110, (LACHB0, 21 devices), 21 devices
25-17:52:01  INFO: -----    LACHB0:   latch False False undef
25-17:52:01  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-17:52:01  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-17:52:01  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-17:52:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-17:52:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-17:52:01  INFO: c110, (LACHB1, 21 devices), 21 devices
25-17:52:01  INFO: -----    LACHB1:   latch False False undef
25-17:52:01  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-17:52:01  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-17:52:01  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-17:52:01  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-17:52:01  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-17:52:02  INFO: c110, (LACHB2, 21 devices), 21 devices
25-17:52:02  INFO: -----    LACHB2:   latch False False undef
25-17:52:02  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-17:52:02  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-17:52:02  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-17:52:02  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-17:52:02  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-17:52:03  INFO: c110, (LACHB3, 25 devices), 25 devices
25-17:52:03  INFO: -----    LACHB3:   latch False False undef
25-17:52:03  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-17:52:03  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-17:52:03  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-17:52:03  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-17:52:03  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-17:52:03  INFO: c110, (LACLB0, 21 devices), 21 devices
25-17:52:03  INFO: -----    LACLB0:   latch False False undef
25-17:52:03  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-17:52:03  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-17:52:03  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-17:52:03  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-17:52:03  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-17:52:03  INFO: c110, (LACLB1, 21 devices), 21 devices
25-17:52:03  INFO: -----    LACLB1:   latch False False undef
25-17:52:03  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-17:52:03  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-17:52:03  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-17:52:04  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-17:52:04  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-17:52:04  INFO: c110, (LACLB2, 21 devices), 21 devices
25-17:52:04  INFO: -----    LACLB2:   latch False False undef
25-17:52:04  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-17:52:04  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-17:52:04  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-17:52:04  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-17:52:04  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-17:52:05  INFO: c110, (LACLB3, 23 devices), 23 devices
25-17:52:05  INFO: -----    LACLB3:   latch False False undef
25-17:52:05  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-17:52:05  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-17:52:05  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-17:52:05  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-17:52:05  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-17:52:05  INFO: c110, (LANHB0, 18 devices), 18 devices
25-17:52:05  INFO: -----    LANHB0:   latch False False undef
25-17:52:05  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-17:52:05  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-17:52:05  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-17:52:05  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-17:52:05  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-17:52:05  INFO: c110, (LANHB1, 18 devices), 18 devices
25-17:52:05  INFO: -----    LANHB1:   latch False False undef
25-17:52:05  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-17:52:05  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-17:52:05  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-17:52:05  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-17:52:05  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-17:52:06  INFO: c110, (LANHB2, 22 devices), 22 devices
25-17:52:06  INFO: -----    LANHB2:   latch False False undef
25-17:52:06  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-17:52:06  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-17:52:06  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-17:52:06  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-17:52:06  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-17:52:06  INFO: c110, (LANHB3, 26 devices), 26 devices
25-17:52:06  INFO: -----    LANHB3:   latch False False undef
25-17:52:06  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-17:52:06  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-17:52:06  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-17:52:07  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-17:52:07  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-17:52:07  INFO: c110, (LANLB0, 18 devices), 18 devices
25-17:52:07  INFO: -----    LANLB0:   latch False False undef
25-17:52:07  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-17:52:07  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-17:52:07  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-17:52:07  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-17:52:07  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-17:52:07  INFO: c110, (LANLB1, 18 devices), 18 devices
25-17:52:07  INFO: -----    LANLB1:   latch False False undef
25-17:52:07  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-17:52:07  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-17:52:07  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-17:52:07  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-17:52:07  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-17:52:08  INFO: c110, (LANLB2, 24 devices), 24 devices
25-17:52:08  INFO: -----    LANLB2:   latch False False undef
25-17:52:08  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-17:52:08  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-17:52:08  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-17:52:08  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-17:52:08  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-17:52:08  INFO: c110, (LANLB3, 26 devices), 26 devices
25-17:52:08  INFO: -----    LANLB3:   latch False False undef
25-17:52:08  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-17:52:08  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-17:52:08  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-17:52:08  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-17:52:08  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-17:52:08  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-17:52:08  INFO: -----    LAPHB0:   latch False False undef
25-17:52:08  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-17:52:08  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-17:52:08  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-17:52:08  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-17:52:08  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-17:52:08  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-17:52:09  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-17:52:09  INFO: -----    LAPHB1:   latch False False undef
25-17:52:09  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-17:52:09  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-17:52:09  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-17:52:09  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-17:52:09  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-17:52:09  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-17:52:10  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-17:52:10  INFO: -----    LAPHB2:   latch False False undef
25-17:52:10  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-17:52:10  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-17:52:10  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-17:52:10  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-17:52:10  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-17:52:10  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-17:52:10  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-17:52:10  INFO: -----    LAPHB3:   latch False False undef
25-17:52:10  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-17:52:10  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-17:52:10  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-17:52:10  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-17:52:10  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-17:52:10  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-17:52:11  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-17:52:11  INFO: -----    LAPLB0:   latch False False undef
25-17:52:11  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-17:52:11  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-17:52:11  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-17:52:11  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-17:52:11  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-17:52:11  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-17:52:12  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-17:52:12  INFO: -----    LAPLB1:   latch False False undef
25-17:52:12  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-17:52:12  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-17:52:12  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-17:52:12  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-17:52:12  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-17:52:12  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-17:52:13  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-17:52:13  INFO: -----    LAPLB2:   latch False False undef
25-17:52:13  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-17:52:13  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-17:52:13  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-17:52:13  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-17:52:13  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-17:52:13  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-17:52:13  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-17:52:13  INFO: -----    LAPLB3:   latch False False undef
25-17:52:13  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-17:52:13  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-17:52:13  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-17:52:13  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-17:52:13  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-17:52:13  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-17:52:14  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-17:58:13  INFO: ************Create Cell Apr: c110 Logger************
25-17:58:13  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-17:58:15  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-17:58:15  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-17:58:15  INFO: tech->Load tech files of tech:c110 sucessfully
25-17:58:17  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 17:58:17 2025
25-17:58:17  INFO: c110, (LABHB0, 24 devices), 24 devices
25-17:58:17  INFO: -----    LABHB0:   latch False False undef
25-17:58:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-17:58:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-17:58:17  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-17:58:17  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-17:58:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-17:58:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-17:58:17  INFO: c110, (LABHB1, 24 devices), 24 devices
25-17:58:17  INFO: -----    LABHB1:   latch False False undef
25-17:58:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-17:58:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-17:58:17  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-17:58:17  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-17:58:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-17:58:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-17:58:18  INFO: c110, (LABHB2, 24 devices), 24 devices
25-17:58:18  INFO: -----    LABHB2:   latch False False undef
25-17:58:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-17:58:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-17:58:18  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-17:58:18  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-17:58:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-17:58:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-17:58:18  INFO: c110, (LABHB3, 24 devices), 24 devices
25-17:58:18  INFO: -----    LABHB3:   latch False False undef
25-17:58:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-17:58:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-17:58:18  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-17:58:18  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-17:58:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-17:58:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-17:58:19  INFO: c110, (LABLB0, 24 devices), 24 devices
25-17:58:19  INFO: -----    LABLB0:   latch False False undef
25-17:58:19  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-17:58:19  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-17:58:19  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-17:58:19  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-17:58:19  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-17:58:19  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-17:58:20  INFO: c110, (LABLB1, 24 devices), 24 devices
25-17:58:20  INFO: -----    LABLB1:   latch False False undef
25-17:58:20  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-17:58:20  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-17:58:20  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-17:58:20  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-17:58:20  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-17:58:20  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-17:58:21  INFO: c110, (LABLB2, 24 devices), 24 devices
25-17:58:21  INFO: -----    LABLB2:   latch False False undef
25-17:58:21  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-17:58:21  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-17:58:21  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-17:58:21  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-17:58:21  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-17:58:21  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-17:58:21  INFO: c110, (LABLB3, 24 devices), 24 devices
25-17:58:21  INFO: -----    LABLB3:   latch False False undef
25-17:58:21  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-17:58:21  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-17:58:21  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-17:58:21  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-17:58:21  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-17:58:21  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-17:58:22  INFO: c110, (LACHB0, 21 devices), 21 devices
25-17:58:22  INFO: -----    LACHB0:   latch False False undef
25-17:58:22  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-17:58:22  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-17:58:22  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-17:58:22  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-17:58:22  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-17:58:23  INFO: c110, (LACHB1, 21 devices), 21 devices
25-17:58:23  INFO: -----    LACHB1:   latch False False undef
25-17:58:23  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-17:58:23  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-17:58:23  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-17:58:23  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-17:58:23  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-17:58:23  INFO: c110, (LACHB2, 21 devices), 21 devices
25-17:58:23  INFO: -----    LACHB2:   latch False False undef
25-17:58:23  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-17:58:23  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-17:58:23  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-17:58:23  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-17:58:23  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-17:58:24  INFO: c110, (LACHB3, 25 devices), 25 devices
25-17:58:24  INFO: -----    LACHB3:   latch False False undef
25-17:58:24  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-17:58:24  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-17:58:24  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-17:58:24  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-17:58:24  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-17:58:24  INFO: c110, (LACLB0, 21 devices), 21 devices
25-17:58:24  INFO: -----    LACLB0:   latch False False undef
25-17:58:24  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-17:58:24  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-17:58:24  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-17:58:24  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-17:58:24  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-17:58:25  INFO: c110, (LACLB1, 21 devices), 21 devices
25-17:58:25  INFO: -----    LACLB1:   latch False False undef
25-17:58:25  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-17:58:25  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-17:58:25  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-17:58:25  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-17:58:25  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-17:58:25  INFO: c110, (LACLB2, 21 devices), 21 devices
25-17:58:25  INFO: -----    LACLB2:   latch False False undef
25-17:58:25  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-17:58:26  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-17:58:26  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-17:58:26  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-17:58:26  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-17:58:26  INFO: c110, (LACLB3, 23 devices), 23 devices
25-17:58:26  INFO: -----    LACLB3:   latch False False undef
25-17:58:26  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-17:58:26  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-17:58:26  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-17:58:26  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-17:58:26  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-17:58:26  INFO: c110, (LANHB0, 18 devices), 18 devices
25-17:58:26  INFO: -----    LANHB0:   latch False False undef
25-17:58:26  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-17:58:26  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-17:58:26  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-17:58:26  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-17:58:26  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-17:58:27  INFO: c110, (LANHB1, 18 devices), 18 devices
25-17:58:27  INFO: -----    LANHB1:   latch False False undef
25-17:58:27  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-17:58:27  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-17:58:27  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-17:58:27  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-17:58:27  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-17:58:28  INFO: c110, (LANHB2, 22 devices), 22 devices
25-17:58:28  INFO: -----    LANHB2:   latch False False undef
25-17:58:28  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-17:58:28  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-17:58:28  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-17:58:28  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-17:58:28  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-17:58:28  INFO: c110, (LANHB3, 26 devices), 26 devices
25-17:58:28  INFO: -----    LANHB3:   latch False False undef
25-17:58:28  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-17:58:28  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-17:58:28  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-17:58:29  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-17:58:29  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-17:58:29  INFO: c110, (LANLB0, 18 devices), 18 devices
25-17:58:29  INFO: -----    LANLB0:   latch False False undef
25-17:58:29  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-17:58:29  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-17:58:29  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-17:58:29  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-17:58:29  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-17:58:29  INFO: c110, (LANLB1, 18 devices), 18 devices
25-17:58:29  INFO: -----    LANLB1:   latch False False undef
25-17:58:29  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-17:58:29  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-17:58:29  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-17:58:29  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-17:58:29  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-17:58:30  INFO: c110, (LANLB2, 24 devices), 24 devices
25-17:58:30  INFO: -----    LANLB2:   latch False False undef
25-17:58:30  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-17:58:30  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-17:58:30  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-17:58:30  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-17:58:30  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-17:58:30  INFO: c110, (LANLB3, 26 devices), 26 devices
25-17:58:30  INFO: -----    LANLB3:   latch False False undef
25-17:58:30  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-17:58:30  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-17:58:30  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-17:58:30  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-17:58:30  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-17:58:30  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-17:58:30  INFO: -----    LAPHB0:   latch False False undef
25-17:58:30  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-17:58:30  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-17:58:30  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-17:58:30  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-17:58:31  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-17:58:31  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-17:58:31  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-17:58:31  INFO: -----    LAPHB1:   latch False False undef
25-17:58:31  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-17:58:31  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-17:58:31  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-17:58:31  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-17:58:31  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-17:58:31  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-17:58:32  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-17:58:32  INFO: -----    LAPHB2:   latch False False undef
25-17:58:32  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-17:58:32  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-17:58:32  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-17:58:32  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-17:58:32  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-17:58:32  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-17:58:33  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-17:58:33  INFO: -----    LAPHB3:   latch False False undef
25-17:58:33  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-17:58:33  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-17:58:33  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-17:58:33  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-17:58:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-17:58:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-17:58:33  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-17:58:33  INFO: -----    LAPLB0:   latch False False undef
25-17:58:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-17:58:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-17:58:33  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-17:58:33  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-17:58:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-17:58:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-17:58:34  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-17:58:34  INFO: -----    LAPLB1:   latch False False undef
25-17:58:34  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-17:58:34  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-17:58:34  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-17:58:34  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-17:58:34  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-17:58:34  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-17:58:35  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-17:58:35  INFO: -----    LAPLB2:   latch False False undef
25-17:58:35  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-17:58:35  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-17:58:35  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-17:58:35  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-17:58:35  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-17:58:35  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-17:58:35  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-17:58:35  INFO: -----    LAPLB3:   latch False False undef
25-17:58:35  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-17:58:35  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-17:58:35  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-17:58:35  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-17:58:36  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-17:58:36  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-17:58:36  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-18:17:58  INFO: ************Create Cell Apr: c110 Logger************
25-18:17:58  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:17:59  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:17:59  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:17:59  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:18:00  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:18:00 2025
25-18:18:00  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:18:00  INFO: -----    LABHB0:   latch False False undef
25-18:18:00  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:18:00  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:18:00  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:18:00  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:18:00  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:18:00  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:19:34  INFO: ************Create Cell Apr: c110 Logger************
25-18:19:34  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:19:35  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:19:35  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:19:35  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:19:36  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:19:36 2025
25-18:19:36  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:19:36  INFO: -----    LABHB0:   latch False False undef
25-18:19:36  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:19:36  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:19:36  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:19:36  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:19:36  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:19:36  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:20:00  INFO: ************Create Cell Apr: c110 Logger************
25-18:20:00  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:20:01  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:20:01  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:20:01  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:20:03  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:20:03 2025
25-18:20:03  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:20:03  INFO: -----    LABHB0:   latch False False undef
25-18:20:03  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:20:03  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:20:03  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:20:03  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:20:03  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:20:03  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:20:30  INFO: ************Create Cell Apr: c110 Logger************
25-18:20:30  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:20:33  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:20:33  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:20:33  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:20:34  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:20:34 2025
25-18:20:34  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:20:34  INFO: -----    LABHB0:   latch False False undef
25-18:20:34  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:20:34  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:20:34  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:20:34  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:20:34  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:20:34  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:21:21  INFO: ************Create Cell Apr: c110 Logger************
25-18:21:21  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:21:23  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:21:23  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:21:23  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:21:26  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:21:26 2025
25-18:21:26  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:21:26  INFO: -----    LABHB0:   latch False False undef
25-18:21:26  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:21:26  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:21:26  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:21:26  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:21:26  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:21:26  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:21:28  INFO: c110, (LABHB1, 24 devices), 24 devices
25-18:21:28  INFO: -----    LABHB1:   latch False False undef
25-18:21:28  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-18:21:28  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-18:21:28  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-18:21:28  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-18:21:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-18:21:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-18:21:29  INFO: c110, (LABHB2, 24 devices), 24 devices
25-18:21:29  INFO: -----    LABHB2:   latch False False undef
25-18:21:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-18:21:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-18:21:29  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-18:21:29  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-18:21:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-18:21:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-18:21:31  INFO: c110, (LABHB3, 24 devices), 24 devices
25-18:21:31  INFO: -----    LABHB3:   latch False False undef
25-18:21:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-18:21:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-18:21:31  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-18:21:31  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-18:21:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-18:21:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-18:21:32  INFO: c110, (LABLB0, 24 devices), 24 devices
25-18:21:32  INFO: -----    LABLB0:   latch False False undef
25-18:21:32  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-18:21:32  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-18:21:32  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-18:21:32  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-18:21:32  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-18:21:32  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-18:21:34  INFO: c110, (LABLB1, 24 devices), 24 devices
25-18:21:34  INFO: -----    LABLB1:   latch False False undef
25-18:21:34  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-18:21:34  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-18:21:34  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-18:21:34  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-18:21:34  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-18:21:34  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-18:21:35  INFO: c110, (LABLB2, 24 devices), 24 devices
25-18:21:35  INFO: -----    LABLB2:   latch False False undef
25-18:21:35  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-18:21:35  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-18:21:35  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-18:21:35  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-18:21:35  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-18:21:35  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-18:21:36  INFO: c110, (LABLB3, 24 devices), 24 devices
25-18:21:36  INFO: -----    LABLB3:   latch False False undef
25-18:21:36  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-18:21:36  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-18:21:36  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-18:21:36  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-18:21:36  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-18:21:36  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-18:22:26  INFO: ************Create Cell Apr: c110 Logger************
25-18:22:26  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:22:28  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:22:28  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:22:28  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:22:30  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:22:30 2025
25-18:22:30  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:22:30  INFO: -----    LABHB0:   latch False False undef
25-18:22:30  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:22:30  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:22:30  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:22:30  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:22:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:22:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:22:31  INFO: c110, (LABHB1, 24 devices), 24 devices
25-18:22:31  INFO: -----    LABHB1:   latch False False undef
25-18:22:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-18:22:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-18:22:31  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-18:22:31  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-18:22:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-18:22:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-18:22:32  INFO: c110, (LABHB2, 24 devices), 24 devices
25-18:22:32  INFO: -----    LABHB2:   latch False False undef
25-18:22:32  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-18:22:32  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-18:22:32  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-18:22:32  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-18:22:32  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-18:22:32  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-18:22:34  INFO: c110, (LABHB3, 24 devices), 24 devices
25-18:22:34  INFO: -----    LABHB3:   latch False False undef
25-18:22:34  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-18:22:34  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-18:22:34  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-18:22:34  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-18:22:34  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-18:22:34  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-18:22:35  INFO: c110, (LABLB0, 24 devices), 24 devices
25-18:22:35  INFO: -----    LABLB0:   latch False False undef
25-18:22:35  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-18:22:35  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-18:22:35  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-18:22:35  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-18:22:35  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-18:22:35  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-18:22:36  INFO: c110, (LABLB1, 24 devices), 24 devices
25-18:22:36  INFO: -----    LABLB1:   latch False False undef
25-18:22:36  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-18:22:36  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-18:22:36  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-18:22:36  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-18:22:36  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-18:22:36  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-18:22:38  INFO: c110, (LABLB2, 24 devices), 24 devices
25-18:22:38  INFO: -----    LABLB2:   latch False False undef
25-18:22:38  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-18:22:38  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-18:22:38  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-18:22:38  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-18:22:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-18:22:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-18:22:39  INFO: c110, (LABLB3, 24 devices), 24 devices
25-18:22:39  INFO: -----    LABLB3:   latch False False undef
25-18:22:39  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-18:22:39  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-18:22:39  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-18:22:39  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-18:22:39  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-18:22:39  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-18:22:40  INFO: c110, (LACHB0, 21 devices), 21 devices
25-18:22:40  INFO: -----    LACHB0:   latch False False undef
25-18:22:40  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-18:22:40  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-18:22:40  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-18:22:40  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-18:22:40  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-18:22:41  INFO: c110, (LACHB1, 21 devices), 21 devices
25-18:22:41  INFO: -----    LACHB1:   latch False False undef
25-18:22:41  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-18:22:41  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-18:22:41  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-18:22:42  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-18:22:42  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-18:22:43  INFO: c110, (LACHB2, 21 devices), 21 devices
25-18:22:43  INFO: -----    LACHB2:   latch False False undef
25-18:22:43  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-18:22:43  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-18:22:43  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-18:22:43  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-18:22:43  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-18:24:02  INFO: ************Create Cell Apr: c110 Logger************
25-18:24:02  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:24:04  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:24:04  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:24:04  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:24:06  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:24:06 2025
25-18:24:06  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:24:06  INFO: -----    LABHB0:   latch False False undef
25-18:24:06  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:24:06  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:24:06  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:24:06  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:24:06  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:24:06  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:24:08  INFO: c110, (LABHB1, 24 devices), 24 devices
25-18:24:08  INFO: -----    LABHB1:   latch False False undef
25-18:24:08  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-18:24:08  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-18:24:08  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-18:24:08  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-18:24:08  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-18:24:08  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-18:24:10  INFO: c110, (LABHB2, 24 devices), 24 devices
25-18:24:10  INFO: -----    LABHB2:   latch False False undef
25-18:24:10  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-18:24:10  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-18:24:10  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-18:24:10  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-18:24:10  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-18:24:10  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-18:25:25  INFO: ************Create Cell Apr: c110 Logger************
25-18:25:25  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:25:27  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:25:27  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:25:27  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:25:29  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:25:29 2025
25-18:25:29  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:25:29  INFO: -----    LABHB0:   latch False False undef
25-18:25:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:25:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:25:29  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:25:29  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:25:29  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:25:29  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:25:31  INFO: c110, (LABHB1, 24 devices), 24 devices
25-18:25:31  INFO: -----    LABHB1:   latch False False undef
25-18:25:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-18:25:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-18:25:31  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-18:25:31  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-18:25:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-18:25:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-18:25:32  INFO: c110, (LABHB2, 24 devices), 24 devices
25-18:25:32  INFO: -----    LABHB2:   latch False False undef
25-18:25:32  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-18:25:32  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-18:25:32  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-18:25:32  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-18:25:32  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-18:25:32  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-18:26:13  INFO: ************Create Cell Apr: c110 Logger************
25-18:26:13  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:26:15  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:26:15  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:26:15  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:26:16  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:26:16 2025
25-18:26:16  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:26:16  INFO: -----    LABHB0:   latch False False undef
25-18:26:16  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:26:16  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:26:16  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:26:16  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:26:16  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:26:16  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:26:18  INFO: c110, (LABHB1, 24 devices), 24 devices
25-18:26:18  INFO: -----    LABHB1:   latch False False undef
25-18:26:18  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
25-18:26:18  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
25-18:26:18  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
25-18:26:18  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
25-18:26:18  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
25-18:26:18  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
25-18:26:20  INFO: c110, (LABHB2, 24 devices), 24 devices
25-18:26:20  INFO: -----    LABHB2:   latch False False undef
25-18:26:20  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
25-18:26:20  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
25-18:26:20  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
25-18:26:20  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
25-18:26:20  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
25-18:26:20  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
25-18:26:21  INFO: c110, (LABHB3, 24 devices), 24 devices
25-18:26:21  INFO: -----    LABHB3:   latch False False undef
25-18:26:21  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
25-18:26:21  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
25-18:26:21  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
25-18:26:21  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
25-18:26:21  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
25-18:26:21  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
25-18:26:23  INFO: c110, (LABLB0, 24 devices), 24 devices
25-18:26:23  INFO: -----    LABLB0:   latch False False undef
25-18:26:23  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
25-18:26:23  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
25-18:26:23  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
25-18:26:23  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
25-18:26:23  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
25-18:26:23  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
25-18:26:24  INFO: c110, (LABLB1, 24 devices), 24 devices
25-18:26:24  INFO: -----    LABLB1:   latch False False undef
25-18:26:24  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
25-18:26:24  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
25-18:26:24  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
25-18:26:24  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
25-18:26:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
25-18:26:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
25-18:26:25  INFO: c110, (LABLB2, 24 devices), 24 devices
25-18:26:25  INFO: -----    LABLB2:   latch False False undef
25-18:26:25  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
25-18:26:25  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
25-18:26:25  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
25-18:26:25  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
25-18:26:25  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
25-18:26:25  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
25-18:26:27  INFO: c110, (LABLB3, 24 devices), 24 devices
25-18:26:27  INFO: -----    LABLB3:   latch False False undef
25-18:26:27  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
25-18:26:27  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
25-18:26:27  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
25-18:26:27  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
25-18:26:27  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
25-18:26:27  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
25-18:26:28  INFO: c110, (LACHB0, 21 devices), 21 devices
25-18:26:28  INFO: -----    LACHB0:   latch False False undef
25-18:26:28  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
25-18:26:28  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
25-18:26:28  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
25-18:26:28  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
25-18:26:28  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
25-18:26:29  INFO: c110, (LACHB1, 21 devices), 21 devices
25-18:26:29  INFO: -----    LACHB1:   latch False False undef
25-18:26:29  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
25-18:26:29  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
25-18:26:29  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
25-18:26:29  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
25-18:26:29  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
25-18:26:30  INFO: c110, (LACHB2, 21 devices), 21 devices
25-18:26:30  INFO: -----    LACHB2:   latch False False undef
25-18:26:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
25-18:26:30  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
25-18:26:30  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
25-18:26:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
25-18:26:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
25-18:26:32  INFO: c110, (LACHB3, 25 devices), 25 devices
25-18:26:32  INFO: -----    LACHB3:   latch False False undef
25-18:26:32  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
25-18:26:32  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
25-18:26:32  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
25-18:26:32  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
25-18:26:32  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
25-18:26:32  INFO: c110, (LACLB0, 21 devices), 21 devices
25-18:26:32  INFO: -----    LACLB0:   latch False False undef
25-18:26:32  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
25-18:26:32  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
25-18:26:32  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
25-18:26:32  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
25-18:26:32  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
25-18:26:33  INFO: c110, (LACLB1, 21 devices), 21 devices
25-18:26:33  INFO: -----    LACLB1:   latch False False undef
25-18:26:33  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
25-18:26:33  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
25-18:26:33  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
25-18:26:33  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
25-18:26:33  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
25-18:26:34  INFO: c110, (LACLB2, 21 devices), 21 devices
25-18:26:34  INFO: -----    LACLB2:   latch False False undef
25-18:26:34  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
25-18:26:34  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
25-18:26:34  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
25-18:26:34  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
25-18:26:34  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
25-18:26:35  INFO: c110, (LACLB3, 23 devices), 23 devices
25-18:26:35  INFO: -----    LACLB3:   latch False False undef
25-18:26:35  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
25-18:26:35  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
25-18:26:35  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
25-18:26:35  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
25-18:26:35  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
25-18:26:35  INFO: c110, (LANHB0, 18 devices), 18 devices
25-18:26:35  INFO: -----    LANHB0:   latch False False undef
25-18:26:35  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
25-18:26:35  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
25-18:26:35  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
25-18:26:35  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
25-18:26:35  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
25-18:26:36  INFO: c110, (LANHB1, 18 devices), 18 devices
25-18:26:36  INFO: -----    LANHB1:   latch False False undef
25-18:26:36  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
25-18:26:36  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
25-18:26:36  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
25-18:26:36  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
25-18:26:36  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
25-18:26:37  INFO: c110, (LANHB2, 22 devices), 22 devices
25-18:26:37  INFO: -----    LANHB2:   latch False False undef
25-18:26:37  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
25-18:26:37  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
25-18:26:37  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
25-18:26:38  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
25-18:26:38  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
25-18:26:39  INFO: c110, (LANHB3, 26 devices), 26 devices
25-18:26:39  INFO: -----    LANHB3:   latch False False undef
25-18:26:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
25-18:26:39  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
25-18:26:39  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
25-18:26:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
25-18:26:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
25-18:26:39  INFO: c110, (LANLB0, 18 devices), 18 devices
25-18:26:39  INFO: -----    LANLB0:   latch False False undef
25-18:26:39  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
25-18:26:39  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
25-18:26:39  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
25-18:26:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
25-18:26:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
25-18:26:40  INFO: c110, (LANLB1, 18 devices), 18 devices
25-18:26:40  INFO: -----    LANLB1:   latch False False undef
25-18:26:40  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
25-18:26:40  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
25-18:26:40  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
25-18:26:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
25-18:26:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
25-18:26:41  INFO: c110, (LANLB2, 24 devices), 24 devices
25-18:26:41  INFO: -----    LANLB2:   latch False False undef
25-18:26:41  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
25-18:26:41  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
25-18:26:41  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
25-18:26:42  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
25-18:26:42  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
25-18:26:42  INFO: c110, (LANLB3, 26 devices), 26 devices
25-18:26:42  INFO: -----    LANLB3:   latch False False undef
25-18:26:42  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
25-18:26:42  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
25-18:26:42  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
25-18:26:42  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
25-18:26:42  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
25-18:26:42  INFO: c110, (LAPHB0, 23 devices), 23 devices
25-18:26:42  INFO: -----    LAPHB0:   latch False False undef
25-18:26:42  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
25-18:26:42  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
25-18:26:42  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
25-18:26:42  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
25-18:26:42  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
25-18:26:42  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
25-18:26:44  INFO: c110, (LAPHB1, 23 devices), 23 devices
25-18:26:44  INFO: -----    LAPHB1:   latch False False undef
25-18:26:44  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
25-18:26:44  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
25-18:26:44  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
25-18:26:44  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
25-18:26:44  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
25-18:26:44  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
25-18:26:45  INFO: c110, (LAPHB2, 25 devices), 25 devices
25-18:26:45  INFO: -----    LAPHB2:   latch False False undef
25-18:26:45  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
25-18:26:45  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
25-18:26:45  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
25-18:26:45  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
25-18:26:45  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
25-18:26:45  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
25-18:26:46  INFO: c110, (LAPHB3, 25 devices), 25 devices
25-18:26:46  INFO: -----    LAPHB3:   latch False False undef
25-18:26:46  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
25-18:26:46  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
25-18:26:46  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
25-18:26:46  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
25-18:26:46  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
25-18:26:46  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
25-18:26:48  INFO: c110, (LAPLB0, 23 devices), 23 devices
25-18:26:48  INFO: -----    LAPLB0:   latch False False undef
25-18:26:48  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
25-18:26:48  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
25-18:26:48  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
25-18:26:48  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
25-18:26:48  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
25-18:26:48  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
25-18:26:49  INFO: c110, (LAPLB1, 25 devices), 25 devices
25-18:26:49  INFO: -----    LAPLB1:   latch False False undef
25-18:26:49  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
25-18:26:49  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
25-18:26:49  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
25-18:26:49  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
25-18:26:49  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
25-18:26:49  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
25-18:26:50  INFO: c110, (LAPLB2, 25 devices), 25 devices
25-18:26:50  INFO: -----    LAPLB2:   latch False False undef
25-18:26:50  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
25-18:26:50  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
25-18:26:50  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
25-18:26:50  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
25-18:26:50  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
25-18:26:50  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
25-18:26:52  INFO: c110, (LAPLB3, 25 devices), 25 devices
25-18:26:52  INFO: -----    LAPLB3:   latch False False undef
25-18:26:52  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
25-18:26:52  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
25-18:26:52  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
25-18:26:52  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
25-18:26:52  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
25-18:26:52  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
25-18:26:53  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
25-18:43:13  INFO: ************Create Cell Apr: c110 Logger************
25-18:43:13  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:43:14  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:43:14  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:43:14  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:43:15  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:43:15 2025
25-18:43:15  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:43:15  INFO: -----    LABHB0:   latch False False undef
25-18:43:15  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:43:15  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:43:15  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:43:15  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:43:15  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:43:15  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:44:08  INFO: ************Create Cell Apr: c110 Logger************
25-18:44:08  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:44:10  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:44:10  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:44:10  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:44:11  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:44:11 2025
25-18:44:11  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:44:11  INFO: -----    LABHB0:   latch False False undef
25-18:44:11  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:44:11  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:44:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:44:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:44:11  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:44:11  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:44:23  INFO: ************Create Cell Apr: c110 Logger************
25-18:44:23  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:44:25  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:44:25  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:44:25  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:44:27  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:44:27 2025
25-18:44:27  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:44:27  INFO: -----    LABHB0:   latch False False undef
25-18:44:27  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:44:27  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:44:27  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:44:27  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:44:27  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:44:27  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
25-18:45:21  INFO: ************Create Cell Apr: c110 Logger************
25-18:45:21  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2562, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
25-18:45:22  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
25-18:45:22  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
25-18:45:22  INFO: tech->Load tech files of tech:c110 sucessfully
25-18:45:24  INFO: ascell-> Begin processing techc110 @ Tue Mar 25 18:45:24 2025
25-18:45:24  INFO: c110, (LABHB0, 24 devices), 24 devices
25-18:45:24  INFO: -----    LABHB0:   latch False False undef
25-18:45:24  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
25-18:45:24  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
25-18:45:24  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
25-18:45:24  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
25-18:45:24  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
25-18:45:24  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
