gnd 7 0 4 #int[4]
vcc 7 0 5 #int[5]
net5_1 9 0 1 #int[1]
net35_1 9 0 2 #int[2]
net39_1 8 0 5 #int[5]
net15_1 9 0 3 #int[3]
net16_1 9 0 4 #int[4]
net4_1 15 1 5 #tgate[1]
net14_1 15 2 5 #tgate[1]
net38_1 15 2 2 #tgate[0]
net24_1 15 3 5 #tgate[1]
out:net40_1 9 0 0 #ana_buff_out[0]
net48_1 15 1 2 #tgate[0]
out:net44_1 12 0 3  #ana_buff_out[1]
out:net45_1 13 0 0 #ana_buff_out[0]
out:net47_1 13 0 3 #ana_buff_out[1]
out:net52_1 12 0 0 #ana_buff_out[0]
out:net54_1 15 4 2 #tgate[0]
