{"Hongmei Li": [0, ["Comprehensive frequency-dependent substrate noise analysis using boundary element methods", ["Hongmei Li", "Jorge Carballido", "Harry H. Yu", "Vladimir I. Okhmatovski", "Elyse Rosenbaum", "Andreas C. Cangellaris"], "https://doi.org/10.1145/774572.774573", "iccad", 2002]], "Jorge Carballido": [0, ["Comprehensive frequency-dependent substrate noise analysis using boundary element methods", ["Hongmei Li", "Jorge Carballido", "Harry H. Yu", "Vladimir I. Okhmatovski", "Elyse Rosenbaum", "Andreas C. Cangellaris"], "https://doi.org/10.1145/774572.774573", "iccad", 2002]], "Harry H. Yu": [2.4036926049575413e-07, ["Comprehensive frequency-dependent substrate noise analysis using boundary element methods", ["Hongmei Li", "Jorge Carballido", "Harry H. Yu", "Vladimir I. Okhmatovski", "Elyse Rosenbaum", "Andreas C. Cangellaris"], "https://doi.org/10.1145/774572.774573", "iccad", 2002]], "Vladimir I. Okhmatovski": [0, ["Comprehensive frequency-dependent substrate noise analysis using boundary element methods", ["Hongmei Li", "Jorge Carballido", "Harry H. Yu", "Vladimir I. Okhmatovski", "Elyse Rosenbaum", "Andreas C. Cangellaris"], "https://doi.org/10.1145/774572.774573", "iccad", 2002]], "Elyse Rosenbaum": [0, ["Comprehensive frequency-dependent substrate noise analysis using boundary element methods", ["Hongmei Li", "Jorge Carballido", "Harry H. Yu", "Vladimir I. Okhmatovski", "Elyse Rosenbaum", "Andreas C. Cangellaris"], "https://doi.org/10.1145/774572.774573", "iccad", 2002]], "Andreas C. Cangellaris": [0, ["Comprehensive frequency-dependent substrate noise analysis using boundary element methods", ["Hongmei Li", "Jorge Carballido", "Harry H. Yu", "Vladimir I. Okhmatovski", "Elyse Rosenbaum", "Andreas C. Cangellaris"], "https://doi.org/10.1145/774572.774573", "iccad", 2002]], "Eelco Schrik": [0, ["Theoretical and practical validation of combined BEM/FEM substrate resistance modeling", ["Eelco Schrik", "Patrick Dewilde", "N. P. van der Meijs"], "https://doi.org/10.1145/774572.774574", "iccad", 2002]], "Patrick Dewilde": [0, ["Theoretical and practical validation of combined BEM/FEM substrate resistance modeling", ["Eelco Schrik", "Patrick Dewilde", "N. P. van der Meijs"], "https://doi.org/10.1145/774572.774574", "iccad", 2002]], "N. P. van der Meijs": [0, ["Theoretical and practical validation of combined BEM/FEM substrate resistance modeling", ["Eelco Schrik", "Patrick Dewilde", "N. P. van der Meijs"], "https://doi.org/10.1145/774572.774574", "iccad", 2002]], "Dipak Sitaram": [0, ["Implicit treatment of substrate and power-ground losses in return-limited inductance extraction", ["Dipak Sitaram", "Yu Zheng", "Kenneth L. Shepard"], "https://doi.org/10.1145/774572.774575", "iccad", 2002]], "Yu Zheng": [0, ["Implicit treatment of substrate and power-ground losses in return-limited inductance extraction", ["Dipak Sitaram", "Yu Zheng", "Kenneth L. Shepard"], "https://doi.org/10.1145/774572.774575", "iccad", 2002]], "Kenneth L. Shepard": [0, ["Implicit treatment of substrate and power-ground losses in return-limited inductance extraction", ["Dipak Sitaram", "Yu Zheng", "Kenneth L. Shepard"], "https://doi.org/10.1145/774572.774575", "iccad", 2002]], "Takayasu Sakurai": [0, ["Minimizing power across multiple technology and design levels", ["Takayasu Sakurai"], "https://doi.org/10.1145/774572.774576", "iccad", 2002]], "Tadahiro Kuroda": [0, ["Optimization and control of VDD and VTH for low-power, high-speed CMOS design", ["Tadahiro Kuroda"], "https://doi.org/10.1145/774572.774577", "iccad", 2002]], "Robert W. Brodersen": [0, ["Methods for true power minimization", ["Robert W. Brodersen", "Mark Horowitz", "Dejan Markovic", "Borivoje Nikolic", "Vladimir Stojanovic"], "https://doi.org/10.1145/774572.774578", "iccad", 2002]], "Mark Horowitz": [0, ["Methods for true power minimization", ["Robert W. Brodersen", "Mark Horowitz", "Dejan Markovic", "Borivoje Nikolic", "Vladimir Stojanovic"], "https://doi.org/10.1145/774572.774578", "iccad", 2002]], "Dejan Markovic": [0, ["Methods for true power minimization", ["Robert W. Brodersen", "Mark Horowitz", "Dejan Markovic", "Borivoje Nikolic", "Vladimir Stojanovic"], "https://doi.org/10.1145/774572.774578", "iccad", 2002]], "Borivoje Nikolic": [0, ["Methods for true power minimization", ["Robert W. Brodersen", "Mark Horowitz", "Dejan Markovic", "Borivoje Nikolic", "Vladimir Stojanovic"], "https://doi.org/10.1145/774572.774578", "iccad", 2002]], "Vladimir Stojanovic": [0, ["Methods for true power minimization", ["Robert W. Brodersen", "Mark Horowitz", "Dejan Markovic", "Borivoje Nikolic", "Vladimir Stojanovic"], "https://doi.org/10.1145/774572.774578", "iccad", 2002]], "Shih-Ping Lin": [0, ["A novel framework for multilevel routing considering routability and performance", ["Shih-Ping Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/774572.774579", "iccad", 2002]], "Yao-Wen Chang": [4.2530515109717726e-08, ["A novel framework for multilevel routing considering routability and performance", ["Shih-Ping Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/774572.774579", "iccad", 2002]], "Jason Cong": [0, ["An enhanced multilevel routing system", ["Jason Cong", "Min Xie", "Yan Zhang"], "https://doi.org/10.1145/774572.774580", "iccad", 2002], ["A new enhanced SPFD rewiring algorithm", ["Jason Cong", "Joey Y. Lin", "Wangning Long"], "https://doi.org/10.1145/774572.774671", "iccad", 2002]], "Min Xie": [0, ["An enhanced multilevel routing system", ["Jason Cong", "Min Xie", "Yan Zhang"], "https://doi.org/10.1145/774572.774580", "iccad", 2002]], "Yan Zhang": [0, ["An enhanced multilevel routing system", ["Jason Cong", "Min Xie", "Yan Zhang"], "https://doi.org/10.1145/774572.774580", "iccad", 2002]], "Shabbir H. Batterywala": [0, ["Track assignment: a desirable intermediate step between global routing and detailed routing", ["Shabbir H. Batterywala", "Narendra V. Shenoy", "William Nicholls", "Hai Zhou"], "https://doi.org/10.1145/774572.774581", "iccad", 2002]], "Narendra V. Shenoy": [0, ["Track assignment: a desirable intermediate step between global routing and detailed routing", ["Shabbir H. Batterywala", "Narendra V. Shenoy", "William Nicholls", "Hai Zhou"], "https://doi.org/10.1145/774572.774581", "iccad", 2002]], "William Nicholls": [0, ["Track assignment: a desirable intermediate step between global routing and detailed routing", ["Shabbir H. Batterywala", "Narendra V. Shenoy", "William Nicholls", "Hai Zhou"], "https://doi.org/10.1145/774572.774581", "iccad", 2002]], "Hai Zhou": [0, ["Track assignment: a desirable intermediate step between global routing and detailed routing", ["Shabbir H. Batterywala", "Narendra V. Shenoy", "William Nicholls", "Hai Zhou"], "https://doi.org/10.1145/774572.774581", "iccad", 2002]], "Hua Xiang": [0, ["ECO algorithms for removing overlaps between power rails and signal wires", ["Hua Xiang", "Kai-Yuan Chao", "D. F. Wong"], "https://doi.org/10.1145/774572.774582", "iccad", 2002]], "Kai-Yuan Chao": [0, ["ECO algorithms for removing overlaps between power rails and signal wires", ["Hua Xiang", "Kai-Yuan Chao", "D. F. Wong"], "https://doi.org/10.1145/774572.774582", "iccad", 2002]], "D. F. Wong": [0, ["ECO algorithms for removing overlaps between power rails and signal wires", ["Hua Xiang", "Kai-Yuan Chao", "D. F. Wong"], "https://doi.org/10.1145/774572.774582", "iccad", 2002], ["Shaping interconnect for uniform current density", ["Muzhou Shao", "D. F. Wong", "Youxin Gao", "Li-Pen Yuan", "Huijing Cao"], "https://doi.org/10.1145/774572.774610", "iccad", 2002], ["On mask layout partitioning for electron projection lithography", ["Ruiqi Tian", "Ronggang Yu", "Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1145/774572.774648", "iccad", 2002]], "Nahmsuk Oh": [0.00040152428846340626, ["Fast seed computation for reseeding shift register in test pattern compression", ["Nahmsuk Oh", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/774572.774583", "iccad", 2002]], "Rohit Kapur": [0, ["Fast seed computation for reseeding shift register in test pattern compression", ["Nahmsuk Oh", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/774572.774583", "iccad", 2002]], "Thomas W. Williams": [0, ["Fast seed computation for reseeding shift register in test pattern compression", ["Nahmsuk Oh", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/774572.774583", "iccad", 2002]], "Irith Pomeranz": [0, ["On undetectable faults in partial scan circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/774572.774584", "iccad", 2002], ["Conflict driven techniques for improving deterministic test pattern generation", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Xijiang Lin", "Janusz Rajski"], "https://doi.org/10.1145/774572.774585", "iccad", 2002]], "Sudhakar M. Reddy": [0, ["On undetectable faults in partial scan circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/774572.774584", "iccad", 2002], ["Conflict driven techniques for improving deterministic test pattern generation", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Xijiang Lin", "Janusz Rajski"], "https://doi.org/10.1145/774572.774585", "iccad", 2002]], "Chen Wang": [0.0011174038227181882, ["Conflict driven techniques for improving deterministic test pattern generation", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Xijiang Lin", "Janusz Rajski"], "https://doi.org/10.1145/774572.774585", "iccad", 2002]], "Xijiang Lin": [0, ["Conflict driven techniques for improving deterministic test pattern generation", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Xijiang Lin", "Janusz Rajski"], "https://doi.org/10.1145/774572.774585", "iccad", 2002]], "Janusz Rajski": [0, ["Conflict driven techniques for improving deterministic test pattern generation", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Xijiang Lin", "Janusz Rajski"], "https://doi.org/10.1145/774572.774585", "iccad", 2002]], "Jing-Jia Liou": [0, ["On theoretical and practical considerations of path selection for delay fault testing", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/774572.774586", "iccad", 2002]], "Li-C. Wang": [9.818629041546956e-05, ["On theoretical and practical considerations of path selection for delay fault testing", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/774572.774586", "iccad", 2002]], "Kwang-Ting Cheng": [0, ["On theoretical and practical considerations of path selection for delay fault testing", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/774572.774586", "iccad", 2002]], "Satnam Singh": [0, ["Interface specification for reconfigurable components", ["Satnam Singh"], "https://doi.org/10.1145/774572.774587", "iccad", 2002]], "Lin Zhong": [0, ["Interconnect-aware high-level synthesis for low power", ["Lin Zhong", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774588", "iccad", 2002]], "Niraj K. Jha": [0, ["Interconnect-aware high-level synthesis for low power", ["Lin Zhong", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774588", "iccad", 2002], ["High-level synthesis of distributed logic-memory architectures", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774655", "iccad", 2002], ["Synthesis of custom processors based on extensible platforms", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774667", "iccad", 2002]], "Ankur Srivastava": [0, ["Predictability: definition, ananlysis and optimization", ["Ankur Srivastava", "Majid Sarrafzadeh"], "https://doi.org/10.1145/774572.774589", "iccad", 2002]], "Majid Sarrafzadeh": [0, ["Predictability: definition, ananlysis and optimization", ["Ankur Srivastava", "Majid Sarrafzadeh"], "https://doi.org/10.1145/774572.774589", "iccad", 2002], ["Timing-driven placement using design hierarchy guided constraint generation", ["Xiaojian Yang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "https://doi.org/10.1145/774572.774598", "iccad", 2002]], "Jun Yuan": [0, ["Simplifying Boolean constraint solving for random simulation-vector generation", ["Jun Yuan", "Ken Albin", "Adnan Aziz", "Carl Pixley"], "https://doi.org/10.1145/774572.774590", "iccad", 2002]], "Ken Albin": [0, ["Simplifying Boolean constraint solving for random simulation-vector generation", ["Jun Yuan", "Ken Albin", "Adnan Aziz", "Carl Pixley"], "https://doi.org/10.1145/774572.774590", "iccad", 2002]], "Adnan Aziz": [0, ["Simplifying Boolean constraint solving for random simulation-vector generation", ["Jun Yuan", "Ken Albin", "Adnan Aziz", "Carl Pixley"], "https://doi.org/10.1145/774572.774590", "iccad", 2002]], "Carl Pixley": [0, ["Simplifying Boolean constraint solving for random simulation-vector generation", ["Jun Yuan", "Ken Albin", "Adnan Aziz", "Carl Pixley"], "https://doi.org/10.1145/774572.774590", "iccad", 2002]], "Katarzyna Radecka": [0, ["Specifying and verifying imprecise sequential datapaths by Arithmetic Transforms", ["Katarzyna Radecka", "Zeljko Zilic"], "https://doi.org/10.1145/774572.774591", "iccad", 2002]], "Zeljko Zilic": [0, ["Specifying and verifying imprecise sequential datapaths by Arithmetic Transforms", ["Katarzyna Radecka", "Zeljko Zilic"], "https://doi.org/10.1145/774572.774591", "iccad", 2002]], "Roberto Passerone": [0, ["Convertibility verification and converter synthesis: two faces of the same coin", ["Roberto Passerone", "Luca de Alfaro", "Thomas A. Henzinger", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/774572.774592", "iccad", 2002]], "Luca de Alfaro": [0, ["Convertibility verification and converter synthesis: two faces of the same coin", ["Roberto Passerone", "Luca de Alfaro", "Thomas A. Henzinger", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/774572.774592", "iccad", 2002]], "Thomas A. Henzinger": [0, ["Convertibility verification and converter synthesis: two faces of the same coin", ["Roberto Passerone", "Luca de Alfaro", "Thomas A. Henzinger", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/774572.774592", "iccad", 2002]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Convertibility verification and converter synthesis: two faces of the same coin", ["Roberto Passerone", "Luca de Alfaro", "Thomas A. Henzinger", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/774572.774592", "iccad", 2002], ["Proximity templates for modeling of skin and proximity effects on packages and high frequency interconnect", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1145/774572.774621", "iccad", 2002]], "James Kao": [0, ["Subthreshold leakage modeling and reduction techniques", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/774572.774593", "iccad", 2002]], "Siva Narendra": [0, ["Subthreshold leakage modeling and reduction techniques", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/774572.774593", "iccad", 2002]], "Anantha Chandrakasan": [0, ["Subthreshold leakage modeling and reduction techniques", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/774572.774593", "iccad", 2002]], "Jianwen Zhu": [0, ["Symbolic pointer analysis", ["Jianwen Zhu"], "https://doi.org/10.1145/774572.774594", "iccad", 2002]], "Priya Unnikrishnan": [0, ["Dynamic compilation for energy adaptation", ["Priya Unnikrishnan", "Guangyu Chen", "Mahmut T. Kandemir", "D. R. Mudgett"], "https://doi.org/10.1145/774572.774595", "iccad", 2002]], "Guangyu Chen": [0, ["Dynamic compilation for energy adaptation", ["Priya Unnikrishnan", "Guangyu Chen", "Mahmut T. Kandemir", "D. R. Mudgett"], "https://doi.org/10.1145/774572.774595", "iccad", 2002]], "Mahmut T. Kandemir": [0, ["Dynamic compilation for energy adaptation", ["Priya Unnikrishnan", "Guangyu Chen", "Mahmut T. Kandemir", "D. R. Mudgett"], "https://doi.org/10.1145/774572.774595", "iccad", 2002]], "D. R. Mudgett": [0, ["Dynamic compilation for energy adaptation", ["Priya Unnikrishnan", "Guangyu Chen", "Mahmut T. Kandemir", "D. R. Mudgett"], "https://doi.org/10.1145/774572.774595", "iccad", 2002]], "Greg Stitt": [0, ["Hardware/software partitioning of software binaries", ["Greg Stitt", "Frank Vahid"], "https://doi.org/10.1145/774572.774596", "iccad", 2002]], "Frank Vahid": [0, ["Hardware/software partitioning of software binaries", ["Greg Stitt", "Frank Vahid"], "https://doi.org/10.1145/774572.774596", "iccad", 2002], ["Synthesis of customized loop caches for core-based embedded systems", ["Susan Cotterell", "Frank Vahid"], "https://doi.org/10.1145/774572.774669", "iccad", 2002]], "Tim Tianming Kong": [6.807751498452989e-16, ["A novel net weighting algorithm for timing-driven placement", ["Tim Tianming Kong"], "https://doi.org/10.1145/774572.774597", "iccad", 2002]], "Xiaojian Yang": [2.019705854384296e-12, ["Timing-driven placement using design hierarchy guided constraint generation", ["Xiaojian Yang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "https://doi.org/10.1145/774572.774598", "iccad", 2002]], "Bo-Kyung Choi": [0.9929457902908325, ["Timing-driven placement using design hierarchy guided constraint generation", ["Xiaojian Yang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "https://doi.org/10.1145/774572.774598", "iccad", 2002]], "Cristinel Ababei": [0, ["Multi-objective circuit partitioning for cutsize and path-based delay minimization", ["Cristinel Ababei", "Navaratnasothie Selvakkumaran", "Kia Bazargan", "George Karypis"], "https://doi.org/10.1145/774572.774599", "iccad", 2002]], "Navaratnasothie Selvakkumaran": [0, ["Multi-objective circuit partitioning for cutsize and path-based delay minimization", ["Cristinel Ababei", "Navaratnasothie Selvakkumaran", "Kia Bazargan", "George Karypis"], "https://doi.org/10.1145/774572.774599", "iccad", 2002]], "Kia Bazargan": [0, ["Multi-objective circuit partitioning for cutsize and path-based delay minimization", ["Cristinel Ababei", "Navaratnasothie Selvakkumaran", "Kia Bazargan", "George Karypis"], "https://doi.org/10.1145/774572.774599", "iccad", 2002]], "George Karypis": [0, ["Multi-objective circuit partitioning for cutsize and path-based delay minimization", ["Cristinel Ababei", "Navaratnasothie Selvakkumaran", "Kia Bazargan", "George Karypis"], "https://doi.org/10.1145/774572.774599", "iccad", 2002]], "Paul S. Zuchowski": [0, ["A hybrid ASIC and FPGA architecture", ["Paul S. Zuchowski", "Christopher B. Reynolds", "Richard J. Grupp", "Shelly G. Davis", "Brendan Cremen", "Bill Troxel"], "https://doi.org/10.1145/774572.774600", "iccad", 2002], ["Managing power and performance for System-on-Chip designs using Voltage Islands", ["David E. Lackey", "Paul S. Zuchowski", "Thomas R. Bednar", "Douglas W. Stout", "Scott W. Gould", "John M. Cohn"], "https://doi.org/10.1145/774572.774601", "iccad", 2002]], "Christopher B. Reynolds": [0, ["A hybrid ASIC and FPGA architecture", ["Paul S. Zuchowski", "Christopher B. Reynolds", "Richard J. Grupp", "Shelly G. Davis", "Brendan Cremen", "Bill Troxel"], "https://doi.org/10.1145/774572.774600", "iccad", 2002]], "Richard J. Grupp": [0, ["A hybrid ASIC and FPGA architecture", ["Paul S. Zuchowski", "Christopher B. Reynolds", "Richard J. Grupp", "Shelly G. Davis", "Brendan Cremen", "Bill Troxel"], "https://doi.org/10.1145/774572.774600", "iccad", 2002]], "Shelly G. Davis": [0, ["A hybrid ASIC and FPGA architecture", ["Paul S. Zuchowski", "Christopher B. Reynolds", "Richard J. Grupp", "Shelly G. Davis", "Brendan Cremen", "Bill Troxel"], "https://doi.org/10.1145/774572.774600", "iccad", 2002]], "Brendan Cremen": [0, ["A hybrid ASIC and FPGA architecture", ["Paul S. Zuchowski", "Christopher B. Reynolds", "Richard J. Grupp", "Shelly G. Davis", "Brendan Cremen", "Bill Troxel"], "https://doi.org/10.1145/774572.774600", "iccad", 2002]], "Bill Troxel": [0, ["A hybrid ASIC and FPGA architecture", ["Paul S. Zuchowski", "Christopher B. Reynolds", "Richard J. Grupp", "Shelly G. Davis", "Brendan Cremen", "Bill Troxel"], "https://doi.org/10.1145/774572.774600", "iccad", 2002]], "David E. Lackey": [0, ["Managing power and performance for System-on-Chip designs using Voltage Islands", ["David E. Lackey", "Paul S. Zuchowski", "Thomas R. Bednar", "Douglas W. Stout", "Scott W. Gould", "John M. Cohn"], "https://doi.org/10.1145/774572.774601", "iccad", 2002]], "Thomas R. Bednar": [0, ["Managing power and performance for System-on-Chip designs using Voltage Islands", ["David E. Lackey", "Paul S. Zuchowski", "Thomas R. Bednar", "Douglas W. Stout", "Scott W. Gould", "John M. Cohn"], "https://doi.org/10.1145/774572.774601", "iccad", 2002]], "Douglas W. Stout": [0, ["Managing power and performance for System-on-Chip designs using Voltage Islands", ["David E. Lackey", "Paul S. Zuchowski", "Thomas R. Bednar", "Douglas W. Stout", "Scott W. Gould", "John M. Cohn"], "https://doi.org/10.1145/774572.774601", "iccad", 2002]], "Scott W. Gould": [0, ["Managing power and performance for System-on-Chip designs using Voltage Islands", ["David E. Lackey", "Paul S. Zuchowski", "Thomas R. Bednar", "Douglas W. Stout", "Scott W. Gould", "John M. Cohn"], "https://doi.org/10.1145/774572.774601", "iccad", 2002]], "John M. Cohn": [0, ["Managing power and performance for System-on-Chip designs using Voltage Islands", ["David E. Lackey", "Paul S. Zuchowski", "Thomas R. Bednar", "Douglas W. Stout", "Scott W. Gould", "John M. Cohn"], "https://doi.org/10.1145/774572.774601", "iccad", 2002], ["The A to Z of SoCs", ["Reinaldo A. Bergamaschi", "John M. Cohn"], "https://doi.org/10.1145/774572.774689", "iccad", 2002]], "Tanay Karnik": [0, ["Sub-90nm technologies: challenges and opportunities for CAD", ["Tanay Karnik", "Shekhar Borkar", "Vivek De"], "https://doi.org/10.1145/774572.774602", "iccad", 2002]], "Shekhar Borkar": [0, ["Sub-90nm technologies: challenges and opportunities for CAD", ["Tanay Karnik", "Shekhar Borkar", "Vivek De"], "https://doi.org/10.1145/774572.774602", "iccad", 2002]], "Vivek De": [0, ["Sub-90nm technologies: challenges and opportunities for CAD", ["Tanay Karnik", "Shekhar Borkar", "Vivek De"], "https://doi.org/10.1145/774572.774602", "iccad", 2002]], "Andrea Pacelli": [0, ["A local circuit topology for inductive parasitics", ["Andrea Pacelli"], "https://doi.org/10.1145/774572.774603", "iccad", 2002]], "Tsung-Hao Chen": [0, ["INDUCTWISE: inductance-wise interconnect simulator and extractor", ["Tsung-Hao Chen", "Clement Luk", "Hyungsuk Kim", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/774572.774604", "iccad", 2002]], "Clement Luk": [0, ["INDUCTWISE: inductance-wise interconnect simulator and extractor", ["Tsung-Hao Chen", "Clement Luk", "Hyungsuk Kim", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/774572.774604", "iccad", 2002]], "Hyungsuk Kim": [0.9904391765594482, ["INDUCTWISE: inductance-wise interconnect simulator and extractor", ["Tsung-Hao Chen", "Clement Luk", "Hyungsuk Kim", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/774572.774604", "iccad", 2002]], "Charlie Chung-Ping Chen": [0, ["INDUCTWISE: inductance-wise interconnect simulator and extractor", ["Tsung-Hao Chen", "Clement Luk", "Hyungsuk Kim", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/774572.774604", "iccad", 2002]], "Haitian Hu": [0, ["A precorrected-FFT method for simulating on-chip inductance", ["Haitian Hu", "David T. Blaauw", "Vladimir Zolotov", "Kaushik Gala", "Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774605", "iccad", 2002]], "David T. Blaauw": [0, ["A precorrected-FFT method for simulating on-chip inductance", ["Haitian Hu", "David T. Blaauw", "Vladimir Zolotov", "Kaushik Gala", "Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774605", "iccad", 2002], ["Estimation of signal arrival times in the presence of delay noise", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "David T. Blaauw"], "https://doi.org/10.1145/774572.774634", "iccad", 2002], ["Noise propagation and failure criteria for VLSI designs", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", "iccad", 2002], ["Efficient crosstalk noise modeling using aggressor and tree reductions", ["Li Ding", "David T. Blaauw", "Pinaki Mazumder"], "https://doi.org/10.1145/774572.774660", "iccad", 2002], ["Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads", ["Steven M. Martin", "Krisztian Flautner", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1145/774572.774678", "iccad", 2002]], "Vladimir Zolotov": [0, ["A precorrected-FFT method for simulating on-chip inductance", ["Haitian Hu", "David T. Blaauw", "Vladimir Zolotov", "Kaushik Gala", "Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774605", "iccad", 2002], ["Noise propagation and failure criteria for VLSI designs", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", "iccad", 2002]], "Kaushik Gala": [0, ["A precorrected-FFT method for simulating on-chip inductance", ["Haitian Hu", "David T. Blaauw", "Vladimir Zolotov", "Kaushik Gala", "Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774605", "iccad", 2002]], "Min Zhao": [0, ["A precorrected-FFT method for simulating on-chip inductance", ["Haitian Hu", "David T. Blaauw", "Vladimir Zolotov", "Kaushik Gala", "Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774605", "iccad", 2002]], "Rajendran Panda": [0, ["A precorrected-FFT method for simulating on-chip inductance", ["Haitian Hu", "David T. Blaauw", "Vladimir Zolotov", "Kaushik Gala", "Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774605", "iccad", 2002], ["Noise propagation and failure criteria for VLSI designs", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", "iccad", 2002]], "Sachin S. Sapatnekar": [0, ["A precorrected-FFT method for simulating on-chip inductance", ["Haitian Hu", "David T. Blaauw", "Vladimir Zolotov", "Kaushik Gala", "Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774605", "iccad", 2002], ["Standby power optimization via transistor sizing and dual threshold voltage assignment", ["Mahesh Ketkar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774628", "iccad", 2002]], "Piet Vanassche": [0, ["On the difference between two widely publicized methods for analyzing oscillator phase behavior", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/774572.774606", "iccad", 2002]], "Georges G. E. Gielen": [0, ["On the difference between two widely publicized methods for analyzing oscillator phase behavior", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/774572.774606", "iccad", 2002], ["A behavioral simulation tool for continuous-time delta sigma modulators", ["Kenneth Francken", "Martin Vogels", "Ewout Martens", "Georges G. E. Gielen"], "https://doi.org/10.1145/774572.774607", "iccad", 2002]], "Willy M. C. Sansen": [0, ["On the difference between two widely publicized methods for analyzing oscillator phase behavior", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/774572.774606", "iccad", 2002]], "Kenneth Francken": [0, ["A behavioral simulation tool for continuous-time delta sigma modulators", ["Kenneth Francken", "Martin Vogels", "Ewout Martens", "Georges G. E. Gielen"], "https://doi.org/10.1145/774572.774607", "iccad", 2002]], "Martin Vogels": [0, ["A behavioral simulation tool for continuous-time delta sigma modulators", ["Kenneth Francken", "Martin Vogels", "Ewout Martens", "Georges G. E. Gielen"], "https://doi.org/10.1145/774572.774607", "iccad", 2002]], "Ewout Martens": [0, ["A behavioral simulation tool for continuous-time delta sigma modulators", ["Kenneth Francken", "Martin Vogels", "Ewout Martens", "Georges G. E. Gielen"], "https://doi.org/10.1145/774572.774607", "iccad", 2002]], "Jaijeet S. Roychowdhury": [0, ["Making Fourier-envelope simulation robust", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/774572.774608", "iccad", 2002]], "Soha Hassoun": [0, ["Optimal buffered routing path constructions for single and multiple clock domain systems", ["Soha Hassoun", "Charles J. Alpert", "Meera Thiagarajan"], "https://doi.org/10.1145/774572.774609", "iccad", 2002]], "Charles J. Alpert": [0, ["Optimal buffered routing path constructions for single and multiple clock domain systems", ["Soha Hassoun", "Charles J. Alpert", "Meera Thiagarajan"], "https://doi.org/10.1145/774572.774609", "iccad", 2002], ["A delay metric for RC circuits based on the Weibull distribution", ["Frank Liu", "Chandramouli V. Kashyap", "Charles J. Alpert"], "https://doi.org/10.1145/774572.774664", "iccad", 2002], ["Free space management for cut-based placement", ["Charles J. Alpert", "Gi-Joon Nam", "Paul Villarrubia"], "https://doi.org/10.1145/774572.774682", "iccad", 2002]], "Meera Thiagarajan": [0, ["Optimal buffered routing path constructions for single and multiple clock domain systems", ["Soha Hassoun", "Charles J. Alpert", "Meera Thiagarajan"], "https://doi.org/10.1145/774572.774609", "iccad", 2002]], "Muzhou Shao": [0, ["Shaping interconnect for uniform current density", ["Muzhou Shao", "D. F. Wong", "Youxin Gao", "Li-Pen Yuan", "Huijing Cao"], "https://doi.org/10.1145/774572.774610", "iccad", 2002]], "Youxin Gao": [0, ["Shaping interconnect for uniform current density", ["Muzhou Shao", "D. F. Wong", "Youxin Gao", "Li-Pen Yuan", "Huijing Cao"], "https://doi.org/10.1145/774572.774610", "iccad", 2002]], "Li-Pen Yuan": [0, ["Shaping interconnect for uniform current density", ["Muzhou Shao", "D. F. Wong", "Youxin Gao", "Li-Pen Yuan", "Huijing Cao"], "https://doi.org/10.1145/774572.774610", "iccad", 2002]], "Huijing Cao": [0, ["Shaping interconnect for uniform current density", ["Muzhou Shao", "D. F. Wong", "Youxin Gao", "Li-Pen Yuan", "Huijing Cao"], "https://doi.org/10.1145/774572.774610", "iccad", 2002]], "Andrew B. Kahng": [8.938514595158153e-09, ["Non-tree routing for reliability and yield improvement", ["Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu"], "https://doi.org/10.1145/774572.774611", "iccad", 2002]], "Bao Liu": [0, ["Non-tree routing for reliability and yield improvement", ["Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu"], "https://doi.org/10.1145/774572.774611", "iccad", 2002]], "Ion I. Mandoiu": [0, ["Non-tree routing for reliability and yield improvement", ["Andrew B. Kahng", "Bao Liu", "Ion I. Mandoiu"], "https://doi.org/10.1145/774572.774611", "iccad", 2002]], "Pasquale Cocchini": [0, ["Concurrent flip-flop and repeater insertion for high performance integrated circuits", ["Pasquale Cocchini"], "https://doi.org/10.1145/774572.774612", "iccad", 2002]], "Tao Lin": [0, ["Throughput-driven IC communication fabric synthesis", ["Tao Lin", "Lawrence T. Pileggi"], "https://doi.org/10.1145/774572.774613", "iccad", 2002]], "Lawrence T. Pileggi": [0, ["Throughput-driven IC communication fabric synthesis", ["Tao Lin", "Lawrence T. Pileggi"], "https://doi.org/10.1145/774572.774613", "iccad", 2002], ["Robust and passive model order reduction for circuits containing susceptance elements", ["Hui Zheng", "Lawrence T. Pileggi"], "https://doi.org/10.1145/774572.774684", "iccad", 2002]], "Harshit K. Shah": [0, ["Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects", ["Harshit K. Shah", "Pun Shiu", "Brian Bell", "Mamie Aldredge", "Namarata Sopory", "Jeff Davis"], "https://doi.org/10.1145/774572.774614", "iccad", 2002]], "Pun Shiu": [0, ["Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects", ["Harshit K. Shah", "Pun Shiu", "Brian Bell", "Mamie Aldredge", "Namarata Sopory", "Jeff Davis"], "https://doi.org/10.1145/774572.774614", "iccad", 2002]], "Brian Bell": [0, ["Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects", ["Harshit K. Shah", "Pun Shiu", "Brian Bell", "Mamie Aldredge", "Namarata Sopory", "Jeff Davis"], "https://doi.org/10.1145/774572.774614", "iccad", 2002]], "Mamie Aldredge": [0, ["Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects", ["Harshit K. Shah", "Pun Shiu", "Brian Bell", "Mamie Aldredge", "Namarata Sopory", "Jeff Davis"], "https://doi.org/10.1145/774572.774614", "iccad", 2002]], "Namarata Sopory": [0, ["Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects", ["Harshit K. Shah", "Pun Shiu", "Brian Bell", "Mamie Aldredge", "Namarata Sopory", "Jeff Davis"], "https://doi.org/10.1145/774572.774614", "iccad", 2002]], "Jeff Davis": [0, ["Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects", ["Harshit K. Shah", "Pun Shiu", "Brian Bell", "Mamie Aldredge", "Namarata Sopory", "Jeff Davis"], "https://doi.org/10.1145/774572.774614", "iccad", 2002]], "Sanjay Ramnath": [0, ["Test-model based hierarchical DFT synthesis", ["Sanjay Ramnath", "Frederic Neuveux", "Mokhtar Hirech", "Felix Ng"], "https://doi.org/10.1145/774572.774615", "iccad", 2002]], "Frederic Neuveux": [0, ["Test-model based hierarchical DFT synthesis", ["Sanjay Ramnath", "Frederic Neuveux", "Mokhtar Hirech", "Felix Ng"], "https://doi.org/10.1145/774572.774615", "iccad", 2002]], "Mokhtar Hirech": [0, ["Test-model based hierarchical DFT synthesis", ["Sanjay Ramnath", "Frederic Neuveux", "Mokhtar Hirech", "Felix Ng"], "https://doi.org/10.1145/774572.774615", "iccad", 2002]], "Felix Ng": [0, ["Test-model based hierarchical DFT synthesis", ["Sanjay Ramnath", "Frederic Neuveux", "Mokhtar Hirech", "Felix Ng"], "https://doi.org/10.1145/774572.774615", "iccad", 2002]], "Xiaoding Chen": [0, ["Characteristic faults and spectral information for logic BIST", ["Xiaoding Chen", "Michael S. Hsiao"], "https://doi.org/10.1145/774572.774616", "iccad", 2002]], "Michael S. Hsiao": [0, ["Characteristic faults and spectral information for logic BIST", ["Xiaoding Chen", "Michael S. Hsiao"], "https://doi.org/10.1145/774572.774616", "iccad", 2002]], "Ozgur Sinanoglu": [0, ["A novel scan architecture for power-efficient, rapid test", ["Ozgur Sinanoglu", "Alex Orailoglu"], "https://doi.org/10.1145/774572.774617", "iccad", 2002]], "Alex Orailoglu": [0, ["A novel scan architecture for power-efficient, rapid test", ["Ozgur Sinanoglu", "Alex Orailoglu"], "https://doi.org/10.1145/774572.774617", "iccad", 2002]], "Peter J. Vancorenland": [0, ["Optimization of a fully integrated low power CMOS GPS receiver", ["Peter J. Vancorenland", "Philippe Coppejans", "Wouter De Cock", "Paul Leroux", "Michiel Steyaert"], "https://doi.org/10.1145/774572.774618", "iccad", 2002]], "Philippe Coppejans": [0, ["Optimization of a fully integrated low power CMOS GPS receiver", ["Peter J. Vancorenland", "Philippe Coppejans", "Wouter De Cock", "Paul Leroux", "Michiel Steyaert"], "https://doi.org/10.1145/774572.774618", "iccad", 2002]], "Wouter De Cock": [0, ["Optimization of a fully integrated low power CMOS GPS receiver", ["Peter J. Vancorenland", "Philippe Coppejans", "Wouter De Cock", "Paul Leroux", "Michiel Steyaert"], "https://doi.org/10.1145/774572.774618", "iccad", 2002]], "Paul Leroux": [0, ["Optimization of a fully integrated low power CMOS GPS receiver", ["Peter J. Vancorenland", "Philippe Coppejans", "Wouter De Cock", "Paul Leroux", "Michiel Steyaert"], "https://doi.org/10.1145/774572.774618", "iccad", 2002]], "Michiel Steyaert": [0, ["Optimization of a fully integrated low power CMOS GPS receiver", ["Peter J. Vancorenland", "Philippe Coppejans", "Wouter De Cock", "Paul Leroux", "Michiel Steyaert"], "https://doi.org/10.1145/774572.774618", "iccad", 2002]], "Adil Koukab": [0, ["Analysis and optimization of substrate noise coupling in single-chip RF transceiver design", ["Adil Koukab", "Kaustav Banerjee", "Michel J. Declercq"], "https://doi.org/10.1145/774572.774619", "iccad", 2002]], "Kaustav Banerjee": [0, ["Analysis and optimization of substrate noise coupling in single-chip RF transceiver design", ["Adil Koukab", "Kaustav Banerjee", "Michel J. Declercq"], "https://doi.org/10.1145/774572.774619", "iccad", 2002]], "Michel J. Declercq": [0, ["Analysis and optimization of substrate noise coupling in single-chip RF transceiver design", ["Adil Koukab", "Kaustav Banerjee", "Michel J. Declercq"], "https://doi.org/10.1145/774572.774619", "iccad", 2002]], "Maria del Mar Hershenson": [0, ["Design of pipeline analog-to-digital converters via geometric programming", ["Maria del Mar Hershenson"], "https://doi.org/10.1145/774572.774620", "iccad", 2002]], "Luca Daniel": [0, ["Proximity templates for modeling of skin and proximity effects on packages and high frequency interconnect", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1145/774572.774621", "iccad", 2002]], "Jacob White": [0, ["Proximity templates for modeling of skin and proximity effects on packages and high frequency interconnect", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1145/774572.774621", "iccad", 2002], ["FastMag: a 3-D magnetostatic inductance extraction program for structures with permeable materials", ["Yehia Massoud", "Jacob White"], "https://doi.org/10.1145/774572.774642", "iccad", 2002]], "Rafael Escovar": [0, ["Transmission line design of clock trees", ["Rafael Escovar", "Roberto Suaya"], "https://doi.org/10.1145/774572.774622", "iccad", 2002]], "Roberto Suaya": [0, ["Transmission line design of clock trees", ["Rafael Escovar", "Roberto Suaya"], "https://doi.org/10.1145/774572.774622", "iccad", 2002]], "Guoan Zhong": [0, ["On-chip interconnect modeling by wire duplication", ["Guoan Zhong", "Cheng-Kok Koh", "Kaushik Roy"], "https://doi.org/10.1145/774572.774623", "iccad", 2002]], "Cheng-Kok Koh": [0.0002752652144408785, ["On-chip interconnect modeling by wire duplication", ["Guoan Zhong", "Cheng-Kok Koh", "Kaushik Roy"], "https://doi.org/10.1145/774572.774623", "iccad", 2002]], "Kaushik Roy": [0, ["On-chip interconnect modeling by wire duplication", ["Guoan Zhong", "Cheng-Kok Koh", "Kaushik Roy"], "https://doi.org/10.1145/774572.774623", "iccad", 2002]], "Matthew M. Ziegler": [0, ["A Case for CMOS/nano co-design", ["Matthew M. Ziegler", "Mircea R. Stan"], "https://doi.org/10.1145/774572.774624", "iccad", 2002]], "Mircea R. Stan": [0, ["A Case for CMOS/nano co-design", ["Matthew M. Ziegler", "Mircea R. Stan"], "https://doi.org/10.1145/774572.774624", "iccad", 2002]], "Vivek V. Shende": [0, ["Reversible logic circuit synthesis", ["Vivek V. Shende", "Aditya K. Prasad", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/774572.774625", "iccad", 2002]], "Aditya K. Prasad": [0, ["Reversible logic circuit synthesis", ["Vivek V. Shende", "Aditya K. Prasad", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/774572.774625", "iccad", 2002]], "Igor L. Markov": [0, ["Reversible logic circuit synthesis", ["Vivek V. Shende", "Aditya K. Prasad", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/774572.774625", "iccad", 2002], ["Generic ILP versus specialized 0-1 ILP: an update", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/774572.774638", "iccad", 2002]], "John P. Hayes": [0, ["Reversible logic circuit synthesis", ["Vivek V. Shende", "Aditya K. Prasad", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/774572.774625", "iccad", 2002]], "Bikram Baidya": [0, ["Extraction and LVS for mixed-domain integrated MEMS layouts", ["Bikram Baidya", "Tamal Mukherjee"], "https://doi.org/10.1145/774572.774626", "iccad", 2002]], "Tamal Mukherjee": [0, ["Extraction and LVS for mixed-domain integrated MEMS layouts", ["Bikram Baidya", "Tamal Mukherjee"], "https://doi.org/10.1145/774572.774626", "iccad", 2002], ["Schematic-based lumped parameterized behavioral modeling for suspended MEMS", ["Qi Jing", "Tamal Mukherjee", "Gary K. Fedder"], "https://doi.org/10.1145/774572.774627", "iccad", 2002]], "Qi Jing": [0, ["Schematic-based lumped parameterized behavioral modeling for suspended MEMS", ["Qi Jing", "Tamal Mukherjee", "Gary K. Fedder"], "https://doi.org/10.1145/774572.774627", "iccad", 2002]], "Gary K. Fedder": [0, ["Schematic-based lumped parameterized behavioral modeling for suspended MEMS", ["Qi Jing", "Tamal Mukherjee", "Gary K. Fedder"], "https://doi.org/10.1145/774572.774627", "iccad", 2002]], "Mahesh Ketkar": [0, ["Standby power optimization via transistor sizing and dual threshold voltage assignment", ["Mahesh Ketkar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/774572.774628", "iccad", 2002]], "Anoop Iyer": [0, ["Power efficiency of voltage scaling in multiple clock, multiple voltage cores", ["Anoop Iyer", "Diana Marculescu"], "https://doi.org/10.1145/774572.774629", "iccad", 2002]], "Diana Marculescu": [0, ["Power efficiency of voltage scaling in multiple clock, multiple voltage cores", ["Anoop Iyer", "Diana Marculescu"], "https://doi.org/10.1145/774572.774629", "iccad", 2002]], "Miodrag Vujkovic": [0, ["Optimized power-delay curve generation for standard cell ICs", ["Miodrag Vujkovic", "Carl Sechen"], "https://doi.org/10.1145/774572.774630", "iccad", 2002]], "Carl Sechen": [0, ["Optimized power-delay curve generation for standard cell ICs", ["Miodrag Vujkovic", "Carl Sechen"], "https://doi.org/10.1145/774572.774630", "iccad", 2002], ["Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step", ["Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/774572.774631", "iccad", 2002], ["WTA: waveform-based timing analysis for deep submicron circuits", ["Larry McMurchie", "Carl Sechen"], "https://doi.org/10.1145/774572.774665", "iccad", 2002]], "Hiran Tennakoon": [0, ["Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step", ["Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/774572.774631", "iccad", 2002]], "Xun Liu": [0, ["A Markov chain sequence generator for power macromodeling", ["Xun Liu", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/774572.774632", "iccad", 2002]], "Marios C. Papaefthymiou": [0, ["A Markov chain sequence generator for power macromodeling", ["Xun Liu", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/774572.774632", "iccad", 2002]], "Lipeng Cao": [0, ["Circuit power estimation using pattern recognition techniques", ["Lipeng Cao"], "https://doi.org/10.1145/774572.774633", "iccad", 2002]], "Sarvesh Bhardwaj": [0, ["Estimation of signal arrival times in the presence of delay noise", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "David T. Blaauw"], "https://doi.org/10.1145/774572.774634", "iccad", 2002]], "Sarma B. K. Vrudhula": [0, ["Estimation of signal arrival times in the presence of delay noise", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "David T. Blaauw"], "https://doi.org/10.1145/774572.774634", "iccad", 2002]], "Mark A. Lavin": [0, ["CAD computation for manufacturability: can we save VLSI technology from itself?", ["Mark A. Lavin", "Lars Liebmann"], "https://doi.org/10.1145/774572.774635", "iccad", 2002]], "Lars Liebmann": [0, ["CAD computation for manufacturability: can we save VLSI technology from itself?", ["Mark A. Lavin", "Lars Liebmann"], "https://doi.org/10.1145/774572.774635", "iccad", 2002]], "Michael Butts": [0, ["Molecular electronics: devices, systems and tools for gigagate, gigabit chips", ["Michael Butts", "Andre DeHon", "Seth Copen Goldstein"], "https://doi.org/10.1145/774572.774636", "iccad", 2002]], "Andre DeHon": [0, ["Molecular electronics: devices, systems and tools for gigagate, gigabit chips", ["Michael Butts", "Andre DeHon", "Seth Copen Goldstein"], "https://doi.org/10.1145/774572.774636", "iccad", 2002]], "Seth Copen Goldstein": [0, ["Molecular electronics: devices, systems and tools for gigagate, gigabit chips", ["Michael Butts", "Andre DeHon", "Seth Copen Goldstein"], "https://doi.org/10.1145/774572.774636", "iccad", 2002]], "Lintao Zhang": [0, ["Conflict driven learning in a quantified Boolean Satisfiability solver", ["Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/774572.774637", "iccad", 2002]], "Sharad Malik": [0, ["Conflict driven learning in a quantified Boolean Satisfiability solver", ["Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/774572.774637", "iccad", 2002], ["A hierarchical modeling framework for on-chip communication architectures", ["Xinping Zhu", "Sharad Malik"], "https://doi.org/10.1145/774572.774670", "iccad", 2002]], "Fadi A. Aloul": [0, ["Generic ILP versus specialized 0-1 ILP: an update", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/774572.774638", "iccad", 2002]], "Arathi Ramani": [0, ["Generic ILP versus specialized 0-1 ILP: an update", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/774572.774638", "iccad", 2002]], "Karem A. Sakallah": [0, ["Generic ILP versus specialized 0-1 ILP: an update", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/774572.774638", "iccad", 2002], ["Resynthesis of multi-level circuits under tight constraints using symbolic optimization", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1145/774572.774673", "iccad", 2002]], "Farzan Fallah": [0, ["Binary time-frame expansion", ["Farzan Fallah"], "https://doi.org/10.1145/774572.774639", "iccad", 2002]], "Shihhsien S. Kuo": [0, ["Fast methods for simulation of biomolecule electrostatics", ["Shihhsien S. Kuo", "Michael D. Altman", "Jaydeep P. Bardhan", "Bruce Tidor", "Jacob K. White"], "https://doi.org/10.1145/774572.774640", "iccad", 2002]], "Michael D. Altman": [0, ["Fast methods for simulation of biomolecule electrostatics", ["Shihhsien S. Kuo", "Michael D. Altman", "Jaydeep P. Bardhan", "Bruce Tidor", "Jacob K. White"], "https://doi.org/10.1145/774572.774640", "iccad", 2002]], "Jaydeep P. Bardhan": [0, ["Fast methods for simulation of biomolecule electrostatics", ["Shihhsien S. Kuo", "Michael D. Altman", "Jaydeep P. Bardhan", "Bruce Tidor", "Jacob K. White"], "https://doi.org/10.1145/774572.774640", "iccad", 2002]], "Bruce Tidor": [0, ["Fast methods for simulation of biomolecule electrostatics", ["Shihhsien S. Kuo", "Michael D. Altman", "Jaydeep P. Bardhan", "Bruce Tidor", "Jacob K. White"], "https://doi.org/10.1145/774572.774640", "iccad", 2002]], "Jacob K. White": [0, ["Fast methods for simulation of biomolecule electrostatics", ["Shihhsien S. Kuo", "Michael D. Altman", "Jaydeep P. Bardhan", "Bruce Tidor", "Jacob K. White"], "https://doi.org/10.1145/774572.774640", "iccad", 2002]], "Gang Li": [0, ["Efficient mixed-domain analysis of electrostatic MEMS", ["Gang Li", "Narayan R. Aluru"], "https://doi.org/10.1145/774572.774641", "iccad", 2002]], "Narayan R. Aluru": [0, ["Efficient mixed-domain analysis of electrostatic MEMS", ["Gang Li", "Narayan R. Aluru"], "https://doi.org/10.1145/774572.774641", "iccad", 2002]], "Yehia Massoud": [0, ["FastMag: a 3-D magnetostatic inductance extraction program for structures with permeable materials", ["Yehia Massoud", "Jacob White"], "https://doi.org/10.1145/774572.774642", "iccad", 2002]], "Andreas C. Lemke": [0, ["Analog circuit sizing based on formal methods using affine arithmetic", ["Andreas C. Lemke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/774572.774643", "iccad", 2002]], "Lars Hedrich": [0, ["Analog circuit sizing based on formal methods using affine arithmetic", ["Andreas C. Lemke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/774572.774643", "iccad", 2002]], "Erich Barke": [0, ["Analog circuit sizing based on formal methods using affine arithmetic", ["Andreas C. Lemke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/774572.774643", "iccad", 2002]], "Giorgio Biagetti": [0, ["SiSMA: a statistical simulator for mismatch analysis of MOS ICs", ["Giorgio Biagetti", "Simone Orcioni", "L. Signoracci", "Claudio Turchetti", "Paolo Crippa", "Michele Alessandrini"], "https://doi.org/10.1145/774572.774644", "iccad", 2002]], "Simone Orcioni": [0, ["SiSMA: a statistical simulator for mismatch analysis of MOS ICs", ["Giorgio Biagetti", "Simone Orcioni", "L. Signoracci", "Claudio Turchetti", "Paolo Crippa", "Michele Alessandrini"], "https://doi.org/10.1145/774572.774644", "iccad", 2002]], "L. Signoracci": [0, ["SiSMA: a statistical simulator for mismatch analysis of MOS ICs", ["Giorgio Biagetti", "Simone Orcioni", "L. Signoracci", "Claudio Turchetti", "Paolo Crippa", "Michele Alessandrini"], "https://doi.org/10.1145/774572.774644", "iccad", 2002]], "Claudio Turchetti": [0, ["SiSMA: a statistical simulator for mismatch analysis of MOS ICs", ["Giorgio Biagetti", "Simone Orcioni", "L. Signoracci", "Claudio Turchetti", "Paolo Crippa", "Michele Alessandrini"], "https://doi.org/10.1145/774572.774644", "iccad", 2002]], "Paolo Crippa": [0, ["SiSMA: a statistical simulator for mismatch analysis of MOS ICs", ["Giorgio Biagetti", "Simone Orcioni", "L. Signoracci", "Claudio Turchetti", "Paolo Crippa", "Michele Alessandrini"], "https://doi.org/10.1145/774572.774644", "iccad", 2002]], "Michele Alessandrini": [0, ["SiSMA: a statistical simulator for mismatch analysis of MOS ICs", ["Giorgio Biagetti", "Simone Orcioni", "L. Signoracci", "Claudio Turchetti", "Paolo Crippa", "Michele Alessandrini"], "https://doi.org/10.1145/774572.774644", "iccad", 2002]], "Florin Balasa": [0, ["Efficient solution space exploration based on segment trees in analog placement with symmetry constraints", ["Florin Balasa", "Sarat C. Maruvada", "Karthik Krishnamoorthy"], "https://doi.org/10.1145/774572.774645", "iccad", 2002]], "Sarat C. Maruvada": [0, ["Efficient solution space exploration based on segment trees in analog placement with symmetry constraints", ["Florin Balasa", "Sarat C. Maruvada", "Karthik Krishnamoorthy"], "https://doi.org/10.1145/774572.774645", "iccad", 2002]], "Karthik Krishnamoorthy": [0, ["Efficient solution space exploration based on segment trees in analog placement with symmetry constraints", ["Florin Balasa", "Sarat C. Maruvada", "Karthik Krishnamoorthy"], "https://doi.org/10.1145/774572.774645", "iccad", 2002]], "Jinjun Xiong": [0, ["Post global routing RLC crosstalk budgeting", ["Jinjun Xiong", "Jun Chen", "James D. Z. Ma", "Lei He"], "https://doi.org/10.1145/774572.774646", "iccad", 2002]], "Jun Chen": [0, ["Post global routing RLC crosstalk budgeting", ["Jinjun Xiong", "Jun Chen", "James D. Z. Ma", "Lei He"], "https://doi.org/10.1145/774572.774646", "iccad", 2002]], "James D. Z. Ma": [0, ["Post global routing RLC crosstalk budgeting", ["Jinjun Xiong", "Jun Chen", "James D. Z. Ma", "Lei He"], "https://doi.org/10.1145/774572.774646", "iccad", 2002]], "Lei He": [0, ["Post global routing RLC crosstalk budgeting", ["Jinjun Xiong", "Jun Chen", "James D. Z. Ma", "Lei He"], "https://doi.org/10.1145/774572.774646", "iccad", 2002], ["Leakage power modeling and reduction with data retention", ["Weiping Liao", "Joseph M. Basile", "Lei He"], "https://doi.org/10.1145/774572.774677", "iccad", 2002]], "Rouying Zhan": [0, ["A technology-independent CAD tool for ESD protection device extraction: ESDExtractor", ["Rouying Zhan", "Haigang Feng", "Qiong Wu", "Guang Chen", "Xiaokang Guan", "Albert Z. Wang"], "https://doi.org/10.1145/774572.774647", "iccad", 2002]], "Haigang Feng": [0, ["A technology-independent CAD tool for ESD protection device extraction: ESDExtractor", ["Rouying Zhan", "Haigang Feng", "Qiong Wu", "Guang Chen", "Xiaokang Guan", "Albert Z. Wang"], "https://doi.org/10.1145/774572.774647", "iccad", 2002]], "Qiong Wu": [0.0023627528571523726, ["A technology-independent CAD tool for ESD protection device extraction: ESDExtractor", ["Rouying Zhan", "Haigang Feng", "Qiong Wu", "Guang Chen", "Xiaokang Guan", "Albert Z. Wang"], "https://doi.org/10.1145/774572.774647", "iccad", 2002]], "Guang Chen": [0, ["A technology-independent CAD tool for ESD protection device extraction: ESDExtractor", ["Rouying Zhan", "Haigang Feng", "Qiong Wu", "Guang Chen", "Xiaokang Guan", "Albert Z. Wang"], "https://doi.org/10.1145/774572.774647", "iccad", 2002]], "Xiaokang Guan": [0, ["A technology-independent CAD tool for ESD protection device extraction: ESDExtractor", ["Rouying Zhan", "Haigang Feng", "Qiong Wu", "Guang Chen", "Xiaokang Guan", "Albert Z. Wang"], "https://doi.org/10.1145/774572.774647", "iccad", 2002]], "Albert Z. Wang": [1.3879512122949578e-11, ["A technology-independent CAD tool for ESD protection device extraction: ESDExtractor", ["Rouying Zhan", "Haigang Feng", "Qiong Wu", "Guang Chen", "Xiaokang Guan", "Albert Z. Wang"], "https://doi.org/10.1145/774572.774647", "iccad", 2002]], "Ruiqi Tian": [0, ["On mask layout partitioning for electron projection lithography", ["Ruiqi Tian", "Ronggang Yu", "Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1145/774572.774648", "iccad", 2002]], "Ronggang Yu": [0.009228919632732868, ["On mask layout partitioning for electron projection lithography", ["Ruiqi Tian", "Ronggang Yu", "Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1145/774572.774648", "iccad", 2002]], "Xiaoping Tang": [0, ["On mask layout partitioning for electron projection lithography", ["Ruiqi Tian", "Ronggang Yu", "Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1145/774572.774648", "iccad", 2002]], "Sasha Novakovsky": [0, ["High capacity and automatic functional extraction tool for industrial VLSI circuit designs", ["Sasha Novakovsky", "Shy Shyman", "Ziyad Hanna"], "https://doi.org/10.1145/774572.774649", "iccad", 2002]], "Shy Shyman": [0, ["High capacity and automatic functional extraction tool for industrial VLSI circuit designs", ["Sasha Novakovsky", "Shy Shyman", "Ziyad Hanna"], "https://doi.org/10.1145/774572.774649", "iccad", 2002]], "Ziyad Hanna": [0, ["High capacity and automatic functional extraction tool for industrial VLSI circuit designs", ["Sasha Novakovsky", "Shy Shyman", "Ziyad Hanna"], "https://doi.org/10.1145/774572.774649", "iccad", 2002]], "Hee-Hwan Kwak": [0.9988951086997986, ["Combinational equivalence checking through function transformation", ["Hee-Hwan Kwak", "In-Ho Moon", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/774572.774650", "iccad", 2002]], "In-Ho Moon": [0.8532150834798813, ["Combinational equivalence checking through function transformation", ["Hee-Hwan Kwak", "In-Ho Moon", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/774572.774650", "iccad", 2002]], "James H. Kukula": [0, ["Combinational equivalence checking through function transformation", ["Hee-Hwan Kwak", "In-Ho Moon", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/774572.774650", "iccad", 2002]], "Thomas R. Shiple": [0, ["Combinational equivalence checking through function transformation", ["Hee-Hwan Kwak", "In-Ho Moon", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/774572.774650", "iccad", 2002]], "Jin Yang": [0.10449475049972534, ["GSTE through a case study", ["Jin Yang", "Amit Goel"], "https://doi.org/10.1145/774572.774651", "iccad", 2002]], "Amit Goel": [0, ["GSTE through a case study", ["Jin Yang", "Amit Goel"], "https://doi.org/10.1145/774572.774651", "iccad", 2002]], "Fan Mo": [0, ["Whirlpool PLAs: a regular logic structure and their synthesis", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774652", "iccad", 2002]], "Robert K. Brayton": [0, ["Whirlpool PLAs: a regular logic structure and their synthesis", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774652", "iccad", 2002], ["Simplification of non-deterministic multi-valued networks", ["Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774654", "iccad", 2002], ["Topologically constrained logic synthesis", ["Subarnarekha Sinha", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774672", "iccad", 2002]], "Prabhakar Kudva": [0, ["Metrics for structural logic synthesis", ["Prabhakar Kudva", "Andrew Sullivan", "William E. Dougherty"], "https://doi.org/10.1145/774572.774653", "iccad", 2002]], "Andrew Sullivan": [0, ["Metrics for structural logic synthesis", ["Prabhakar Kudva", "Andrew Sullivan", "William E. Dougherty"], "https://doi.org/10.1145/774572.774653", "iccad", 2002]], "William E. Dougherty": [0, ["Metrics for structural logic synthesis", ["Prabhakar Kudva", "Andrew Sullivan", "William E. Dougherty"], "https://doi.org/10.1145/774572.774653", "iccad", 2002]], "Alan Mishchenko": [0, ["Simplification of non-deterministic multi-valued networks", ["Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774654", "iccad", 2002], ["Topologically constrained logic synthesis", ["Subarnarekha Sinha", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774672", "iccad", 2002]], "Chao Huang": [0, ["High-level synthesis of distributed logic-memory architectures", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774655", "iccad", 2002]], "Srivaths Ravi": [0, ["High-level synthesis of distributed logic-memory architectures", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774655", "iccad", 2002], ["Synthesis of custom processors based on extensible platforms", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774667", "iccad", 2002]], "Anand Raghunathan": [0, ["High-level synthesis of distributed logic-memory architectures", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774655", "iccad", 2002], ["Synthesis of custom processors based on extensible platforms", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774667", "iccad", 2002]], "Preeti Ranjan Panda": [0, ["An energy-conscious algorithm for memory port allocation", ["Preeti Ranjan Panda", "Lakshmikantam Chitturi"], "https://doi.org/10.1145/774572.774656", "iccad", 2002]], "Lakshmikantam Chitturi": [0, ["An energy-conscious algorithm for memory port allocation", ["Preeti Ranjan Panda", "Lakshmikantam Chitturi"], "https://doi.org/10.1145/774572.774656", "iccad", 2002]], "Sambuddhi Hettiaratchi": [0, ["Energy efficient address assignment through minimized memory row switching", ["Sambuddhi Hettiaratchi", "Peter Y. K. Cheung", "Thomas J. W. Clarke"], "https://doi.org/10.1145/774572.774657", "iccad", 2002]], "Peter Y. K. Cheung": [0, ["Energy efficient address assignment through minimized memory row switching", ["Sambuddhi Hettiaratchi", "Peter Y. K. Cheung", "Thomas J. W. Clarke"], "https://doi.org/10.1145/774572.774657", "iccad", 2002]], "Thomas J. W. Clarke": [0, ["Energy efficient address assignment through minimized memory row switching", ["Sambuddhi Hettiaratchi", "Peter Y. K. Cheung", "Thomas J. W. Clarke"], "https://doi.org/10.1145/774572.774657", "iccad", 2002]], "Pinhong Chen": [0, ["Refining switching window by time slots for crosstalk noise calculation", ["Pinhong Chen", "Yuji Kukimoto", "Kurt Keutzer"], "https://doi.org/10.1145/774572.774658", "iccad", 2002]], "Yuji Kukimoto": [0, ["Refining switching window by time slots for crosstalk noise calculation", ["Pinhong Chen", "Yuji Kukimoto", "Kurt Keutzer"], "https://doi.org/10.1145/774572.774658", "iccad", 2002]], "Kurt Keutzer": [0, ["Refining switching window by time slots for crosstalk noise calculation", ["Pinhong Chen", "Yuji Kukimoto", "Kurt Keutzer"], "https://doi.org/10.1145/774572.774658", "iccad", 2002]], "Supamas Sirichotiyakul": [0, ["Noise propagation and failure criteria for VLSI designs", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", "iccad", 2002]], "Murat R. Becer": [0, ["Noise propagation and failure criteria for VLSI designs", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", "iccad", 2002]], "Chanhee Oh": [0.7742483913898468, ["Noise propagation and failure criteria for VLSI designs", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", "iccad", 2002]], "Amir Grinshpon": [0, ["Noise propagation and failure criteria for VLSI designs", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", "iccad", 2002]], "Rafi Levy": [0, ["Noise propagation and failure criteria for VLSI designs", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", "iccad", 2002]], "Li Ding": [0, ["Efficient crosstalk noise modeling using aggressor and tree reductions", ["Li Ding", "David T. Blaauw", "Pinaki Mazumder"], "https://doi.org/10.1145/774572.774660", "iccad", 2002]], "Pinaki Mazumder": [0, ["Efficient crosstalk noise modeling using aggressor and tree reductions", ["Li Ding", "David T. Blaauw", "Pinaki Mazumder"], "https://doi.org/10.1145/774572.774660", "iccad", 2002]], "Maria C. Molina": [0, ["Bit-level scheduling of heterogeneous behavioural specifications", ["Maria C. Molina", "Jose M. Mendias", "Roman Hermida"], "https://doi.org/10.1145/774572.774661", "iccad", 2002]], "Jose M. Mendias": [0, ["Bit-level scheduling of heterogeneous behavioural specifications", ["Maria C. Molina", "Jose M. Mendias", "Roman Hermida"], "https://doi.org/10.1145/774572.774661", "iccad", 2002]], "Roman Hermida": [0, ["Bit-level scheduling of heterogeneous behavioural specifications", ["Maria C. Molina", "Jose M. Mendias", "Roman Hermida"], "https://doi.org/10.1145/774572.774661", "iccad", 2002]], "Chun-Gi Lyuh": [0, ["Coupling-aware high-level interconnect synthesis for low power", ["Chun-Gi Lyuh", "Taewhan Kim", "Ki-Wook Kim"], "https://doi.org/10.1145/774572.774662", "iccad", 2002]], "Taewhan Kim": [1, ["Coupling-aware high-level interconnect synthesis for low power", ["Chun-Gi Lyuh", "Taewhan Kim", "Ki-Wook Kim"], "https://doi.org/10.1145/774572.774662", "iccad", 2002], ["Layout-driven resource sharing in high-level synthesis", ["Junhyung Um", "Jae-Hoon Kim", "Taewhan Kim"], "https://doi.org/10.1145/774572.774663", "iccad", 2002]], "Ki-Wook Kim": [0.9571953415870667, ["Coupling-aware high-level interconnect synthesis for low power", ["Chun-Gi Lyuh", "Taewhan Kim", "Ki-Wook Kim"], "https://doi.org/10.1145/774572.774662", "iccad", 2002]], "Junhyung Um": [0.9867995083332062, ["Layout-driven resource sharing in high-level synthesis", ["Junhyung Um", "Jae-Hoon Kim", "Taewhan Kim"], "https://doi.org/10.1145/774572.774663", "iccad", 2002]], "Jae-Hoon Kim": [0.9905748516321182, ["Layout-driven resource sharing in high-level synthesis", ["Junhyung Um", "Jae-Hoon Kim", "Taewhan Kim"], "https://doi.org/10.1145/774572.774663", "iccad", 2002]], "Frank Liu": [0, ["A delay metric for RC circuits based on the Weibull distribution", ["Frank Liu", "Chandramouli V. Kashyap", "Charles J. Alpert"], "https://doi.org/10.1145/774572.774664", "iccad", 2002]], "Chandramouli V. Kashyap": [0, ["A delay metric for RC circuits based on the Weibull distribution", ["Frank Liu", "Chandramouli V. Kashyap", "Charles J. Alpert"], "https://doi.org/10.1145/774572.774664", "iccad", 2002]], "Larry McMurchie": [0, ["WTA: waveform-based timing analysis for deep submicron circuits", ["Larry McMurchie", "Carl Sechen"], "https://doi.org/10.1145/774572.774665", "iccad", 2002]], "Jindrich Zejda": [0, ["General framework for removal of clock network pessimism", ["Jindrich Zejda", "Paul Frain"], "https://doi.org/10.1145/774572.774666", "iccad", 2002]], "Paul Frain": [0, ["General framework for removal of clock network pessimism", ["Jindrich Zejda", "Paul Frain"], "https://doi.org/10.1145/774572.774666", "iccad", 2002]], "Fei Sun": [0.0004927521367790177, ["Synthesis of custom processors based on extensible platforms", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/774572.774667", "iccad", 2002]], "Jongeun Lee": [1, ["Efficient instruction encoding for automatic instruction set design of configurable ASIPs", ["Jongeun Lee", "Kiyoung Choi", "Nikil D. Dutt"], "https://doi.org/10.1145/774572.774668", "iccad", 2002]], "Kiyoung Choi": [1, ["Efficient instruction encoding for automatic instruction set design of configurable ASIPs", ["Jongeun Lee", "Kiyoung Choi", "Nikil D. Dutt"], "https://doi.org/10.1145/774572.774668", "iccad", 2002]], "Nikil D. Dutt": [0, ["Efficient instruction encoding for automatic instruction set design of configurable ASIPs", ["Jongeun Lee", "Kiyoung Choi", "Nikil D. Dutt"], "https://doi.org/10.1145/774572.774668", "iccad", 2002]], "Susan Cotterell": [0, ["Synthesis of customized loop caches for core-based embedded systems", ["Susan Cotterell", "Frank Vahid"], "https://doi.org/10.1145/774572.774669", "iccad", 2002]], "Xinping Zhu": [0, ["A hierarchical modeling framework for on-chip communication architectures", ["Xinping Zhu", "Sharad Malik"], "https://doi.org/10.1145/774572.774670", "iccad", 2002]], "Joey Y. Lin": [0, ["A new enhanced SPFD rewiring algorithm", ["Jason Cong", "Joey Y. Lin", "Wangning Long"], "https://doi.org/10.1145/774572.774671", "iccad", 2002]], "Wangning Long": [0, ["A new enhanced SPFD rewiring algorithm", ["Jason Cong", "Joey Y. Lin", "Wangning Long"], "https://doi.org/10.1145/774572.774671", "iccad", 2002]], "Subarnarekha Sinha": [0, ["Topologically constrained logic synthesis", ["Subarnarekha Sinha", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/774572.774672", "iccad", 2002]], "Victor N. Kravets": [0, ["Resynthesis of multi-level circuits under tight constraints using symbolic optimization", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1145/774572.774673", "iccad", 2002]], "Shinji Kimura": [0, ["Folding of logic functions and its application to look up table compaction", ["Shinji Kimura", "Takashi Horiyama", "Masaki Nakanishi", "Hirotsugu Kajihara"], "https://doi.org/10.1145/774572.774674", "iccad", 2002]], "Takashi Horiyama": [0, ["Folding of logic functions and its application to look up table compaction", ["Shinji Kimura", "Takashi Horiyama", "Masaki Nakanishi", "Hirotsugu Kajihara"], "https://doi.org/10.1145/774572.774674", "iccad", 2002]], "Masaki Nakanishi": [0, ["Folding of logic functions and its application to look up table compaction", ["Shinji Kimura", "Takashi Horiyama", "Masaki Nakanishi", "Hirotsugu Kajihara"], "https://doi.org/10.1145/774572.774674", "iccad", 2002]], "Hirotsugu Kajihara": [0, ["Folding of logic functions and its application to look up table compaction", ["Shinji Kimura", "Takashi Horiyama", "Masaki Nakanishi", "Hirotsugu Kajihara"], "https://doi.org/10.1145/774572.774674", "iccad", 2002]], "Sorin Manolache": [0, ["Schedulability analysis of multiprocessor real-time applications with stochastic task execution times", ["Sorin Manolache", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/774572.774675", "iccad", 2002]], "Petru Eles": [0, ["Schedulability analysis of multiprocessor real-time applications with stochastic task execution times", ["Sorin Manolache", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/774572.774675", "iccad", 2002]], "Zebo Peng": [0, ["Schedulability analysis of multiprocessor real-time applications with stochastic task execution times", ["Sorin Manolache", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/774572.774675", "iccad", 2002]], "Peng Rong": [0, ["Battery-aware power management based on Markovian decision processes", ["Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/774572.774676", "iccad", 2002]], "Massoud Pedram": [0, ["Battery-aware power management based on Markovian decision processes", ["Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/774572.774676", "iccad", 2002], ["Frame-based dynamic voltage and frequency scaling for a MPEG decoder", ["Kihwan Choi", "Karthik Dantu", "Wei-Chung Cheng", "Massoud Pedram"], "https://doi.org/10.1145/774572.774680", "iccad", 2002]], "Weiping Liao": [0, ["Leakage power modeling and reduction with data retention", ["Weiping Liao", "Joseph M. Basile", "Lei He"], "https://doi.org/10.1145/774572.774677", "iccad", 2002]], "Joseph M. Basile": [0, ["Leakage power modeling and reduction with data retention", ["Weiping Liao", "Joseph M. Basile", "Lei He"], "https://doi.org/10.1145/774572.774677", "iccad", 2002]], "Steven M. Martin": [0, ["Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads", ["Steven M. Martin", "Krisztian Flautner", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1145/774572.774678", "iccad", 2002]], "Krisztian Flautner": [0, ["Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads", ["Steven M. Martin", "Krisztian Flautner", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1145/774572.774678", "iccad", 2002]], "Trevor N. Mudge": [0, ["Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads", ["Steven M. Martin", "Krisztian Flautner", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1145/774572.774678", "iccad", 2002]], "Bren Mochocki": [0, ["A realistic variable voltage scheduling model for real-time applications", ["Bren Mochocki", "Xiaobo Sharon Hu", "Gang Quan"], "https://doi.org/10.1145/774572.774679", "iccad", 2002]], "Xiaobo Sharon Hu": [0, ["A realistic variable voltage scheduling model for real-time applications", ["Bren Mochocki", "Xiaobo Sharon Hu", "Gang Quan"], "https://doi.org/10.1145/774572.774679", "iccad", 2002]], "Gang Quan": [0, ["A realistic variable voltage scheduling model for real-time applications", ["Bren Mochocki", "Xiaobo Sharon Hu", "Gang Quan"], "https://doi.org/10.1145/774572.774679", "iccad", 2002]], "Kihwan Choi": [0.9950293302536011, ["Frame-based dynamic voltage and frequency scaling for a MPEG decoder", ["Kihwan Choi", "Karthik Dantu", "Wei-Chung Cheng", "Massoud Pedram"], "https://doi.org/10.1145/774572.774680", "iccad", 2002]], "Karthik Dantu": [0, ["Frame-based dynamic voltage and frequency scaling for a MPEG decoder", ["Kihwan Choi", "Karthik Dantu", "Wei-Chung Cheng", "Massoud Pedram"], "https://doi.org/10.1145/774572.774680", "iccad", 2002]], "Wei-Chung Cheng": [0, ["Frame-based dynamic voltage and frequency scaling for a MPEG decoder", ["Kihwan Choi", "Karthik Dantu", "Wei-Chung Cheng", "Massoud Pedram"], "https://doi.org/10.1145/774572.774680", "iccad", 2002]], "Bo Hu": [0, ["Congestion minimization during placement without estimation", ["Bo Hu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/774572.774681", "iccad", 2002]], "Malgorzata Marek-Sadowska": [0, ["Congestion minimization during placement without estimation", ["Bo Hu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/774572.774681", "iccad", 2002], ["ATPG-based logic synthesis: an overview", ["Chih-Wei Jim Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/774572.774688", "iccad", 2002]], "Gi-Joon Nam": [0.9842500239610672, ["Free space management for cut-based placement", ["Charles J. Alpert", "Gi-Joon Nam", "Paul Villarrubia"], "https://doi.org/10.1145/774572.774682", "iccad", 2002]], "Paul Villarrubia": [0, ["Free space management for cut-based placement", ["Charles J. Alpert", "Gi-Joon Nam", "Paul Villarrubia"], "https://doi.org/10.1145/774572.774682", "iccad", 2002]], "Deshanand P. Singh": [0, ["Incremental placement for layout driven optimizations on FPGAs", ["Deshanand P. Singh", "Stephen Dean Brown"], "https://doi.org/10.1145/774572.774683", "iccad", 2002]], "Stephen Dean Brown": [0, ["Incremental placement for layout driven optimizations on FPGAs", ["Deshanand P. Singh", "Stephen Dean Brown"], "https://doi.org/10.1145/774572.774683", "iccad", 2002]], "Hui Zheng": [0, ["Robust and passive model order reduction for circuits containing susceptance elements", ["Hui Zheng", "Lawrence T. Pileggi"], "https://doi.org/10.1145/774572.774684", "iccad", 2002]], "Yehea I. Ismail": [0, ["Efficient model order reduction via multi-node moment matching", ["Yehea I. Ismail"], "https://doi.org/10.1145/774572.774685", "iccad", 2002]], "Carlos P. Coelho": [0, ["Optimization based passive constrained fitting", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1145/774572.774686", "iccad", 2002]], "Joel R. Phillips": [0, ["Optimization based passive constrained fitting", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1145/774572.774686", "iccad", 2002]], "Luis Miguel Silveira": [0, ["Optimization based passive constrained fitting", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1145/774572.774686", "iccad", 2002]], "Armin Biere": [0, ["SAT and ATPG: Boolean engines for formal hardware verification", ["Armin Biere", "Wolfgang Kunz"], "https://doi.org/10.1145/774572.774687", "iccad", 2002]], "Wolfgang Kunz": [0, ["SAT and ATPG: Boolean engines for formal hardware verification", ["Armin Biere", "Wolfgang Kunz"], "https://doi.org/10.1145/774572.774687", "iccad", 2002]], "Chih-Wei Jim Chang": [0.001203835301566869, ["ATPG-based logic synthesis: an overview", ["Chih-Wei Jim Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/774572.774688", "iccad", 2002]], "Reinaldo A. Bergamaschi": [0, ["The A to Z of SoCs", ["Reinaldo A. Bergamaschi", "John M. Cohn"], "https://doi.org/10.1145/774572.774689", "iccad", 2002]]}