[2021-09-09 09:58:29,024]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-09 09:58:29,025]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:29,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; ".

Peak memory: 14168064 bytes

[2021-09-09 09:58:29,331]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:29,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 09:58:29,460]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 09:58:29,460]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:29,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :94
		klut.num_gates():58
		max delay       :4
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 7573504 bytes

[2021-09-09 09:58:29,489]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 11:55:34,651]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-09 11:55:34,651]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:55:34,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; ".

Peak memory: 14532608 bytes

[2021-09-09 11:55:34,957]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:55:35,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 11:55:35,130]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 11:55:35,130]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:55:36,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :94
		klut.num_gates():58
		max delay       :4
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 14495744 bytes

[2021-09-09 11:55:36,944]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 13:25:41,362]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-09 13:25:41,362]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:25:41,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; ".

Peak memory: 14155776 bytes

[2021-09-09 13:25:41,674]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:25:41,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34619392 bytes

[2021-09-09 13:25:41,806]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 13:25:41,806]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:25:43,599]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :94
		klut.num_gates():58
		max delay       :4
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 14438400 bytes

[2021-09-09 13:25:43,600]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 15:04:39,748]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-09 15:04:39,748]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:39,749]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:39,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34758656 bytes

[2021-09-09 15:04:39,888]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 15:04:39,888]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:41,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 14487552 bytes

[2021-09-09 15:04:41,861]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-09 15:33:43,747]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-09 15:33:43,747]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:43,747]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:43,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34709504 bytes

[2021-09-09 15:33:43,883]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 15:33:43,883]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:45,857]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 14565376 bytes

[2021-09-09 15:33:45,857]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-09 16:11:47,128]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-09 16:11:47,128]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:11:47,128]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:11:47,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34758656 bytes

[2021-09-09 16:11:47,261]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 16:11:47,261]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:11:49,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 14577664 bytes

[2021-09-09 16:11:49,277]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-09 16:46:29,684]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-09 16:46:29,684]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:29,684]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:29,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34611200 bytes

[2021-09-09 16:46:29,825]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 16:46:29,825]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:31,929]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 14557184 bytes

[2021-09-09 16:46:31,930]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-09 17:22:51,098]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-09 17:22:51,099]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:22:51,099]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:22:51,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34885632 bytes

[2021-09-09 17:22:51,234]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-09 17:22:51,234]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:22:53,208]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 14708736 bytes

[2021-09-09 17:22:53,209]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-13 23:28:15,915]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-13 23:28:15,915]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:15,915]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:16,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34222080 bytes

[2021-09-13 23:28:16,039]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-13 23:28:16,039]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:17,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12357632 bytes

[2021-09-13 23:28:17,788]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-13 23:42:03,500]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-13 23:42:03,500]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:03,500]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:03,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34140160 bytes

[2021-09-13 23:42:03,670]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-13 23:42:03,670]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:03,702]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 7110656 bytes

[2021-09-13 23:42:03,703]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-14 08:57:59,005]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-14 08:57:59,005]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:57:59,005]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:57:59,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34488320 bytes

[2021-09-14 08:57:59,150]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-14 08:57:59,150]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:00,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 14643200 bytes

[2021-09-14 08:58:00,888]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-14 09:21:01,959]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-14 09:21:01,959]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:01,960]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:02,091]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 33964032 bytes

[2021-09-14 09:21:02,092]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-14 09:21:02,093]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:02,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 7491584 bytes

[2021-09-14 09:21:02,128]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-15 15:31:42,843]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-15 15:31:42,843]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:42,844]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:42,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34156544 bytes

[2021-09-15 15:31:42,955]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-15 15:31:42,955]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:44,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 14192640 bytes

[2021-09-15 15:31:44,593]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-15 15:54:26,107]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-15 15:54:26,107]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:26,107]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:26,265]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34459648 bytes

[2021-09-15 15:54:26,266]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-15 15:54:26,266]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:26,299]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 6938624 bytes

[2021-09-15 15:54:26,299]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-18 14:02:15,577]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-18 14:02:15,577]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:15,578]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:15,739]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34316288 bytes

[2021-09-18 14:02:15,740]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-18 14:02:15,740]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:17,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12247040 bytes

[2021-09-18 14:02:17,336]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-18 16:26:48,952]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-18 16:26:48,952]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:48,952]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:49,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34148352 bytes

[2021-09-18 16:26:49,120]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-18 16:26:49,120]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:50,731]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11857920 bytes

[2021-09-18 16:26:50,732]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-22 08:57:58,610]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-22 08:57:58,611]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:58,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:58,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34332672 bytes

[2021-09-22 08:57:58,730]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-22 08:57:58,730]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:59,544]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :5
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11784192 bytes

[2021-09-22 08:57:59,545]mapper_test.py:220:[INFO]: area: 59 level: 5
[2021-09-22 11:25:31,309]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-22 11:25:31,310]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:31,310]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:31,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34144256 bytes

[2021-09-22 11:25:31,486]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-22 11:25:31,486]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:33,093]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12308480 bytes

[2021-09-22 11:25:33,093]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-23 16:44:24,715]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-23 16:44:24,715]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:24,715]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:24,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34201600 bytes

[2021-09-23 16:44:24,827]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-23 16:44:24,827]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:26,460]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12054528 bytes

[2021-09-23 16:44:26,461]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-23 17:07:32,541]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-23 17:07:32,541]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:32,542]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:32,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34271232 bytes

[2021-09-23 17:07:32,711]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-23 17:07:32,712]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:34,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12083200 bytes

[2021-09-23 17:07:34,328]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-23 18:09:02,551]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-23 18:09:02,551]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:02,551]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:02,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34119680 bytes

[2021-09-23 18:09:02,661]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-23 18:09:02,662]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:04,254]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11878400 bytes

[2021-09-23 18:09:04,255]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-27 16:36:11,866]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-27 16:36:11,867]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:11,867]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:12,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34123776 bytes

[2021-09-27 16:36:12,028]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-27 16:36:12,028]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:13,625]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12468224 bytes

[2021-09-27 16:36:13,626]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-27 17:42:55,769]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-27 17:42:55,770]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:42:55,770]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:42:55,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34291712 bytes

[2021-09-27 17:42:55,883]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-27 17:42:55,883]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:42:57,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
balancing!
	current map manager:
		current min nodes:146
		current min depth:9
rewriting!
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-27 17:42:57,535]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-28 02:09:11,471]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-28 02:09:11,472]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:11,472]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:11,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34275328 bytes

[2021-09-28 02:09:11,589]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-28 02:09:11,589]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:13,254]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12230656 bytes

[2021-09-28 02:09:13,255]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-28 16:48:40,289]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-28 16:48:40,289]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:40,289]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:40,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34537472 bytes

[2021-09-28 16:48:40,412]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-28 16:48:40,412]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:42,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12210176 bytes

[2021-09-28 16:48:42,018]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-09-28 17:27:41,647]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-09-28 17:27:41,647]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:41,647]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:41,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34242560 bytes

[2021-09-28 17:27:41,763]mapper_test.py:156:[INFO]: area: 52 level: 4
[2021-09-28 17:27:41,763]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:43,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12083200 bytes

[2021-09-28 17:27:43,358]mapper_test.py:220:[INFO]: area: 59 level: 4
[2021-10-09 10:41:53,488]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-09 10:41:53,489]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:53,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:53,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34377728 bytes

[2021-10-09 10:41:53,609]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-09 10:41:53,609]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:53,653]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 7262208 bytes

[2021-10-09 10:41:53,654]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-09 11:24:27,447]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-09 11:24:27,447]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:27,448]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:27,564]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34316288 bytes

[2021-10-09 11:24:27,566]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-09 11:24:27,566]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:27,610]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 7131136 bytes

[2021-10-09 11:24:27,610]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-09 16:32:08,678]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-09 16:32:08,678]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:08,678]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:08,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34398208 bytes

[2021-10-09 16:32:08,790]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-09 16:32:08,790]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:09,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11104256 bytes

[2021-10-09 16:32:09,613]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-09 16:49:16,532]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-09 16:49:16,533]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:16,533]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:16,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34344960 bytes

[2021-10-09 16:49:16,648]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-09 16:49:16,648]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:17,510]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11100160 bytes

[2021-10-09 16:49:17,511]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 10:58:53,935]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-12 10:58:53,936]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:58:53,936]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:58:54,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34254848 bytes

[2021-10-12 10:58:54,056]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 10:58:54,056]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:58:55,767]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11182080 bytes

[2021-10-12 10:58:55,767]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 11:18:39,953]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-12 11:18:39,954]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:39,954]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:40,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34422784 bytes

[2021-10-12 11:18:40,071]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 11:18:40,071]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:40,117]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 6811648 bytes

[2021-10-12 11:18:40,118]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 13:34:21,998]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-12 13:34:21,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:21,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:22,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34308096 bytes

[2021-10-12 13:34:22,124]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 13:34:22,124]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:23,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11206656 bytes

[2021-10-12 13:34:23,889]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 15:05:02,589]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-12 15:05:02,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:02,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:02,706]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34304000 bytes

[2021-10-12 15:05:02,707]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 15:05:02,708]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:04,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11407360 bytes

[2021-10-12 15:05:04,374]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-12 18:49:56,729]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-12 18:49:56,729]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:49:56,730]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:49:56,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34500608 bytes

[2021-10-12 18:49:56,900]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-12 18:49:56,900]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:49:58,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12288000 bytes

[2021-10-12 18:49:58,633]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-18 11:43:28,217]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-18 11:43:28,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:28,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:28,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34086912 bytes

[2021-10-18 11:43:28,398]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-18 11:43:28,398]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:30,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12099584 bytes

[2021-10-18 11:43:30,222]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-18 12:04:02,671]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-18 12:04:02,671]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:02,672]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:02,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34254848 bytes

[2021-10-18 12:04:02,795]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-18 12:04:02,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:02,824]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 6041600 bytes

[2021-10-18 12:04:02,825]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-19 14:11:59,648]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-19 14:11:59,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:59,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:59,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34304000 bytes

[2021-10-19 14:11:59,773]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-19 14:11:59,773]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:59,793]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 6045696 bytes

[2021-10-19 14:11:59,794]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-22 13:33:44,836]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-22 13:33:44,836]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:44,837]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:44,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34086912 bytes

[2021-10-22 13:33:44,959]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-22 13:33:44,960]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:45,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 8728576 bytes

[2021-10-22 13:33:45,029]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-22 13:54:37,651]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-22 13:54:37,651]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:37,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:37,767]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34508800 bytes

[2021-10-22 13:54:37,769]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-22 13:54:37,769]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:37,830]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 8765440 bytes

[2021-10-22 13:54:37,831]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-22 14:02:20,468]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-22 14:02:20,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:20,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:20,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34304000 bytes

[2021-10-22 14:02:20,593]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-22 14:02:20,593]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:20,621]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-22 14:02:20,622]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-22 14:05:41,424]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-22 14:05:41,425]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:41,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:41,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34201600 bytes

[2021-10-22 14:05:41,542]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-22 14:05:41,543]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:41,577]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 6107136 bytes

[2021-10-22 14:05:41,578]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-23 13:33:00,794]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-23 13:33:00,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:00,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:00,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34226176 bytes

[2021-10-23 13:33:00,914]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-23 13:33:00,914]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:02,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :102
		klut.num_gates():66
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12144640 bytes

[2021-10-23 13:33:02,566]mapper_test.py:224:[INFO]: area: 66 level: 4
[2021-10-24 17:44:37,046]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-24 17:44:37,046]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:37,046]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:37,163]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34230272 bytes

[2021-10-24 17:44:37,164]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-24 17:44:37,165]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:38,836]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :60
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12124160 bytes

[2021-10-24 17:44:38,836]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-24 18:05:03,486]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-24 18:05:03,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:03,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:03,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34160640 bytes

[2021-10-24 18:05:03,653]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-24 18:05:03,653]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:05,307]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
	current map manager:
		current min nodes:146
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :53
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12189696 bytes

[2021-10-24 18:05:05,308]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-26 10:25:32,386]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-26 10:25:32,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:32,386]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:32,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34332672 bytes

[2021-10-26 10:25:32,504]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 10:25:32,504]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:32,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	current map manager:
		current min nodes:146
		current min depth:9
	Report mapping result:
		klut_size()     :98
		klut.num_gates():62
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 6029312 bytes

[2021-10-26 10:25:32,539]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-26 11:02:50,032]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-26 11:02:50,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:02:50,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:02:50,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34181120 bytes

[2021-10-26 11:02:50,194]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 11:02:50,194]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:02:51,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :98
		klut.num_gates():62
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 12029952 bytes

[2021-10-26 11:02:51,918]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-26 11:23:39,600]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-26 11:23:39,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:39,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:39,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34070528 bytes

[2021-10-26 11:23:39,719]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 11:23:39,719]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:41,421]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :106
		klut.num_gates():70
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11964416 bytes

[2021-10-26 11:23:41,422]mapper_test.py:224:[INFO]: area: 70 level: 4
[2021-10-26 12:21:45,367]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-26 12:21:45,368]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:45,368]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:45,487]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34070528 bytes

[2021-10-26 12:21:45,489]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 12:21:45,489]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:47,147]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 11857920 bytes

[2021-10-26 12:21:47,148]mapper_test.py:224:[INFO]: area: 59 level: 4
[2021-10-26 14:13:02,580]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-26 14:13:02,580]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:02,581]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:02,747]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34127872 bytes

[2021-10-26 14:13:02,749]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-26 14:13:02,749]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:02,777]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :98
		klut.num_gates():62
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-26 14:13:02,778]mapper_test.py:224:[INFO]: area: 62 level: 4
[2021-10-29 16:10:07,608]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-10-29 16:10:07,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:07,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:07,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34308096 bytes

[2021-10-29 16:10:07,728]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-10-29 16:10:07,728]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:07,751]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :123
		klut.num_gates():87
		max delay       :4
		max area        :81
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
Peak memory: 6012928 bytes

[2021-10-29 16:10:07,751]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-11-03 09:51:52,017]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-03 09:51:52,017]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:52,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:52,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34271232 bytes

[2021-11-03 09:51:52,188]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-03 09:51:52,189]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:52,216]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :123
		klut.num_gates():87
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :22
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig_output.v
	Peak memory: 6111232 bytes

[2021-11-03 09:51:52,216]mapper_test.py:226:[INFO]: area: 87 level: 4
[2021-11-03 10:04:01,743]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-03 10:04:01,743]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:01,743]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:01,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34082816 bytes

[2021-11-03 10:04:01,909]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-03 10:04:01,909]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:01,941]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :128
		klut.num_gates():92
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :25
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig_output.v
	Peak memory: 6131712 bytes

[2021-11-03 10:04:01,942]mapper_test.py:226:[INFO]: area: 92 level: 4
[2021-11-03 13:44:01,387]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-03 13:44:01,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:01,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:01,512]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34299904 bytes

[2021-11-03 13:44:01,513]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-03 13:44:01,514]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:01,546]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :128
		klut.num_gates():92
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :25
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig_output.v
	Peak memory: 6238208 bytes

[2021-11-03 13:44:01,547]mapper_test.py:226:[INFO]: area: 92 level: 4
[2021-11-03 13:50:16,989]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-03 13:50:16,989]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:16,989]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:17,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34131968 bytes

[2021-11-03 13:50:17,112]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-03 13:50:17,113]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:17,139]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :128
		klut.num_gates():92
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :25
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig_output.v
	Peak memory: 6045696 bytes

[2021-11-03 13:50:17,139]mapper_test.py:226:[INFO]: area: 92 level: 4
[2021-11-04 15:57:12,002]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-04 15:57:12,003]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:12,003]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:12,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34381824 bytes

[2021-11-04 15:57:12,175]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-04 15:57:12,176]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:12,222]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :99
		klut.num_gates():63
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :23
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig_output.v
	Peak memory: 6205440 bytes

[2021-11-04 15:57:12,223]mapper_test.py:226:[INFO]: area: 63 level: 4
[2021-11-16 12:28:12,205]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-16 12:28:12,205]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:12,205]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:12,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34222080 bytes

[2021-11-16 12:28:12,331]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-16 12:28:12,332]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:12,361]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.002184 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():63
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 6246400 bytes

[2021-11-16 12:28:12,361]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-16 14:17:08,989]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-16 14:17:08,989]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:08,989]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:09,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34066432 bytes

[2021-11-16 14:17:09,112]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-16 14:17:09,113]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:09,136]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.00212 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():63
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 5787648 bytes

[2021-11-16 14:17:09,136]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-16 14:23:29,297]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-16 14:23:29,298]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:29,298]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:29,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34164736 bytes

[2021-11-16 14:23:29,480]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-16 14:23:29,480]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:29,514]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.003099 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():63
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 6316032 bytes

[2021-11-16 14:23:29,514]mapper_test.py:228:[INFO]: area: 63 level: 4
[2021-11-17 16:36:08,863]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-17 16:36:08,864]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:08,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:08,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34295808 bytes

[2021-11-17 16:36:08,988]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-17 16:36:08,988]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:09,015]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.002033 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 6156288 bytes

[2021-11-17 16:36:09,016]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-18 10:18:42,948]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-18 10:18:42,948]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:42,948]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:43,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 33959936 bytes

[2021-11-18 10:18:43,072]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-18 10:18:43,073]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:43,103]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.004689 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 6524928 bytes

[2021-11-18 10:18:43,104]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-23 16:11:33,487]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-23 16:11:33,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:33,488]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:33,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34234368 bytes

[2021-11-23 16:11:33,663]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-23 16:11:33,663]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:33,694]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.007119 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 6344704 bytes

[2021-11-23 16:11:33,694]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-23 16:42:31,763]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-23 16:42:31,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:31,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:31,889]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34181120 bytes

[2021-11-23 16:42:31,890]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-23 16:42:31,890]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:31,925]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.005008 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 6213632 bytes

[2021-11-23 16:42:31,925]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 11:38:51,643]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-24 11:38:51,643]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:51,644]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:51,769]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34172928 bytes

[2021-11-24 11:38:51,770]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 11:38:51,770]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:51,795]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.00015 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 5808128 bytes

[2021-11-24 11:38:51,796]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 12:02:05,854]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-24 12:02:05,854]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:05,854]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:05,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34148352 bytes

[2021-11-24 12:02:05,978]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 12:02:05,978]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:06,005]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.000116 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 6172672 bytes

[2021-11-24 12:02:06,006]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 12:05:48,712]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-24 12:05:48,712]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:48,712]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:48,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34021376 bytes

[2021-11-24 12:05:48,828]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 12:05:48,828]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:48,856]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.002069 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 6225920 bytes

[2021-11-24 12:05:48,857]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 12:11:27,790]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-24 12:11:27,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:27,790]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:27,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 33984512 bytes

[2021-11-24 12:11:27,910]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 12:11:27,910]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:27,929]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00107 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():51
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-24 12:11:27,930]mapper_test.py:228:[INFO]: area: 51 level: 5
[2021-11-24 12:57:47,153]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-24 12:57:47,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:47,154]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:47,267]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34242560 bytes

[2021-11-24 12:57:47,269]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 12:57:47,269]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:47,291]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.002703 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-24 12:57:47,292]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 13:09:55,125]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-24 13:09:55,125]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:09:55,126]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:09:55,247]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34263040 bytes

[2021-11-24 13:09:55,248]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 13:09:55,248]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:09:56,923]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.00203 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 11997184 bytes

[2021-11-24 13:09:56,923]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 13:32:56,022]mapper_test.py:79:[INFO]: run case "s420_1_comb"
[2021-11-24 13:32:56,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:32:56,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:32:56,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      53.0.  Edge =      170.  Cut =      482.  T =     0.00 sec
P:  Del =    4.00.  Ar =      49.0.  Edge =      169.  Cut =      481.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
E:  Del =    4.00.  Ar =      48.0.  Edge =      157.  Cut =      481.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      156.  Cut =      337.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      154.  Cut =      327.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34045952 bytes

[2021-11-24 13:32:56,189]mapper_test.py:160:[INFO]: area: 52 level: 4
[2021-11-24 13:32:56,189]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:32:57,865]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
Mapping time: 0.000117 secs
	Report mapping result:
		klut_size()     :95
		klut.num_gates():59
		max delay       :4
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v
	Peak memory: 11952128 bytes

[2021-11-24 13:32:57,865]mapper_test.py:228:[INFO]: area: 59 level: 4
