{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 15:42:25 2018 " "Info: Processing started: Sat Dec 01 15:42:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/CODES/Quartus/experiment/exp3/serial_adder/sr_latch.vhd " "Warning: Can't analyze file -- file D:/CODES/Quartus/experiment/exp3/serial_adder/sr_latch.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "serial_adder.bdf 1 1 " "Warning: Using design file serial_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 serial_adder " "Info: Found entity 1: serial_adder" {  } { { "serial_adder.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/serial_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial_adder " "Info: Elaborating entity \"serial_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "srg4.vhd 2 1 " "Warning: Using design file srg4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srg4-bhv " "Info: Found design unit 1: srg4-bhv" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/srg4.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 srg4 " "Info: Found entity 1: srg4" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/srg4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srg4 srg4:inst5 " "Info: Elaborating entity \"srg4\" for hierarchy \"srg4:inst5\"" {  } { { "serial_adder.bdf" "inst5" { Schematic "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/serial_adder.bdf" { { 176 888 984 304 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data srg4.vhd(23) " "Warning (10492): VHDL Process Statement warning at srg4.vhd(23): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/srg4.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data srg4.vhd(24) " "Warning (10492): VHDL Process Statement warning at srg4.vhd(24): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/srg4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data srg4.vhd(25) " "Warning (10492): VHDL Process Statement warning at srg4.vhd(25): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/srg4.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data srg4.vhd(26) " "Warning (10492): VHDL Process Statement warning at srg4.vhd(26): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/srg4.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder_logic.bdf 1 1 " "Warning: Using design file full_adder_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_logic " "Info: Found entity 1: full_adder_logic" {  } { { "full_adder_logic.bdf" "" { Schematic "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/full_adder_logic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_logic full_adder_logic:inst " "Info: Elaborating entity \"full_adder_logic\" for hierarchy \"full_adder_logic:inst\"" {  } { { "serial_adder.bdf" "inst" { Schematic "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/serial_adder.bdf" { { 176 1248 1344 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mydff.vhd 2 1 " "Warning: Using design file mydff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydff-bhv " "Info: Found design unit 1: mydff-bhv" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/mydff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Info: Found entity 1: mydff" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/mydff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydff mydff:inst8 " "Info: Elaborating entity \"mydff\" for hierarchy \"mydff:inst8\"" {  } { { "serial_adder.bdf" "inst8" { Schematic "D:/CODES/Quartus/experiment/exp3/serial_adder_logic/serial_adder.bdf" { { 376 1248 1344 472 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 15:42:26 2018 " "Info: Processing ended: Sat Dec 01 15:42:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
