{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649691303330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649691303337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 17:35:03 2022 " "Processing started: Mon Apr 11 17:35:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649691303337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691303337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691303337 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691303669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649691304932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649691304932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/vga_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/vga_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer " "Found entity 1: vga_computer" {  } { { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_avalon_st_adapter " "Found entity 1: vga_computer_avalon_st_adapter" {  } { { "synthesis/submodules/vga_computer_avalon_st_adapter.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_avalon_st_adapter_channel_adapter_0 " "Found entity 1: vga_computer_avalon_st_adapter_channel_adapter_0" {  } { { "synthesis/submodules/vga_computer_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_irq_mapper " "Found entity 1: vga_computer_irq_mapper" {  } { { "synthesis/submodules/vga_computer_irq_mapper.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0 " "Found entity 1: vga_computer_mm_interconnect_0" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: vga_computer_mm_interconnect_0_avalon_st_adapter_001" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: vga_computer_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_rsp_mux_002 " "Found entity 1: vga_computer_mm_interconnect_0_rsp_mux_002" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316389 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_rsp_mux_001 " "Found entity 1: vga_computer_mm_interconnect_0_rsp_mux_001" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_rsp_mux " "Found entity 1: vga_computer_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_rsp_demux_005 " "Found entity 1: vga_computer_mm_interconnect_0_rsp_demux_005" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: vga_computer_mm_interconnect_0_rsp_demux_001" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_rsp_demux " "Found entity 1: vga_computer_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_cmd_mux_005 " "Found entity 1: vga_computer_mm_interconnect_0_cmd_mux_005" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: vga_computer_mm_interconnect_0_cmd_mux_001" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_cmd_mux " "Found entity 1: vga_computer_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_cmd_demux_002 " "Found entity 1: vga_computer_mm_interconnect_0_cmd_demux_002" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_cmd_demux_001 " "Found entity 1: vga_computer_mm_interconnect_0_cmd_demux_001" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_cmd_demux " "Found entity 1: vga_computer_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316477 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316477 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316477 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316477 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316529 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_computer_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_computer_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_router_008_default_decode " "Found entity 1: vga_computer_mm_interconnect_0_router_008_default_decode" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316543 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_mm_interconnect_0_router_008 " "Found entity 2: vga_computer_mm_interconnect_0_router_008" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_computer_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_computer_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_router_004_default_decode " "Found entity 1: vga_computer_mm_interconnect_0_router_004_default_decode" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316551 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_mm_interconnect_0_router_004 " "Found entity 2: vga_computer_mm_interconnect_0_router_004" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_computer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_computer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_router_003_default_decode " "Found entity 1: vga_computer_mm_interconnect_0_router_003_default_decode" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316559 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_mm_interconnect_0_router_003 " "Found entity 2: vga_computer_mm_interconnect_0_router_003" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_computer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_computer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_router_002_default_decode " "Found entity 1: vga_computer_mm_interconnect_0_router_002_default_decode" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316567 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_mm_interconnect_0_router_002 " "Found entity 2: vga_computer_mm_interconnect_0_router_002" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_computer_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_computer_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_router_001_default_decode " "Found entity 1: vga_computer_mm_interconnect_0_router_001_default_decode" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316575 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_mm_interconnect_0_router_001 " "Found entity 2: vga_computer_mm_interconnect_0_router_001" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_computer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_computer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at vga_computer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649691316579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_mm_interconnect_0_router_default_decode " "Found entity 1: vga_computer_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316583 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_mm_interconnect_0_router " "Found entity 2: vga_computer_mm_interconnect_0_router" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_video_vga_controller_0 " "Found entity 1: vga_computer_video_vga_controller_0" {  } { { "synthesis/submodules/vga_computer_video_vga_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_video_scaler_0 " "Found entity 1: vga_computer_video_scaler_0" {  } { { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_video_rgb_resampler_0 " "Found entity 1: vga_computer_video_rgb_resampler_0" {  } { { "synthesis/submodules/vga_computer_video_rgb_resampler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_video_pixel_buffer_dma_0 " "Found entity 1: vga_computer_video_pixel_buffer_dma_0" {  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_video_dual_clock_buffer_0 " "Found entity 1: vga_computer_video_dual_clock_buffer_0" {  } { { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_timer_0 " "Found entity 1: vga_computer_timer_0" {  } { { "synthesis/submodules/vga_computer_timer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_sysid_qsys_0 " "Found entity 1: vga_computer_sysid_qsys_0" {  } { { "synthesis/submodules/vga_computer_sysid_qsys_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_onchip_memory2_0 " "Found entity 1: vga_computer_onchip_memory2_0" {  } { { "synthesis/submodules/vga_computer_onchip_memory2_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_nios2_gen2_0 " "Found entity 1: vga_computer_nios2_gen2_0" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691316703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691316703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: vga_computer_nios2_gen2_0_cpu_ic_data_module" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: vga_computer_nios2_gen2_0_cpu_ic_tag_module" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_computer_nios2_gen2_0_cpu_bht_module " "Found entity 3: vga_computer_nios2_gen2_0_cpu_bht_module" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_computer_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: vga_computer_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga_computer_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: vga_computer_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "6 vga_computer_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: vga_computer_nios2_gen2_0_cpu_dc_tag_module" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "7 vga_computer_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: vga_computer_nios2_gen2_0_cpu_dc_data_module" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "8 vga_computer_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: vga_computer_nios2_gen2_0_cpu_dc_victim_module" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "9 vga_computer_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: vga_computer_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "10 vga_computer_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: vga_computer_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "11 vga_computer_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: vga_computer_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "12 vga_computer_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: vga_computer_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "13 vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "14 vga_computer_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: vga_computer_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "15 vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "16 vga_computer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: vga_computer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "17 vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "18 vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "19 vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "20 vga_computer_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: vga_computer_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "21 vga_computer_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: vga_computer_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "22 vga_computer_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: vga_computer_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "23 vga_computer_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: vga_computer_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "24 vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "25 vga_computer_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: vga_computer_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "26 vga_computer_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: vga_computer_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""} { "Info" "ISGN_ENTITY_NAME" "27 vga_computer_nios2_gen2_0_cpu " "Found entity 27: vga_computer_nios2_gen2_0_cpu" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: vga_computer_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_nios2_gen2_0_cpu_mult_cell " "Found entity 1: vga_computer_nios2_gen2_0_cpu_mult_cell" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/vga_computer_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_nios2_gen2_0_cpu_test_bench " "Found entity 1: vga_computer_nios2_gen2_0_cpu_test_bench" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/vga_computer_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_new_sdram_controller_0_input_efifo_module " "Found entity 1: vga_computer_new_sdram_controller_0_input_efifo_module" {  } { { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317564 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_new_sdram_controller_0 " "Found entity 2: vga_computer_new_sdram_controller_0" {  } { { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/vga_computer_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_jtag_uart_0_sim_scfifo_w " "Found entity 1: vga_computer_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317584 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_jtag_uart_0_scfifo_w " "Found entity 2: vga_computer_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317584 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_computer_jtag_uart_0_sim_scfifo_r " "Found entity 3: vga_computer_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317584 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_computer_jtag_uart_0_scfifo_r " "Found entity 4: vga_computer_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317584 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga_computer_jtag_uart_0 " "Found entity 5: vga_computer_jtag_uart_0" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/vga_computer_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file synthesis/submodules/vga_computer_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_computer_altpll_0_dffpipe_l2c " "Found entity 1: vga_computer_altpll_0_dffpipe_l2c" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317601 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_computer_altpll_0_stdsync_sv6 " "Found entity 2: vga_computer_altpll_0_stdsync_sv6" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317601 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_computer_altpll_0_altpll_2h92 " "Found entity 3: vga_computer_altpll_0_altpll_2h92" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317601 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_computer_altpll_0 " "Found entity 4: vga_computer_altpll_0" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691317611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691317611 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_computer_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at vga_computer_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649691317614 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_computer_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at vga_computer_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649691317614 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_computer_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at vga_computer_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649691317614 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_computer_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at vga_computer_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649691317616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649691317781 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(61) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(61) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649691317796 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(64) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(64) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649691317796 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(67) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(67) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649691317796 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(70) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(70) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649691317796 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(73) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(73) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649691317796 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(76) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(76) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649691317796 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649691317796 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649691317796 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649691317796 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer vga_computer:my_computer " "Elaborating entity \"vga_computer\" for hierarchy \"vga_computer:my_computer\"" {  } { { "DE10_LITE_Golden_Top.v" "my_computer" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691317879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_altpll_0 vga_computer:my_computer\|vga_computer_altpll_0:altpll_0 " "Elaborating entity \"vga_computer_altpll_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\"" {  } { { "synthesis/vga_computer.v" "altpll_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691317938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_altpll_0_stdsync_sv6 vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"vga_computer_altpll_0_stdsync_sv6\" for hierarchy \"vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "stdsync2" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691317965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_altpll_0_dffpipe_l2c vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_stdsync_sv6:stdsync2\|vga_computer_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"vga_computer_altpll_0_dffpipe_l2c\" for hierarchy \"vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_stdsync_sv6:stdsync2\|vga_computer_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "dffpipe3" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691317980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_altpll_0_altpll_2h92 vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1 " "Elaborating entity \"vga_computer_altpll_0_altpll_2h92\" for hierarchy \"vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\"" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "sd1" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691318002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_jtag_uart_0 vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"vga_computer_jtag_uart_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/vga_computer.v" "jtag_uart_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691318054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_jtag_uart_0_scfifo_w vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w " "Elaborating entity \"vga_computer_jtag_uart_0_scfifo_w\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "the_vga_computer_jtag_uart_0_scfifo_w" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691318078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "wfifo" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691318544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691318554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691318556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691318556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691318556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691318556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691318556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691318556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691318556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691318556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691318556 ""}  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649691318556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691318642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691318642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691318648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691318686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691318686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691318695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691318741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691318741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691318755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691318846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691318846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691318864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691318991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691318991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691319013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691319119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691319119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_w:the_vga_computer_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691319131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_jtag_uart_0_scfifo_r vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_r:the_vga_computer_jtag_uart_0_scfifo_r " "Elaborating entity \"vga_computer_jtag_uart_0_scfifo_r\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|vga_computer_jtag_uart_0_scfifo_r:the_vga_computer_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "the_vga_computer_jtag_uart_0_scfifo_r" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691319187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "vga_computer_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691319697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691319726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691319726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691319726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691319726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691319726 ""}  } { { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649691319726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691320840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"vga_computer:my_computer\|vga_computer_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_computer_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691321072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_new_sdram_controller_0 vga_computer:my_computer\|vga_computer_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"vga_computer_new_sdram_controller_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "synthesis/vga_computer.v" "new_sdram_controller_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691321151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_new_sdram_controller_0_input_efifo_module vga_computer:my_computer\|vga_computer_new_sdram_controller_0:new_sdram_controller_0\|vga_computer_new_sdram_controller_0_input_efifo_module:the_vga_computer_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"vga_computer_new_sdram_controller_0_input_efifo_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_new_sdram_controller_0:new_sdram_controller_0\|vga_computer_new_sdram_controller_0_input_efifo_module:the_vga_computer_new_sdram_controller_0_input_efifo_module\"" {  } { { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "the_vga_computer_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691321257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"vga_computer_nios2_gen2_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\"" {  } { { "synthesis/vga_computer.v" "nios2_gen2_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691321291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0.v" "cpu" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691321365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_test_bench vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_test_bench:the_vga_computer_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_test_bench\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_test_bench:the_vga_computer_nios2_gen2_0_cpu_test_bench\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691321923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_ic_data_module vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_data_module:vga_computer_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_data_module:vga_computer_nios2_gen2_0_cpu_ic_data\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691322000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_data_module:vga_computer_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_data_module:vga_computer_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691322229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691322351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691322351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_data_module:vga_computer_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_data_module:vga_computer_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691322359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_ic_tag_module vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_tag_module:vga_computer_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_tag_module:vga_computer_nios2_gen2_0_cpu_ic_tag\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691322545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_tag_module:vga_computer_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_tag_module:vga_computer_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691322657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkc1 " "Found entity 1: altsyncram_vkc1" {  } { { "db/altsyncram_vkc1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_vkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691322778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691322778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkc1 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_tag_module:vga_computer_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated " "Elaborating entity \"altsyncram_vkc1\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_ic_tag_module:vga_computer_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691322786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_bht_module vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_bht_module:vga_computer_nios2_gen2_0_cpu_bht " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_bht_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_bht_module:vga_computer_nios2_gen2_0_cpu_bht\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_bht" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691322885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_bht_module:vga_computer_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_bht_module:vga_computer_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691322930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691323043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691323043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_bht_module:vga_computer_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_bht_module:vga_computer_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691323051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_register_bank_a_module vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_register_bank_a_module:vga_computer_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_register_bank_a_module:vga_computer_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691323142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_register_bank_a_module:vga_computer_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_register_bank_a_module:vga_computer_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691323212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691323343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691323343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_register_bank_a_module:vga_computer_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_register_bank_a_module:vga_computer_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691323351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_register_bank_b_module vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_register_bank_b_module:vga_computer_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_register_bank_b_module:vga_computer_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691323465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_mult_cell vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691323569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691323681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691323781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691323781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691323808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691324049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691324164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691324237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691324281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691324407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691324921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691324985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691325153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691325362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691325417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691325485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691325676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691326687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691326946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691326998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691327100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691327149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691327284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691327405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_dc_tag_module vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_tag_module:vga_computer_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_tag_module:vga_computer_nios2_gen2_0_cpu_dc_tag\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691332397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_tag_module:vga_computer_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_tag_module:vga_computer_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691332442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptb1 " "Found entity 1: altsyncram_ptb1" {  } { { "db/altsyncram_ptb1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_ptb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691332549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691332549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptb1 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_tag_module:vga_computer_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ptb1:auto_generated " "Elaborating entity \"altsyncram_ptb1\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_tag_module:vga_computer_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ptb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691332556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_dc_data_module vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_data_module:vga_computer_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_data_module:vga_computer_nios2_gen2_0_cpu_dc_data\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691332638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_data_module:vga_computer_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_data_module:vga_computer_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691332689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691332791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691332791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_data_module:vga_computer_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_data_module:vga_computer_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691332799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_dc_victim_module vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_victim_module:vga_computer_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_victim_module:vga_computer_nios2_gen2_0_cpu_dc_victim\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691332914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_victim_module:vga_computer_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_victim_module:vga_computer_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691332973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691333074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691333074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_victim_module:vga_computer_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_dc_victim_module:vga_computer_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_debug vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_break vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_break:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_break:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_xbrk vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_dbrk vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_td_mode vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace\|vga_computer_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_computer_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_dtrace\|vga_computer_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_computer_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_computer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_computer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691333990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_pib vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_oci_im vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_im:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_im:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_avalon_reg vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_computer_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_computer_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_nios2_ocimem vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_ocimem:the_vga_computer_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_ocimem:the_vga_computer_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_ocimem:the_vga_computer_nios2_gen2_0_cpu_nios2_ocimem\|vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_computer_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_ocimem:the_vga_computer_nios2_gen2_0_cpu_nios2_ocimem\|vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_computer_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "vga_computer_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_ocimem:the_vga_computer_nios2_gen2_0_cpu_nios2_ocimem\|vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_computer_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_ocimem:the_vga_computer_nios2_gen2_0_cpu_nios2_ocimem\|vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_computer_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691334615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691334615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_ocimem:the_vga_computer_nios2_gen2_0_cpu_nios2_ocimem\|vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_computer_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_ocimem:the_vga_computer_nios2_gen2_0_cpu_nios2_ocimem\|vga_computer_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_computer_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_debug_slave_tck vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_computer_nios2_gen2_0_cpu_debug_slave_tck:the_vga_computer_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_computer_nios2_gen2_0_cpu_debug_slave_tck:the_vga_computer_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_vga_computer_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_vga_computer_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_computer_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_computer_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v" "vga_computer_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_computer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_computer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691334989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_computer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_computer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691335025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_computer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_computer_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_computer_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691335058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_onchip_memory2_0 vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"vga_computer_onchip_memory2_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/vga_computer.v" "onchip_memory2_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691335107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691335243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/vga_computer_onchip_memory2_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691335259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vga_computer_onchip_memory2_0.hex " "Parameter \"init_file\" = \"vga_computer_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691335259 ""}  } { { "synthesis/submodules/vga_computer_onchip_memory2_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649691335259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3h1 " "Found entity 1: altsyncram_d3h1" {  } { { "db/altsyncram_d3h1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_d3h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691335377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691335377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3h1 vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_d3h1:auto_generated " "Elaborating entity \"altsyncram_d3h1\" for hierarchy \"vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_d3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691335384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691336770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691336770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_d3h1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_d3h1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_d3h1.tdf" "decode3" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_d3h1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691336780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691336866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691336866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_d3h1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"vga_computer:my_computer\|vga_computer_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_d3h1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_d3h1.tdf" "mux2" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_d3h1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691336877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_sysid_qsys_0 vga_computer:my_computer\|vga_computer_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"vga_computer_sysid_qsys_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_sysid_qsys_0:sysid_qsys_0\"" {  } { { "synthesis/vga_computer.v" "sysid_qsys_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691337963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_timer_0 vga_computer:my_computer\|vga_computer_timer_0:timer_0 " "Elaborating entity \"vga_computer_timer_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_timer_0:timer_0\"" {  } { { "synthesis/vga_computer.v" "timer_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691337996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_video_dual_clock_buffer_0 vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"vga_computer_video_dual_clock_buffer_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "synthesis/vga_computer.v" "video_dual_clock_buffer_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691338046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691338727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691338737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691338738 ""}  } { { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649691338738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d7j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_d7j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d7j1 " "Found entity 1: dcfifo_d7j1" {  } { { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691338862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691338862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d7j1 vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated " "Elaborating entity \"dcfifo_d7j1\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691338871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jra " "Found entity 1: a_gray2bin_jra" {  } { { "db/a_gray2bin_jra.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_gray2bin_jra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691338937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691338937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jra vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_jra\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691338950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g26 " "Found entity 1: a_graycounter_g26" {  } { { "db/a_graycounter_g26.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_graycounter_g26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691339059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691339059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g26 vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p " "Elaborating entity \"a_graycounter_g26\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "rdptr_g1p" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691339073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cgb " "Found entity 1: a_graycounter_cgb" {  } { { "db/a_graycounter_cgb.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_graycounter_cgb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691339152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691339152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cgb vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p " "Elaborating entity \"a_graycounter_cgb\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g1p" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691339163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f11 " "Found entity 1: altsyncram_9f11" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691339259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691339259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9f11 vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram " "Elaborating entity \"altsyncram_9f11\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\"" {  } { { "db/dcfifo_d7j1.tdf" "fifo_ram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691339273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691339329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691339329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_d7j1.tdf" "rs_dgwp" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691339342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691339393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691339393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691339421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691339504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691339504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_brp" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691339526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691339621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691339621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_dgrp" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691339638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691339695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691339695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691339715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0h5 " "Found entity 1: cmpr_0h5" {  } { { "db/cmpr_0h5.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cmpr_0h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691339816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691339816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0h5 vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_0h5\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_d7j1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691339830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691340170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691340170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_d7j1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691340185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_video_pixel_buffer_dma_0 vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"vga_computer_video_pixel_buffer_dma_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "synthesis/vga_computer.v" "video_pixel_buffer_dma_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691340327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_computer_video_pixel_buffer_dma_0.v(237) " "Verilog HDL assignment warning at vga_computer_video_pixel_buffer_dma_0.v(237): truncated value with size 32 to match size of target (16)" {  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691340329 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_computer_video_pixel_buffer_dma_0.v(238) " "Verilog HDL assignment warning at vga_computer_video_pixel_buffer_dma_0.v(238): truncated value with size 32 to match size of target (16)" {  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691340329 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_computer_video_pixel_buffer_dma_0.v(243) " "Verilog HDL assignment warning at vga_computer_video_pixel_buffer_dma_0.v(243): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691340329 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_computer_video_pixel_buffer_dma_0.v(244) " "Verilog HDL assignment warning at vga_computer_video_pixel_buffer_dma_0.v(244): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691340329 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_computer_video_pixel_buffer_dma_0.v(324) " "Verilog HDL assignment warning at vga_computer_video_pixel_buffer_dma_0.v(324): truncated value with size 32 to match size of target (9)" {  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691340333 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_computer_video_pixel_buffer_dma_0.v(338) " "Verilog HDL assignment warning at vga_computer_video_pixel_buffer_dma_0.v(338): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691340333 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691340804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691340816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691340816 ""}  } { { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649691340816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ff91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ff91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ff91 " "Found entity 1: scfifo_ff91" {  } { { "db/scfifo_ff91.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_ff91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691340926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691340926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ff91 vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated " "Elaborating entity \"scfifo_ff91\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691340938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4731 " "Found entity 1: a_dpfifo_4731" {  } { { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691341000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691341000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4731 vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo " "Elaborating entity \"a_dpfifo_4731\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\"" {  } { { "db/scfifo_ff91.tdf" "dpfifo" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_ff91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58b1 " "Found entity 1: altsyncram_58b1" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_58b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691341175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691341175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58b1 vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram " "Elaborating entity \"altsyncram_58b1\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\"" {  } { { "db/a_dpfifo_4731.tdf" "FIFOram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cmpr_a78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691341319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691341319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_4731.tdf" "almost_full_comparer" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_4731.tdf" "three_comparison" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_lka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691341470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691341470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4731.tdf" "rd_ptr_msb" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_2l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691341601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691341601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_4731.tdf" "usedw_counter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_mka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691341727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691341727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_4731.tdf" "wr_ptr" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_video_rgb_resampler_0 vga_computer:my_computer\|vga_computer_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"vga_computer_video_rgb_resampler_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "synthesis/vga_computer.v" "video_rgb_resampler_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a vga_computer_video_rgb_resampler_0.v(118) " "Verilog HDL or VHDL warning at vga_computer_video_rgb_resampler_0.v(118): object \"a\" assigned a value but never read" {  } { { "synthesis/submodules/vga_computer_video_rgb_resampler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_rgb_resampler_0.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649691341784 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_video_scaler_0 vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0 " "Elaborating entity \"vga_computer_video_scaler_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\"" {  } { { "synthesis/vga_computer.v" "video_scaler_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "synthesis/submodules/vga_computer_video_scaler_0.v" "Multiply_Height" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691341837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691341839 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691341839 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691341839 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691342238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691342251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691342251 ""}  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649691342251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2t21 " "Found entity 1: scfifo_2t21" {  } { { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691342354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691342354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2t21 vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated " "Elaborating entity \"scfifo_2t21\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691342366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lk21 " "Found entity 1: a_dpfifo_lk21" {  } { { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691342418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691342418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lk21 vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo " "Elaborating entity \"a_dpfifo_lk21\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\"" {  } { { "db/scfifo_2t21.tdf" "dpfifo" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691342431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7b1 " "Found entity 1: altsyncram_r7b1" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691342555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691342555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7b1 vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram " "Elaborating entity \"altsyncram_r7b1\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\"" {  } { { "db/a_dpfifo_lk21.tdf" "FIFOram" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691342591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c78 " "Found entity 1: cmpr_c78" {  } { { "db/cmpr_c78.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cmpr_c78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691342800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691342800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:almost_full_comparer " "Elaborating entity \"cmpr_c78\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:almost_full_comparer\"" {  } { { "db/a_dpfifo_lk21.tdf" "almost_full_comparer" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691342826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:three_comparison " "Elaborating entity \"cmpr_c78\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:three_comparison\"" {  } { { "db/a_dpfifo_lk21.tdf" "three_comparison" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691342865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691342978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691342978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_nka:rd_ptr_msb " "Elaborating entity \"cntr_nka\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_nka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lk21.tdf" "rd_ptr_msb" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691342997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4l6 " "Found entity 1: cntr_4l6" {  } { { "db/cntr_4l6.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_4l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691343125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691343125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4l6 vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter " "Elaborating entity \"cntr_4l6\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter\"" {  } { { "db/a_dpfifo_lk21.tdf" "usedw_counter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691343153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691343268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691343268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr " "Elaborating entity \"cntr_oka\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\"" {  } { { "db/a_dpfifo_lk21.tdf" "wr_ptr" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691343295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "synthesis/submodules/vga_computer_video_scaler_0.v" "Multiply_Width" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691343388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691343389 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691343392 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_video_vga_controller_0 vga_computer:my_computer\|vga_computer_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"vga_computer_video_vga_controller_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_vga_controller_0:video_vga_controller_0\"" {  } { { "synthesis/vga_computer.v" "video_vga_controller_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691343427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing vga_computer:my_computer\|vga_computer_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"vga_computer:my_computer\|vga_computer_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "synthesis/submodules/vga_computer_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691343458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691343460 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691343460 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"vga_computer_mm_interconnect_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "synthesis/vga_computer.v" "mm_interconnect_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691343490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691343990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "video_rgb_resampler_0_avalon_rgb_slave_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 2011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691344821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router:router " "Elaborating entity \"vga_computer_mm_interconnect_0_router\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router:router\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "router" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 2943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_default_decode vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router:router\|vga_computer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"vga_computer_mm_interconnect_0_router_default_decode\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router:router\|vga_computer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_001 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"vga_computer_mm_interconnect_0_router_001\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_001:router_001\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "router_001" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_001_default_decode vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_001:router_001\|vga_computer_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"vga_computer_mm_interconnect_0_router_001_default_decode\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_001:router_001\|vga_computer_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_002 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"vga_computer_mm_interconnect_0_router_002\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_002:router_002\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "router_002" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_002_default_decode vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_002:router_002\|vga_computer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"vga_computer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_002:router_002\|vga_computer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_003 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"vga_computer_mm_interconnect_0_router_003\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_003:router_003\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "router_003" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 2991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_003_default_decode vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_003:router_003\|vga_computer_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"vga_computer_mm_interconnect_0_router_003_default_decode\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_003:router_003\|vga_computer_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_004 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"vga_computer_mm_interconnect_0_router_004\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_004:router_004\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "router_004" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_004_default_decode vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_004:router_004\|vga_computer_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"vga_computer_mm_interconnect_0_router_004_default_decode\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_004:router_004\|vga_computer_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_008 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"vga_computer_mm_interconnect_0_router_008\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_008:router_008\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "router_008" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_router_008_default_decode vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_008:router_008\|vga_computer_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"vga_computer_mm_interconnect_0_router_008_default_decode\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_router_008:router_008\|vga_computer_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_cmd_demux vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"vga_computer_mm_interconnect_0_cmd_demux\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_cmd_demux_001 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"vga_computer_mm_interconnect_0_cmd_demux_001\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_cmd_demux_002 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"vga_computer_mm_interconnect_0_cmd_demux_002\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_cmd_mux vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"vga_computer_mm_interconnect_0_cmd_mux\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_cmd_mux_001 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"vga_computer_mm_interconnect_0_cmd_mux_001\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_cmd_mux_005 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"vga_computer_mm_interconnect_0_cmd_mux_005\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691345986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_rsp_demux vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"vga_computer_mm_interconnect_0_rsp_demux\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_rsp_demux_001 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"vga_computer_mm_interconnect_0_rsp_demux_001\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_rsp_demux_005 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"vga_computer_mm_interconnect_0_rsp_demux_005\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_rsp_mux vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"vga_computer_mm_interconnect_0_rsp_mux\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_rsp_mux_001 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"vga_computer_mm_interconnect_0_rsp_mux_001\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_rsp_mux_002 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"vga_computer_mm_interconnect_0_rsp_mux_002\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649691346597 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649691346598 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649691346598 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_avalon_st_adapter vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"vga_computer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 3982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|vga_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_avalon_st_adapter_001 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"vga_computer_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0.v" 4011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|vga_computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|vga_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_irq_mapper vga_computer:my_computer\|vga_computer_irq_mapper:irq_mapper " "Elaborating entity \"vga_computer_irq_mapper\" for hierarchy \"vga_computer:my_computer\|vga_computer_irq_mapper:irq_mapper\"" {  } { { "synthesis/vga_computer.v" "irq_mapper" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_avalon_st_adapter vga_computer:my_computer\|vga_computer_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"vga_computer_avalon_st_adapter\" for hierarchy \"vga_computer:my_computer\|vga_computer_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/vga_computer.v" "avalon_st_adapter" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_computer_avalon_st_adapter_channel_adapter_0 vga_computer:my_computer\|vga_computer_avalon_st_adapter:avalon_st_adapter\|vga_computer_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"vga_computer_avalon_st_adapter_channel_adapter_0\" for hierarchy \"vga_computer:my_computer\|vga_computer_avalon_st_adapter:avalon_st_adapter\|vga_computer_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "synthesis/submodules/vga_computer_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel vga_computer_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at vga_computer_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "synthesis/submodules/vga_computer_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649691346880 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_avalon_st_adapter:avalon_st_adapter|vga_computer_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 vga_computer_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at vga_computer_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "synthesis/submodules/vga_computer_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649691346880 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_avalon_st_adapter:avalon_st_adapter|vga_computer_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga_computer:my_computer\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga_computer:my_computer\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/vga_computer.v" "rst_controller" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga_computer:my_computer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga_computer:my_computer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga_computer:my_computer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga_computer:my_computer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga_computer:my_computer\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga_computer:my_computer\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesis/vga_computer.v" "rst_controller_001" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691346948 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "the_vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1649691348751 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_nios2_gen2_0:nios2_gen2_0|vga_computer_nios2_gen2_0_cpu:cpu|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci|vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_computer:my_computer\|video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"vga_computer:my_computer\|video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "synthesis/vga_computer.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649691348869 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1649691348869 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649691350186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.11.17:35:56 Progress: Loading sld1ebefb95/alt_sld_fab_wrapper_hw.tcl " "2022.04.11.17:35:56 Progress: Loading sld1ebefb95/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691356171 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691359951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691360197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691363002 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691363131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691363263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691363441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691363465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691363466 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649691364240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ebefb95/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1ebefb95/alt_sld_fab.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/ip/sld1ebefb95/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691364653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691364653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691364800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691364800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691364831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691364831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691364936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691364936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691365064 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691365064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691365064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691365170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691365170 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 69 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 99 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 129 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 159 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 189 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 219 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 249 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 399 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 429 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 459 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 489 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 519 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 549 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 699 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 729 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 759 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 789 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 819 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_9f11.tdf" 849 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 275 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368229 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1649691368229 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1649691368229 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[0\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 37 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[1\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 67 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[2\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 97 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[3\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 127 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[4\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 157 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[5\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 187 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[10\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 337 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[11\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 367 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[12\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 397 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[13\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 427 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[14\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 457 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[15\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 487 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[20\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 637 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[21\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 667 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[22\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 697 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[23\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 727 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[24\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 757 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[25\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 787 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[31\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_r7b1.tdf" 967 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/vga_computer_video_scaler_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_scaler_0.v" 177 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 330 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[0\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_58b1.tdf" 37 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 297 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[5\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_58b1.tdf" 187 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 297 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[6\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_58b1.tdf" 217 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 297 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[11\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_58b1.tdf" 367 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 297 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[17\] " "Synthesized away node \"vga_computer:my_computer\|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/altsyncram_58b1.tdf" 547 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 297 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691368241 "|DE10_LITE_Golden_Top|vga_computer:my_computer|vga_computer_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1649691368241 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1649691368241 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"vga_computer:my_computer\|vga_computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1649691371732 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1649691371732 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691375297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691375297 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691375297 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649691375297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691375578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375578 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649691375578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691375713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691375713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691375828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_mult_cell:the_vga_computer_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649691375828 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649691375828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649691375926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691375926 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1649691378314 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1649691378314 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1649691378376 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1649691378376 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1649691378376 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1649691378376 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1649691378376 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649691378406 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649691378767 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1649691378767 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 442 -1 0 } } { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "synthesis/submodules/vga_computer_new_sdram_controller_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_new_sdram_controller_0.v" 306 -1 0 } } { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 352 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/vga_computer_jtag_uart_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_jtag_uart_0.v" 398 -1 0 } } { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 7651 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 5903 -1 0 } } { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 7660 -1 0 } } { "synthesis/submodules/vga_computer_timer_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_timer_0.v" 167 -1 0 } } { "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_nios2_gen2_0_cpu.v" 5822 -1 0 } } { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649691378830 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649691378831 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649691382434 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649691382434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691382965 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "419 " "419 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649691386970 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691387387 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649691387885 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649691387885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691388308 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/output_files/vga_test.map.smsg " "Generated suppressed messages file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/output_files/vga_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691390125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649691396204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649691396204 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649691397091 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649691397091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6652 " "Implemented 6652 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649691397093 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649691397093 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1649691397093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6037 " "Implemented 6037 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649691397093 ""} { "Info" "ICUT_CUT_TM_RAMS" "418 " "Implemented 418 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649691397093 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1649691397093 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1649691397093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649691397093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649691397202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 17:36:37 2022 " "Processing ended: Mon Apr 11 17:36:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649691397202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649691397202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649691397202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691397202 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649691399372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649691399442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649691399450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 17:36:38 2022 " "Processing started: Mon Apr 11 17:36:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649691399450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649691399450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_test -c vga_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649691399450 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649691399768 ""}
{ "Info" "0" "" "Project  = vga_test" {  } {  } 0 0 "Project  = vga_test" 0 0 "Fitter" 0 0 1649691399769 ""}
{ "Info" "0" "" "Revision = vga_test" {  } {  } 0 0 "Revision = vga_test" 0 0 "Fitter" 0 0 1649691399771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649691400091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649691400092 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_test 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"vga_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649691400188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649691400245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649691400245 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|wire_pll7_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|wire_pll7_clk\[0\] port" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 6329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1649691400340 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|wire_pll7_clk\[1\] port" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 6330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1649691400340 ""}  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 6329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1649691400340 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649691400786 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649691400817 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649691401652 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 19695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649691401696 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 19697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649691401696 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 19699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649691401696 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 19701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649691401696 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649691401696 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649691401697 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649691401697 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649691401697 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649691401697 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649691401710 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649691402469 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7j1 " "Entity dcfifo_d7j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649691405100 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1649691405100 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649691405256 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/vga_computer_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'synthesis/submodules/vga_computer_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649691405273 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_computer:my_computer\|vga_computer_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] MAX10_CLK1_50 " "Register vga_computer:my_computer\|vga_computer_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649691405345 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649691405345 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649691405345 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1649691405345 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_computer\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_computer\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1649691405445 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_computer\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_computer\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1649691405445 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1649691405445 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649691405449 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649691405449 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649691405449 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1649691405449 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649691405450 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649691405450 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649691405450 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649691405450 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649691405450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649691406137 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 19679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649691406137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649691406137 ""}  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 6329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649691406137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649691406137 ""}  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 6329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649691406137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649691406137 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 18733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649691406137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 18979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649691406138 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 18818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649691406138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649691406138 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 18840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649691406138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_computer:my_computer\|vga_computer_nios2_gen2_0:nios2_gen2_0\|vga_computer_nios2_gen2_0_cpu:cpu\|vga_computer_nios2_gen2_0_cpu_nios2_oci:the_vga_computer_nios2_gen2_0_cpu_nios2_oci\|vga_computer_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_computer_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 2837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649691406138 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 6746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649691406138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_computer:my_computer\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node vga_computer:my_computer\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[8\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[7\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[6\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[5\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[4\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[3\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[2\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[1\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[0\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_oka.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter\|counter_reg_bit\[8\] " "Destination node vga_computer:my_computer\|vga_computer_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_4l6.tdf" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/db/cntr_4l6.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 1509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1649691406138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649691406138 ""}  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649691406138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649691406139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|readdata\[0\]~0 " "Destination node vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|readdata\[0\]~0" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 10890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649691406139 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649691406139 ""}  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 6360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649691406139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649691407797 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649691407810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649691407811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649691407827 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649691407865 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649691407865 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1649691407865 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649691407866 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649691407886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649691409212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649691409224 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649691409224 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649691409224 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649691409224 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649691409224 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1649691409224 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649691409224 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"vga_computer:my_computer\|vga_computer_altpll_0:altpll_0\|vga_computer_altpll_0_altpll_2h92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 150 -1 0 } } { "synthesis/submodules/vga_computer_altpll_0.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/submodules/vga_computer_altpll_0.v" 294 0 0 } } { "synthesis/vga_computer.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/synthesis/vga_computer.v" 159 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 155 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1649691409465 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649691410058 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649691410096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649691413011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649691414503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649691414616 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649691416812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649691416813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649691421027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649691424535 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649691424535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649691425455 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1649691425455 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649691425455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649691425459 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.76 " "Total time spent on timing analysis during the Fitter is 0.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649691425871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649691425938 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1649691425938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649691430417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649691430421 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1649691430421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649691434350 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649691436453 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649691437486 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649691437591 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1649691437591 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "55 " "Following 55 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649691437598 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1649691437598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/output_files/vga_test.fit.smsg " "Generated suppressed messages file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga/output_files/vga_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649691438158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5753 " "Peak virtual memory: 5753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649691440988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 17:37:20 2022 " "Processing ended: Mon Apr 11 17:37:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649691440988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649691440988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649691440988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649691440988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649691442604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649691442611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 17:37:22 2022 " "Processing started: Mon Apr 11 17:37:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649691442611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649691442611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_test -c vga_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649691442611 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Assembler" 0 -1 1649691442955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649691443374 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446208 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446210 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446212 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446214 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446214 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446216 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446218 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446220 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446223 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446226 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446229 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446229 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446232 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446234 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446237 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446240 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446243 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446246 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446248 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446251 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446254 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446257 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446259 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446261 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446263 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446266 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446270 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446272 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446274 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446276 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446278 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446280 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446283 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446285 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446287 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446290 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446292 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446294 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446296 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446298 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446302 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446304 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446306 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446309 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446311 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446314 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446316 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446318 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446320 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446322 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446324 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446326 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446328 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446330 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446332 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446334 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446336 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446338 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446340 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446342 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446344 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446346 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446348 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446352 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446355 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446358 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446361 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446364 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446366 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446368 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446370 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446372 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446374 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446376 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446378 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446380 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446382 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446384 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446385 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446387 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446389 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446391 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446393 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446395 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446397 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446399 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446401 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446403 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446405 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446407 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446409 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446411 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446413 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446415 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446417 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446419 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446421 ""}
{ "Error" "EASMRAM_ASMRAM_ERAM_PRELOAD" "" "Invalid internal configuration mode for design with memory initialization" {  } {  } 0 14703 "Invalid internal configuration mode for design with memory initialization" 0 0 "Assembler" 0 -1 1649691446423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Assembler 98 s 1  Quartus Prime " "Quartus Prime Assembler was unsuccessful. 98 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649691446832 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 11 17:37:26 2022 " "Processing ended: Mon Apr 11 17:37:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649691446832 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649691446832 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649691446832 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649691446832 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 100 s 244 s " "Quartus Prime Full Compilation was unsuccessful. 100 errors, 244 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649691447557 ""}
