[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Tue Aug 23 19:21:27 2022
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/wba_testsuite/tests/rv32ui-p-test2.vcd"
[dumpfile_mtime] "Tue Aug 23 19:20:32 2022"
[dumpfile_size] 799753
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug_core_verilator.gtkw"
[timestart] 1588
[size] 2560 1440
[pos] -1 -1
*-4.779926 1612 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.genblk1.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.control.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.processing.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.
[sst_width] 335
[signals_width] 526
[sst_expanded] 1
[sst_vpaned_height] 604
@c00200
-Testbench
@24
friscv_testbench.friscv_testbench.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.AXI_DMEM_MASK[31:0]
friscv_testbench.friscv_testbench.AXI_DMEM_W[31:0]
friscv_testbench.friscv_testbench.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.AXI_IMEM_MASK[31:0]
friscv_testbench.friscv_testbench.AXI_IMEM_W[31:0]
friscv_testbench.friscv_testbench.BOOT_ADDR[31:0]
friscv_testbench.friscv_testbench.CACHE_EN[31:0]
friscv_testbench.friscv_testbench.DCACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.DCACHE_DEPTH[31:0]
friscv_testbench.friscv_testbench.DCACHE_PREFETCH_EN[31:0]
friscv_testbench.friscv_testbench.F_EXTENSION[31:0]
friscv_testbench.friscv_testbench.ICACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.ICACHE_DEPTH[31:0]
friscv_testbench.friscv_testbench.ICACHE_PREFETCH_EN[31:0]
friscv_testbench.friscv_testbench.ILEN[31:0]
friscv_testbench.friscv_testbench.INST_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.MHART_ID[31:0]
friscv_testbench.friscv_testbench.MIN_PC[31:0]
friscv_testbench.friscv_testbench.M_EXTENSION[31:0]
friscv_testbench.friscv_testbench.PROCESSING_BUS_PIPELINE[31:0]
friscv_testbench.friscv_testbench.PROCESSING_QUEUE_DEPTH[31:0]
friscv_testbench.friscv_testbench.RV32E[31:0]
friscv_testbench.friscv_testbench.TB_CHOICE[63:0]
friscv_testbench.friscv_testbench.TIMEOUT[31:0]
friscv_testbench.friscv_testbench.XLEN[31:0]
@22
friscv_testbench.friscv_testbench.TIMEOUT[31:0]
friscv_testbench.friscv_testbench.timer[31:0]
@1401200
-Testbench
@200
-
@c00200
-AXI4-lite RAM
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_arready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_awready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_wready
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_bready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_bvalid
@200
-
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.ADDR_WIDTH[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.DATA_WIDTH[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.PASS_THRU[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.aclk
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.aresetn
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.data_fifo[39:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.data_in[39:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.data_out[39:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.empty
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.empty_flag
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.flush
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.full
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.pass_thru
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.pull
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.push
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.rdptr[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.srst
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.wr_en
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p2_archannel_fifo.wrptr[3:0]
@200
-
@1401200
-AXI4-lite RAM
@200
-
@c00200
-iCache
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_arready
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rresp[1:0]
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rvalid
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.ctrl_rready
@200
-
@28
[color] 1
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.fifo_full_if
[color] 1
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.fifo_empty_if
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.fifo_empty_mf
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.fifo_full_mf
@200
-
@28
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_loading
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_miss
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_hit
@200
-
@28
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.seq[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.pull_addr_if
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.pull_addr_mf
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_ren
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.cache_raddr[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_arready
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.fetcher.memctrl_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_arready
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rlast
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rready
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.icache_rvalid
@800200
-iCache Blocks
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.CACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.CACHE_DEPTH[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.FULL_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.ILEN[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.INDEX_IX[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.INDEX_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.NB_INST_PER_BLK[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.OFFSET_IX[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.OFFSET_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.TAG_IX[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.TAG_W[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.aclk
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_ren
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_hit
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_miss
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_raddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_rblock[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_rindex[8:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_roffset[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_rset
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_rtag[18:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.flush
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_wen
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_waddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_wblock[147:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_wdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_windex[8:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_wstrb[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.p1_wtag[18:0]
@200
-
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.rblock_set
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.rindex[8:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.rblock_tag[18:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.rblock_data[127:0]
@200
-
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.wen
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.wstrb[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.wstrb_ext[15:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.windex[8:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.wtag[18:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.cache_blocks.wdata[127:0]
@1000200
-iCache Blocks
@800200
-memctrl
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.ADDR_LSB_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.AXI_ID_MASK[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.CACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.CACHE_DEPTH[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.DATA_RATIO[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.ILEN[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.RW_MODE[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.XLEN[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.erase_wen
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.erase_addr[32:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.flushing
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arburst[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arcache[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arid[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arlen[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arlock[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arqos[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arready
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arregion[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arsize[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_arvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_rlast
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_rready
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.mem_ctrl.mem_rvalid
@1000200
-memctrl
@1401200
-iCache
@200
-
@c00200
-Control
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.aclk
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.cfsm[3:0]
@200
-
@800200
-axi4-lite
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.flush_reqs
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.arready
friscv_testbench.friscv_testbench.genblk1.dut.control.arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.rready
friscv_testbench.friscv_testbench.genblk1.dut.control.rvalid
@1000200
-axi4-lite
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.fifo_empty
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.pull_inst
@22
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.traps[4:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_reg[31:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.control.instruction[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.pc[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_auipc[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_auipc_saved[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_branching[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_jal[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_jal_saved[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_jalr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.pc_plus4[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.jump_branch
friscv_testbench.friscv_testbench.genblk1.dut.control.jal
friscv_testbench.friscv_testbench.genblk1.dut.control.jalr
friscv_testbench.friscv_testbench.genblk1.dut.control.lui
friscv_testbench.friscv_testbench.genblk1.dut.control.fence[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.sys[5:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.cant_jump
friscv_testbench.friscv_testbench.genblk1.dut.control.cant_lui_auipc
friscv_testbench.friscv_testbench.genblk1.dut.control.cant_process
friscv_testbench.friscv_testbench.genblk1.dut.control.cant_sys
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.csr_ready
friscv_testbench.friscv_testbench.genblk1.dut.control.proc_busy
friscv_testbench.friscv_testbench.genblk1.dut.control.proc_ready
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.mtvec[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.mcause[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.mstatus[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.mtval[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.control.mepc[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.dec_error
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.control.traps[4:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.inst_dec_error
friscv_testbench.friscv_testbench.genblk1.dut.control.load_misaligned
friscv_testbench.friscv_testbench.genblk1.dut.control.store_misaligned
friscv_testbench.friscv_testbench.genblk1.dut.control.wfi_not_allowed
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.control.async_trap_occuring
friscv_testbench.friscv_testbench.genblk1.dut.control.sync_trap_occuring
friscv_testbench.friscv_testbench.genblk1.dut.control.trap_occuring
@200
-
@1401200
-Control
@200
-
@c00200
-processing
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.alu_ready
friscv_testbench.friscv_testbench.genblk1.dut.processing.m_ready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy_ready
friscv_testbench.friscv_testbench.genblk1.dut.processing.proc_busy
@1401200
-processing
@c00200
-dCache
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.AXI_ID_MASK[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.CACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.CACHE_DEPTH[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.CACHE_PREFETCH_EN[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.ILEN[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.XLEN[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.aclk
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.aresetn
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.cache_loading
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arburst[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arcache[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arid[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arlen[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arlock[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arqos[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arready
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arregion[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arsize[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_arvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awaddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awburst[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awcache[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awid[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awlen[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awlock[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awqos[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awready
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awregion[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awsize[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_awvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_bready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_bvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_rlast
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_rready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_rvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_wlast
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.dcache_wvalid
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.fetcher_cache_hit
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.fetcher_cache_miss
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.fetcher_cache_raddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.fetcher_cache_rdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.fetcher_cache_ren
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.flushing
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_arready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_arvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_awready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_awvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_bready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_bvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_cache_waddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_cache_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_cache_wen
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memctrl_wvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_arready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_arvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_awready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_awvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_bready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_bvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_rready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_rvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.memfy_wvalid
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pending_rd
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pending_wr
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher_cache_hit
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher_cache_miss
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher_cache_raddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher_cache_rdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher_cache_ren
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher_cache_waddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher_cache_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher_cache_wen
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher_cache_wstrb[3:0]
@1401200
-dCache
@200
-
@c00200
-Memfy
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.memfy_instbus[85:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.memfy_ready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.memfy_valid
@200
-
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.aresetn
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.arprot[2:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.arready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rresp[1:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awprot[2:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.bready
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.bresp[1:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.bvalid
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.memfy_pending_read
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.waiting_rd_cpl
friscv_testbench.friscv_testbench.genblk1.dut.processing.memfy.waiting_wr_cpl
@200
-
-
@1401200
-Memfy
@200
-
@c00200
-ISA regs
@22
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x1_ra[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x2_sp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x3_gp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x4_tp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x5_t0[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x6_t1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x7_t2[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x8_s0_fp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x9_s1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x10_a0[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x11_a1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x12_a2[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x13_a3[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x14_a4[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x15_a5[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x16_a6[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x17_a7[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x18_s2[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x19_s3[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x20_s4[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x21_s5[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x22_s6[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x23_s7[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x24_s8[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x25_s9[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x26_s10[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x27_s11[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x28_t3[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x29_t4[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x30_t5[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.isa_registers.x31_t6[31:0]
@1401200
-ISA regs
@c00200
-dCache Pusher
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.AXI_ID_MASK[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.CACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.DATA_RATIO[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.ILEN[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.OFFSET_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.XLEN[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.aclk
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.pending_rd
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.pending_wr
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_awready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_wdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_wstrb[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_wstrb_r[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_wready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_bready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_bvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.cache_ren
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.cache_raddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.cache_hit
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.cache_miss
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.cache_wen
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.cache_waddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.wait_data_channel
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.mst_wdata_r[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.cache_wdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.cache_wstrb[3:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.addr_fifo_empty
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.addr_fifo_full
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.data_fifo_empty
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.data_fifo_full
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_awready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_wdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_wready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_bready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.pusher.memctrl_bvalid
@1401200
-dCache POusher
@200
-
@c00200
-dCache MemCtrl
@24
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.ADDR_LSB_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.AXI_ID_MASK[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.CACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.CACHE_DEPTH[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.DATA_RATIO[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.ILEN[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.MAX_CACHE_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.RW_MODE[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.XLEN[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_arready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_awready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_bready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mst_bvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arburst[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arcache[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arid[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arlen[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arlock[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arqos[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arready
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arregion[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arsize[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_rlast
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_rready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awaddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awburst[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awcache[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awid[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awlen[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awlock[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awqos[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awready
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awregion[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awsize[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_wlast
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_bready
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.DCACHE_ON.dcache.mem_ctrl.mem_bvalid
@1401200
-dCache MemCtrl
[pattern_trace] 1
[pattern_trace] 0
