#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 26 11:26:29 2021
# Process ID: 1528
# Current directory: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12888 C:\Users\James Kibii\OneDrive\Dokumente\Vivado\DSP_Filter_Testbench\DSP_Filter_Testbench.xpr
# Log file: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/vivado.log
# Journal file: C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 857.219 ; gain = 97.242
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'my_Filter_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj my_Filter_Testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto da6ec63ac6bf47c19fdc6766b7df274c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_Filter_Testbench_behav xil_defaultlib.my_Filter_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 25 for port A_IN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 48 for port C_IN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v:48]
WARNING: [VRFC 10-278] actual bit length 25 differs from formal bit length 30 for port A [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEA1 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEA2 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEAD [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEALUMODE [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEB1 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEB2 [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:102]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEC [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CECARRYIN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CECTRL [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CED [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEINMODE [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEM [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CEP [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:109]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTA [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTALLCARRYIN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTALUMODE [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTB [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTC [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTCTRL [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTD [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTINMODE [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTM [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RSTP [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_DSP.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 25 for port A_IN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 25 for port A_IN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 25 for port A_IN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 25 for port A_IN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v:78]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 25 for port A_IN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 25 for port A_IN [C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs/sources_1/new/my_Filter.v:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_Filter_Testbench_behav -key {Behavioral:sim_1:Functional:my_Filter_Testbench} -tclbatch {my_Filter_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source my_Filter_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_Filter_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 908.805 ; gain = 28.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 26 14:09:28 2021...
