%TF.GenerationSoftware,KiCad,Pcbnew,9.0.7*%
%TF.CreationDate,2026-02-08T20:50:15-05:00*%
%TF.ProjectId,esp32-c3,65737033-322d-4633-932e-6b696361645f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.7) date 2026-02-08 20:50:15*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.062500X-0.375000X-0.062500X0.375000X-0.062500X0.375000X0.062500X-0.375000X0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.062500X-0.062500X-0.375000X0.062500X-0.375000X0.062500X0.375000X-0.062500X0.375000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD12R,3.450000X3.450000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,LNA_IN*%
%TO.N,unconnected-(U1-LNA_IN-Pad1)*%
X148125000Y-97500000D03*
%TO.P,U1,2,VDD3P3*%
%TO.N,Net-(U1-VDD3P3-Pad2)*%
X148125000Y-98000000D03*
%TO.P,U1,3,VDD3P3*%
X148125000Y-98500000D03*
%TO.P,U1,4,XTAL_32K_P/ADC1_CH0*%
%TO.N,unconnected-(U1-XTAL_32K_P{slash}ADC1_CH0-Pad4)*%
X148125000Y-99000000D03*
%TO.P,U1,5,XTAL_32K_N/ADC1_CH1*%
%TO.N,unconnected-(U1-XTAL_32K_N{slash}ADC1_CH1-Pad5)*%
X148125000Y-99500000D03*
%TO.P,U1,6,GPIO2/ADC1_CH2*%
%TO.N,unconnected-(U1-GPIO2{slash}ADC1_CH2-Pad6)*%
X148125000Y-100000000D03*
%TO.P,U1,7,CHIP_EN*%
%TO.N,unconnected-(U1-CHIP_EN-Pad7)*%
X148125000Y-100500000D03*
%TO.P,U1,8,GPIO3/ADC1_CH3*%
%TO.N,unconnected-(U1-GPIO3{slash}ADC1_CH3-Pad8)*%
X148125000Y-101000000D03*
D11*
%TO.P,U1,9,MTMS/GPIO4/ADC1_CH4*%
%TO.N,unconnected-(U1-MTMS{slash}GPIO4{slash}ADC1_CH4-Pad9)*%
X148812500Y-101687500D03*
%TO.P,U1,10,MTDI/GPIO5/ADC2_CH0*%
%TO.N,unconnected-(U1-MTDI{slash}GPIO5{slash}ADC2_CH0-Pad10)*%
X149312500Y-101687500D03*
%TO.P,U1,11,VDD3P3_RTC*%
%TO.N,unconnected-(U1-VDD3P3_RTC-Pad11)*%
X149812500Y-101687500D03*
%TO.P,U1,12,MTCK/GPIO6*%
%TO.N,unconnected-(U1-MTCK{slash}GPIO6-Pad12)*%
X150312500Y-101687500D03*
%TO.P,U1,13,MTDO/GPIO7*%
%TO.N,unconnected-(U1-MTDO{slash}GPIO7-Pad13)*%
X150812500Y-101687500D03*
%TO.P,U1,14,GPIO8*%
%TO.N,unconnected-(U1-GPIO8-Pad14)*%
X151312500Y-101687500D03*
%TO.P,U1,15,GPIO9/BOOT*%
%TO.N,unconnected-(U1-GPIO9{slash}BOOT-Pad15)*%
X151812500Y-101687500D03*
%TO.P,U1,16,GPIO10*%
%TO.N,unconnected-(U1-GPIO10-Pad16)*%
X152312500Y-101687500D03*
D10*
%TO.P,U1,17,VDD3P3_CPU*%
%TO.N,unconnected-(U1-VDD3P3_CPU-Pad17)*%
X153000000Y-101000000D03*
%TO.P,U1,18,VDD_SPI/GPIO11*%
%TO.N,unconnected-(U1-VDD_SPI{slash}GPIO11-Pad18)*%
X153000000Y-100500000D03*
%TO.P,U1,19,SPIHD/GPIO12*%
%TO.N,unconnected-(U1-SPIHD{slash}GPIO12-Pad19)*%
X153000000Y-100000000D03*
%TO.P,U1,20,SPIWP/GPIO13*%
%TO.N,unconnected-(U1-SPIWP{slash}GPIO13-Pad20)*%
X153000000Y-99500000D03*
%TO.P,U1,21,SPICS0/GPIO14*%
%TO.N,unconnected-(U1-SPICS0{slash}GPIO14-Pad21)*%
X153000000Y-99000000D03*
%TO.P,U1,22,SPICLK/GPIO15*%
%TO.N,unconnected-(U1-SPICLK{slash}GPIO15-Pad22)*%
X153000000Y-98500000D03*
%TO.P,U1,23,SPID/GPIO16*%
%TO.N,unconnected-(U1-SPID{slash}GPIO16-Pad23)*%
X153000000Y-98000000D03*
%TO.P,U1,24,SPIQ/GPIO17*%
%TO.N,unconnected-(U1-SPIQ{slash}GPIO17-Pad24)*%
X153000000Y-97500000D03*
D11*
%TO.P,U1,25,GPIO18/USB_D-*%
%TO.N,unconnected-(U1-GPIO18{slash}USB_D--Pad25)*%
X152312500Y-96812500D03*
%TO.P,U1,26,GPIO19/USB_D+*%
%TO.N,unconnected-(U1-GPIO19{slash}USB_D+-Pad26)*%
X151812500Y-96812500D03*
%TO.P,U1,27,U0RXD/GPIO20*%
%TO.N,unconnected-(U1-U0RXD{slash}GPIO20-Pad27)*%
X151312500Y-96812500D03*
%TO.P,U1,28,U0TXD/GPIO21*%
%TO.N,unconnected-(U1-U0TXD{slash}GPIO21-Pad28)*%
X150812500Y-96812500D03*
%TO.P,U1,29,XTAL_N*%
%TO.N,unconnected-(U1-XTAL_N-Pad29)*%
X150312500Y-96812500D03*
%TO.P,U1,30,XTAL_P*%
%TO.N,unconnected-(U1-XTAL_P-Pad30)*%
X149812500Y-96812500D03*
%TO.P,U1,31,VDDA*%
%TO.N,Net-(U1-VDDA-Pad31)*%
X149312500Y-96812500D03*
%TO.P,U1,32,VDDA*%
X148812500Y-96812500D03*
D12*
%TO.P,U1,33,GND*%
%TO.N,unconnected-(U1-GND-Pad33)*%
X150562500Y-99250000D03*
%TD*%
M02*
