*******************************************************************

  Device    [CLMA]

  Author    [tangqiang]

  Abstract  [The symbol definition. This will be the shape for CLMA in GUI for 
             logic view of the device. The config_ports are not shown in this view]

  Revision History:

********************************************************************************/
symbol logsym of CLMA // pragma PAP_ARC_COLOR="128:64:106"
{
    // The bounding box
    generate ( 80 # 200 );

    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 200 ]  <  
                               
                               CLK  @[ ,2+18],
                               RS   @[ ,4+18],
                               CE   @[ ,6+18],

                               M0   @[ ,10+38],
                               A0   @[ ,12+38],
                               A1   @[ ,14+38],
                               A2   @[ ,16+38],
                               A3   @[ ,18+38],
                               A4   @[ ,20+38],
                               AD   @[ ,22+38],

                               M1   @[ ,26+58],
                               B0   @[ ,28+58],
                               B1   @[ ,30+58],
                               B2   @[ ,32+58],
                               B3   @[ ,34+58],
                               B4   @[ ,36+58],
                               BD   @[ ,38+58],

                               M2   @[ ,42+78],
                               C0   @[ ,44+78],
                               C1   @[ ,46+78],
                               C2   @[ ,48+78],
                               C3   @[ ,50+78],
                               C4   @[ ,52+78],
                               CD   @[ ,54+78],

                               M3   @[ ,58+98],
                               D0   @[ ,60+98],
                               D1   @[ ,62+98],
                               D2   @[ ,64+98],
                               D3   @[ ,66+98],
                               D4   @[ ,68+98],
                               DD   @[ ,70+98]
                            >

              ->  [ 80, ]   < 
                               COUT      @[10, ],
                               CEOUT     @[30, ],
                               RSOUT     @[50, ],
                               SHIFTOUT  @[70, ]
                            >

              ->  [ , 0]    <  
                               L7IN      @[ ,80],              
                               CLKOUT    @[ ,66],
                               L7OUT     @[ ,62],                               
                               Y6CD      @[ ,60],
                               Y6AB      @[ ,58],
                               Q3        @[ ,56],
                               Q2        @[ ,54],
                               Q1        @[ ,52],
                               Q0        @[ ,50],
                               Y3        @[ ,48],
                               Y2        @[ ,46],
                               Y1        @[ ,44],
                               Y0        @[ ,42]
                            >

              ->  [ 0, ]    <  
                               CIN       @[10, ],
                               CEIN      @[30, ],
                               RSIN      @[50, ],
                               SHIFTIN   @[70, ]
                            >;

}; // end of symbol logsym_0 of CLMA

/*******************************************************************************

  Device    [CLMA]

  Author    [tangqiang]

  Abstract  [The schematic for CLMA]

  Revision History:

********************************************************************************/
schematic schm of CLMA
{
    // The bounding box
    generate ( 44*8 # 35*8 );

    //
    // Layout all symbols. 
    // 
    // Currently, the size of instance is made the same as its symbol
    // definition. This is becasue that the port location in symbol definition has been nicely
    // aligned. If no size is specified, the relative location of ports is preserved.
    //
    device RSPOLMUX ( symbol logsym ) RSPOLMUX
        @[4*8-5,3*8-3]; 

    device CEPOLMUX ( symbol logsym ) CEPOLMUX
        @[4*8+6,2*8-2];

    device CLKPOLMUX ( symbol logsym ) CLKPOLMUX
        @[6*8+1,1*8];   

    device FGA ( symbol logsym ) FGA
        @[11*8+2,5*8+1];

    device FGA ( symbol logsym ) FGB
        @[11*8+2,12*8+5]; 
 
    device FGA ( symbol logsym ) FGC
        @[11*8+2,20*8+6]; 
        
    device FGA ( symbol logsym ) FGD
        @[11*8+2,27*8+6];        
 
    device L6ABMUX ( symbol logsym ) L6ABMUX
        @[17*8+6,12*8+6];     

    device L6CDMUX ( symbol logsym ) L6CDMUX
        @[17*8+6,28*8]; 
    
    device L7MUX ( symbol logsym ) L7MUX
        @[21*8,17*8];     
    
    device L8MUX ( symbol logsym ) L8MUX
        @[21*8,32*8];         
    
    unsigned int pin_offset;        
    // The Y-location of Y0MUX aligns with the output of FGA
    pin_offset = <pin Z of <instance FGA>>#-;

    device Y0MUX ( symbol logsym ) Y0MUX
        @[26*8, pin_offset-8];

    device ABPMUX ( symbol logsym ) ABPMUX
        @[26*8,10*8+6]; 
        
    pin_offset = <pin Z of <instance L7MUX>>#-;    
        
    device Y1MUX ( symbol logsym ) Y1MUX
        @[26*8, pin_offset-12];
        
    device Y2MUX ( symbol logsym ) Y2MUX
        @[26*8, 21*8];        
                       
    device CDPMUX ( symbol logsym ) CDPMUX
        @[26*8,26*8]; 

    pin_offset = <pin Z of <instance L8MUX>>#-;    
        
    device Y3MUX ( symbol logsym ) Y3MUX
        @[26*8, pin_offset-12];

    device Q0MUX ( symbol logsym ) Q0MUX
        @[29*8, 5*8];

    pin_offset = <pin Z of <instance ABPMUX>>#-;    

    device QABMUX ( symbol logsym ) QABMUX
        @[29*8, pin_offset-4];
    
    device Q1MUX ( symbol logsym ) Q1MUX
        @[29*8, 15*8];    

    device Q2MUX ( symbol logsym ) Q2MUX
        @[29*8, 19*8+6];    

    pin_offset = <pin Z of <instance CDPMUX>>#-;    

    device QCDMUX ( symbol logsym ) QCDMUX
        @[29*8, pin_offset-4];
        
    device Q3MUX ( symbol logsym ) Q3MUX
        @[29*8, 30*8];         
        
    device RSMUX ( symbol logsym ) RSMUX
        @[30*8-2, 4*8+2];  

    device CEMUX ( symbol logsym ) CEMUX
        @[31*8+1, 3*8];  

    pin_offset = <pin Z of <instance Q0MUX>>#-;    

    device FF ( symbol logsym ) FF0
        @[34*8, pin_offset-12];

    pin_offset = <pin Z of <instance QABMUX>>#-;    

    device FF ( symbol logsym ) FFAB
        @[34*8, pin_offset-12];

    pin_offset = <pin Z of <instance Q1MUX>>#-;    

    device FF ( symbol logsym ) FF1
        @[34*8, pin_offset-12];

    pin_offset = <pin Z of <instance Q2MUX>>#-;    

    device FF ( symbol logsym ) FF2
        @[34*8, pin_offset-12];

    pin_offset = <pin Z of <instance QCDMUX>>#-;    

    device FF ( symbol logsym ) FFCD
        @[34*8, pin_offset-12];

    pin_offset = <pin Z of <instance Q3MUX>>#-;    

    device FF ( symbol logsym ) FF3
        @[34*8, pin_offset-12];


    //
    // All device has been drawn. Now map the graphical object to the corresponding object
    // in the logic structure netlist
    //
    map (
            <instance RSPOLMUX>    => <instance RSPOLMUX    of device CLMA (structure netlist)> ,
            <instance CEPOLMUX>    => <instance CEPOLMUX    of device CLMA (structure netlist)> ,
            <instance CLKPOLMUX>   => <instance CLKPOLMUX   of device CLMA (structure netlist)> ,
            <instance FGA>         => <instance FGA         of device CLMA (structure netlist)> ,
            <instance FGB>         => <instance FGB         of device CLMA (structure netlist)> ,
            <instance FGC>         => <instance FGC         of device CLMA (structure netlist)> ,
            <instance FGD>         => <instance FGD         of device CLMA (structure netlist)> ,
            <instance L6ABMUX>     => <instance L6ABMUX     of device CLMA (structure netlist)> ,
            <instance L6CDMUX>     => <instance L6CDMUX     of device CLMA (structure netlist)> ,
            <instance L7MUX>       => <instance L7MUX       of device CLMA (structure netlist)> ,
            <instance L8MUX>       => <instance L8MUX       of device CLMA (structure netlist)> ,
            <instance Y0MUX>       => <instance Y0MUX       of device CLMA (structure netlist)> ,
            <instance ABPMUX>      => <instance ABPMUX      of device CLMA (structure netlist)> ,
            <instance Y1MUX>       => <instance Y1MUX       of device CLMA (structure netlist)> ,
            <instance Y2MUX>       => <instance Y2MUX       of device CLMA (structure netlist)> ,
            <instance CDPMUX>      => <instance CDPMUX      of device CLMA (structure netlist)> ,            
            <instance Y3MUX>       => <instance Y3MUX       of device CLMA (structure netlist)> ,
            <instance Q0MUX>       => <instance Q0MUX       of device CLMA (structure netlist)> ,
            <instance QABMUX>      => <instance QABMUX      of device CLMA (structure netlist)> ,
            <instance Q1MUX>       => <instance Q1MUX       of device CLMA (structure netlist)> ,
            <instance Q2MUX>       => <instance Q2MUX       of device CLMA (structure netlist)> ,
            <instance QCDMUX>      => <instance QCDMUX      of device CLMA (structure netlist)> ,            
            <instance Q3MUX>       => <instance Q3MUX       of device CLMA (structure netlist)> ,            
            <instance RSMUX>       => <instance RSMUX       of device CLMA (structure netlist)> ,            
            <instance CEMUX>       => <instance CEMUX       of device CLMA (structure netlist)> ,             
            <instance FF0>         => <instance FF0         of device CLMA (structure netlist)> ,
            <instance FFAB>        => <instance FFAB        of device CLMA (structure netlist)> ,
            <instance FF1>         => <instance FF1         of device CLMA (structure netlist)> ,
            <instance FF2>         => <instance FF2         of device CLMA (structure netlist)> ,
            <instance FFCD>        => <instance FFCD        of device CLMA (structure netlist)> ,            
            <instance FF3>         => <instance FF3         of device CLMA (structure netlist)>           
        );


    //
    // Layout all ports. 
    // 
    // Since ports drive or are driven by pins of symbol instance, derive the port
    // location from those pins
    //
    pin_offset = <pin CLK of <instance CLKPOLMUX>>#-;
    port CLK @[2*8+2,pin_offset-1];

    pin_offset = <pin CE of <instance CEPOLMUX>>#-;
    port CE  @[2*8+2,pin_offset-1];

    pin_offset = <pin RS of <instance RSPOLMUX>>#-;
    port RS  @[2*8+2,pin_offset-1];

    port M2  @[2*8+2,3*8+6];
    port M0  @[2*8+2,4*8+2];

    // The Y-loc of FGA's and FGB's are aligned with corresponding inputs of LUTs
    port A0  @[2*8+2, <pin A0 of <instance FGA>>#-];
    port A1  @[2*8+2, <pin A1 of <instance FGA>>#-];
    port A2  @[2*8+2, <pin A2 of <instance FGA>>#-];
    port A3  @[2*8+2, <pin A3 of <instance FGA>>#-];
    port A4  @[2*8+2, <pin A4 of <instance FGA>>#-];
    port AD  @[2*8+2, <pin A5 of <instance FGA>>#-];

    port B0  @[2*8+2, <pin A0 of <instance FGB>>#-];
    port B1  @[2*8+2, <pin A1 of <instance FGB>>#-];
    port B2  @[2*8+2, <pin A2 of <instance FGB>>#-];
    port B3  @[2*8+2, <pin A3 of <instance FGB>>#-];
    port B4  @[2*8+2, <pin A4 of <instance FGB>>#-];
    port BD  @[2*8+2, <pin A5 of <instance FGB>>#-];
    
    port M3  @[2*8+2,19*8+6];
    port M1  @[2*8+2,<pin M1 of <instance Q2MUX>>#-];    
    
    port C0  @[2*8+2, <pin A0 of <instance FGC>>#-];
    port C1  @[2*8+2, <pin A1 of <instance FGC>>#-];
    port C2  @[2*8+2, <pin A2 of <instance FGC>>#-];
    port C3  @[2*8+2, <pin A3 of <instance FGC>>#-];
    port C4  @[2*8+2, <pin A4 of <instance FGC>>#-];
    port CD  @[2*8+2, <pin A5 of <instance FGC>>#-];    
    
    
    port D0  @[2*8+2, <pin A0 of <instance FGD>>#-];
    port D1  @[2*8+2, <pin A1 of <instance FGD>>#-];
    port D2  @[2*8+2, <pin A2 of <instance FGD>>#-];
    port D3  @[2*8+2, <pin A3 of <instance FGD>>#-];
    port D4  @[2*8+2, <pin A4 of <instance FGD>>#-];
    port DD  @[2*8+2, <pin A5 of <instance FGD>>#-];    
    
    port CIN      @[<pin CIN of <instance FGA>>#|, 6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    
    port L7OUT    @[22*8+2, 6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    
    port SHIFTIN  @[28*8,  6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    
    port RSIN     @[<pin RSIN of <instance RSMUX>>#|, 6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    
    port CEIN     @[<pin CEIN of <instance CEMUX>>#|, 6]; // pragma PAP_UI_ORIENTATION="SOUTH"
    


    port CLKOUT   @[42*8+4, <pin Y of <instance CLKPOLMUX>>#-];     
    
    port Q0   @[42*8+4, <pin Q of <instance FF0>>#-]; 

    port Y0   @[42*8+4, <pin Z of <instance Y0MUX>>#-];

    port Y6AB @[42*8+4, <pin Z of <instance L6ABMUX>>#-];
    
    port Q1   @[42*8+4, <pin Q of <instance FF1>>#-]; 

    port Y1   @[42*8+4, <pin Z of <instance Y1MUX>>#-];    
    
    port Q2   @[42*8+4, <pin Q of <instance FF2>>#-]; 

    port Y2   @[42*8+4, <pin Z of <instance Y2MUX>>#-];   
    
    port Y6CD @[42*8+4, <pin Z of <instance L6CDMUX>>#-];    
    
    port Q3   @[42*8+4, <pin Q of <instance FF3>>#-]; 

    port Y3   @[42*8+4, <pin Z of <instance Y3MUX>>#-];   
    
    port COUT @[<pin COUT of <instance FGD>>#|, 34*8]; // pragma PAP_UI_ORIENTATION="NORTH"           

    port L7IN @[20*8, 34*8]; // pragma PAP_UI_ORIENTATION="NORTH"
    
    port RSOUT @[<pin Y of <instance RSMUX>>#|, 34*8]; // pragma PAP_UI_ORIENTATION="NORTH"           
    
    port CEOUT @[<pin Y of <instance CEMUX>>#|, 34*8]; // pragma PAP_UI_ORIENTATION="NORTH"               
    
    port SHIFTOUT  @[37*8, 34*8]; // pragma PAP_UI_ORIENTATION="NORTH" 
    


    // DEBUG
    // breakpoint();    

    //
    // Layout all lines (wires in the logic netlist)
    //
    // The name of line is preceeded with "ln"
    //
    line lnCLK
        <port CLK> -> [(<instance CLKPOLMUX>#|)-4, ],   
    
        [(<instance CLKPOLMUX>#|)-4, <port CLK>#-] ->
        [ , <pin CLK of <instance CLKPOLMUX>>#-] ->
        <pin CLK of <instance CLKPOLMUX>>,
        
        [(<instance CLKPOLMUX>#|)-4, <port CLK>#-] ->
        [ , <pin CLK_B of <instance CLKPOLMUX>>#-] ->
        <pin CLK_B of <instance CLKPOLMUX>>;        
    
    line lnCE
        <port CE> -> [(<instance CEPOLMUX>#|)-4, ],   
    
        [(<instance CEPOLMUX>#|)-4, <port CE>#-] ->
        [ , <pin CE of <instance CEPOLMUX>>#-] ->
        <pin CE of <instance CEPOLMUX>>,
        
        [(<instance CEPOLMUX>#|)-4, <port CE>#-] ->
        [ , <pin CE_B of <instance CEPOLMUX>>#-] ->
        <pin CE_B of <instance CEPOLMUX>>;      
    
    line lnRS
        <port RS> -> [(<instance RSPOLMUX>#|)-4, ],   
    
        [(<instance RSPOLMUX>#|)-4, <port RS>#-] ->
        [ , <pin RS of <instance RSPOLMUX>>#-] ->
        <pin RS of <instance RSPOLMUX>>,
        
        [(<instance RSPOLMUX>#|)-4, <port RS>#-] ->
        [ , <pin RS_B of <instance RSPOLMUX>>#-] ->
        <pin RS_B of <instance RSPOLMUX>>;      
    
    line lnM2
        <port M2> -> [<pin SEL of <instance L7MUX>>#|, ] ->
        [,<pin M2 of <instance Q1MUX>>#-]->
        <pin SEL of <instance L7MUX>>,
        
        [<pin SEL of <instance L7MUX>>#|,<pin M2 of <instance Q1MUX>>#-]->        
        <pin M2 of <instance Q1MUX>>;
    
    line lnM0
        <port M0> -> [<pin SEL of <instance L6ABMUX>>#|, ] ->
        [ ,<pin M0 of <instance Q0MUX>>#-]->
        <pin SEL of <instance L6ABMUX>>,
        
        [<pin SEL of <instance L6ABMUX>>#|,<pin M0 of <instance Q0MUX>>#-] ->
        <pin M0 of <instance Q0MUX>>;

    line lnA0
        <port A0> -> <pin A0 of<instance FGA>>;
     
    line lnA1
        <port A1> -> <pin A1 of<instance FGA>>;    

    line lnA2
        <port A2> -> <pin A2 of<instance FGA>>;  
        
    line lnA3
        <port A3> -> <pin A3 of<instance FGA>>;            
        
    line lnA4
        <port A4> -> <pin A4 of<instance FGA>>;            
        
    line lnAD
        <port AD> -> [9*8, ] -> <pin A5 of<instance FGA>>,
        
        [9*8, <port AD>#-] -> 
        [ ,<pin AD of <instance ABPMUX>>#-] ->
        <pin AD of <instance ABPMUX>>;         
        
    line lnB0
        <port B0> -> <pin A0 of<instance FGB>>;
     
    line lnB1
        <port B1> -> <pin A1 of<instance FGB>>;    

    line lnB2
        <port B2> -> <pin A2 of<instance FGB>>;  
        
    line lnB3
        <port B3> -> <pin A3 of<instance FGB>>;            
        
    line lnB4
        <port B4> -> <pin A4 of<instance FGB>>;            
        
    line lnBD
        <port BD> -> [9*8, ] -> <pin A5 of<instance FGB>>,
        
        [9*8, <port BD>#-] -> 
        [ ,<pin BD of <instance ABPMUX>>#-] ->
        <pin BD of <instance ABPMUX>>;                 
                        
    line lnM3 
        <port M3> -> 
        [<pin SEL of <instance L8MUX>>#|, ] ->
       [ ,<pin M3 of <instance Q3MUX>>#-]->
        <pin SEL of <instance L8MUX>>,   
        
       [<pin SEL of <instance L8MUX>>#|,<pin M3 of <instance Q3MUX>>#-]->   
       <pin M3 of <instance Q3MUX>>;     

    line lnM1 
        <port M1> -> [<pin SEL of <instance L6CDMUX>>#|, ] ->
        <pin M1 of <instance Q2MUX>>,
        
        [<pin SEL of <instance L6CDMUX>>#|,<port M1>#-] ->
        <pin SEL of <instance L6CDMUX>>;

    line lnC0
        <port C0> -> <pin A0 of<instance FGC>>;
     
    line lnC1
        <port C1> -> <pin A1 of<instance FGC>>;    

    line lnC2
        <port C2> -> <pin A2 of<instance FGC>>;  
        
    line lnC3
        <port C3> -> <pin A3 of<instance FGC>>;            
        
    line lnC4
        <port C4> -> <pin A4 of<instance FGC>>;            
        
    line lnCD
        <port CD> -> [9*8, ] -> <pin A5 of<instance FGC>>,
        
        [9*8, <port CD>#-] -> 
        [ ,<pin CD of <instance CDPMUX>>#-] ->
        <pin CD of <instance CDPMUX>>;    

    line lnD0
        <port D0> -> <pin A0 of<instance FGD>>;
     
    line lnD1
        <port D1> -> <pin A1 of<instance FGD>>;    

    line lnD2
        <port D2> -> <pin A2 of<instance FGD>>;  
        
    line lnD3
        <port D3> -> <pin A3 of<instance FGD>>;            
        
    line lnD4
        <port D4> -> <pin A4 of<instance FGD>>;            
        
    line lnDD
        <port DD> -> [9*8, ] -> <pin A5 of<instance FGD>>,
        
        [9*8, <port DD>#-] -> 
        [ ,<pin DD of <instance CDPMUX>>#-] ->
        <pin DD of <instance CDPMUX>>; 

    line lnCLKPOLMUX
        <pin Y of <instance CLKPOLMUX>> ->
        [33*8, ] -> 
        [ ,(<pin CE of <instance FF0>>#-)-6] ->
        [<pin CK of <instance FF0>>#|, ] ->
        <pin CK of <instance FF0>>,

        [33*8,(<pin CE of <instance FF0>>#-)-6] ->
        [ ,(<pin CE of <instance FFAB>>#-)-6] ->
        [<pin CK of <instance FFAB>>#|, ] ->
        <pin CK of <instance FFAB>>,   
        
        [33*8,(<pin CE of <instance FFAB>>#-)-6] -> 
        [ ,(<pin CE of <instance FF1>>#-)-6] ->            
        [<pin CK of <instance FF1>>#|, ] ->
        <pin CK of <instance FF1>>,          
        
        [33*8,(<pin CE of <instance FF1>>#-)-6] -> 
        [ ,(<pin CE of <instance FF2>>#-)-6] ->            
        [<pin CK of <instance FF2>>#|, ] ->
        <pin CK of <instance FF2>>, 
        
        [33*8,(<pin CE of <instance FF2>>#-)-6] -> 
        [ ,(<pin CE of <instance FFCD>>#-)-6] ->            
        [<pin CK of <instance FFCD>>#|, ] ->
        <pin CK of <instance FFCD>>,         
        
        [33*8,(<pin CE of <instance FFCD>>#-)-6] -> 
        [ ,(<pin CE of <instance FF3>>#-)-6] ->            
        [<pin CK of <instance FF3>>#|, ] ->
        <pin CK of <instance FF3>>,
        
        [33*8,<pin Y of <instance CLKPOLMUX>>#-]->
        <port CLKOUT>;      
                  
    line lnCEPOLMUX
        <pin Y of <instance CEPOLMUX>> ->
        [<pin CE of <instance CEMUX>>#|, ] ->
        <pin CE of <instance CEMUX>>;
        
    line lnRSPOLMUX
        <pin Y of <instance RSPOLMUX>> ->
        [<pin RS of <instance RSMUX>>#|, ] ->
        <pin RS of <instance RSMUX>>;

    line lnCIN
        <port CIN> -> <pin CIN of <instance FGA>>;
        
    line lnCYA
        <pin COUT of <instance FGA>> ->
        [ ,(<pin COUT of <instance FGA>>#-)+3] ->
        <pin CIN of <instance FGB>>,
        
        [<pin COUT of <instance FGA>>#|,(<pin COUT of <instance FGA>>#-)+3] ->
        [23*8, ] ->
        [ ,<pin CY of <instance Y0MUX>>#-] ->
        <pin CY of <instance Y0MUX>>;
        
    line lnFGA_Z
        <pin Z of <instance FGA>> -> 
        [16*8, ] ->
        <pin FG of <instance Y0MUX>>, 
        
        [16*8,<pin Z of <instance FGA>>#-] ->
        [ ,<pin I0 of <instance L6ABMUX>>#-] ->
        <pin I0 of <instance L6ABMUX>>;
         
    line lnCYB
        <pin COUT of <instance FGB>> ->
        [ ,<pin CY of <instance Y1MUX>>#-] ->
        <pin CIN of <instance FGC>>,
        
        [<pin COUT of <instance FGB>>#|,<pin CY of <instance Y1MUX>>#-] ->
        <pin CY of <instance Y1MUX>>;
        
    line lnFGB_Z
        <pin Z of <instance FGB>> -> 
        [16*8, ] ->
        [ ,<pin I1 of <instance L6ABMUX>>#-] ->
        <pin I1 of <instance L6ABMUX>>, 
        
        [16*8,<pin Z of <instance FGB>>#-] ->
        [24*8,] ->
        [ ,<pin FG of <instance Y1MUX>>#-] ->
        <pin FG of <instance Y1MUX>>;
        
    line lnCYC
        <pin COUT of <instance FGC>> ->
        [ ,(<pin COUT of <instance FGC>>#-)+3] ->
        <pin CIN of <instance FGD>>,
        
        [<pin COUT of <instance FGC>>#|,(<pin COUT of <instance FGC>>#-)+3] ->
        [23*8, ] ->
        [ ,<pin CY of <instance Y2MUX>>#-] ->
        <pin CY of <instance Y2MUX>>;     
     
    line lnFGC_Z
        <pin Z of <instance FGC>> -> 
        [16*8, ] ->
        [ ,<pin I0 of <instance L6CDMUX>>#-] ->
        <pin I0 of <instance L6CDMUX>>, 
        
        [16*8,<pin Z of <instance FGC>>#-] ->
        [ ,<pin FG of <instance Y2MUX>>#-] ->
        <pin FG of <instance Y2MUX>>;     
     
    line lnCYD
        <pin COUT of <instance FGD>> ->
        [ ,<pin CY of <instance Y3MUX>>#-] ->
        <port COUT>,
        
        [<pin COUT of <instance FGD>>#|,<pin CY of <instance Y3MUX>>#-] ->
        <pin CY of <instance Y3MUX>>; 
        
    line lnFGD_Z
        <pin Z of <instance FGD>> -> 
        [16*8, ] ->
        [ ,<pin I1 of <instance L6CDMUX>>#-] ->
        <pin I1 of <instance L6CDMUX>>, 
        
        [16*8,<pin Z of <instance FGD>>#-] ->
        [24*8, ] ->
        [ ,<pin FG of <instance Y3MUX>>#-] ->
        <pin FG of <instance Y3MUX>>;          

    line lnL6ABMUX
        <pin Z of <instance L6ABMUX>> ->
        [19*8, ] ->
        [ ,<pin I0 of <instance L7MUX>>#-] ->
        <pin I0 of <instance L7MUX>>,
        
        [19*8,<pin Z of <instance L6ABMUX>>#-] ->
        [28*8, ]->
        [ ,<pin L6 of <instance QABMUX>>#-]->
        <pin L6 of <instance QABMUX>>,
        
        [28*8,<pin Z of <instance L6ABMUX>>#-]->       
         <port Y6AB>;
        
    line lnL6CDMUX
        <pin Z of <instance L6CDMUX>> ->
        [19*8, ] ->
        [ ,<pin I1 of <instance L7MUX>>#-] ->
        <pin I1 of <instance L7MUX>>,
                
        [19*8,<pin Z of <instance L6CDMUX>>#-] ->
        [28*8, ]->
        [ ,<pin L6 of <instance QCDMUX>>#-]->
        <pin L6 of <instance QCDMUX>>,
        
        [28*8,<pin Z of <instance L6CDMUX>>#-]->       
         <port Y6CD>;              


    line lnL7MUX    
        <pin Z of <instance L7MUX>> ->
        [22*8+2, ] ->
        <pin L7 of <instance Y1MUX>>,
        
        [22*8+2,<pin Z of <instance L7MUX>>#-] ->
        <port L7OUT>,
        
        [22*8+2,<pin Z of <instance L7MUX>>#-] ->
        [ ,(<pin Z of <instance L7MUX>>#-)+10] ->
        [20*8, ] ->
        [ ,<pin I0 of <instance L8MUX>>#-] ->
        <pin I0 of <instance L8MUX>>;

    line lnL8MUX
        <pin Z of <instance L8MUX>> -> <pin L8 of <instance Y3MUX>>;
    
    line lnL7IN
        <port L7IN> -> 
        [ ,<pin I1 of <instance L8MUX>>#-] ->
        <pin I1 of <instance L8MUX>>;
        
    line lnY0MUX
        <pin Z of <instance Y0MUX>> -> 
        [28*8, ] ->
        [ ,<pin Y0 of <instance Q0MUX>>#-] ->
        <pin Y0 of <instance Q0MUX>>, 
        
        [28*8,<pin Z of <instance Y0MUX>>#-] -> <port Y0>; 
    
    line lnSHIFTIN
        <port SHIFTIN> ->
        [ ,<pin SHIFTIN of <instance Q0MUX>>#-] ->
        <pin SHIFTIN of <instance Q0MUX>>;
    
    line lnABPMUX
        <pin Z of <instance ABPMUX>> -> <pin ABP of <instance QABMUX>>;           
     
    line lnY1MUX
        <pin Z of <instance Y1MUX>> -> 
        [28*8, ] ->
        [ ,<pin Y1 of <instance Q1MUX>>#-] ->
        <pin Y1 of <instance Q1MUX>>, 
        
        [28*8,<pin Z of <instance Y1MUX>>#-] -> <port Y1>; 

    line lnY2MUX
        <pin Z of <instance Y2MUX>> -> 
        [28*8, ] ->
        [ ,<pin Y2 of <instance Q2MUX>>#-] ->
        <pin Y2 of <instance Q2MUX>>, 
        
        [28*8,<pin Z of <instance Y2MUX>>#-] -> <port Y2>; 

    line lnCDPMUX
        <pin Z of <instance CDPMUX>> -> <pin CDP of <instance QCDMUX>>;  
        
    line lnY3MUX
        <pin Z of <instance Y3MUX>> -> 
        [28*8, ] ->
        [ ,<pin Y3 of <instance Q3MUX>>#-] ->
        <pin Y3 of <instance Q3MUX>>, 
        
        [28*8,<pin Z of <instance Y3MUX>>#-] -> <port Y3>; 

    line lnQ0MUX
        <pin Z of <instance Q0MUX>> -> <pin D of <instance FF0>>;

    line lnQABMUX
        <pin Z of <instance QABMUX>> -> <pin D of <instance FFAB>>;

    line lnQ1MUX
        <pin Z of <instance Q1MUX>> -> <pin D of <instance FF1>>;

    line lnQ2MUX
        <pin Z of <instance Q2MUX>> -> <pin D of <instance FF2>>;
        
    line lnQCDMUX
        <pin Z of <instance QCDMUX>> -> <pin D of <instance FFCD>>; 
               
    line lnQ3MUX
        <pin Z of <instance Q3MUX>> -> <pin D of <instance FF3>>;        
        
    line lnRSIN
        <port RSIN> -> <pin RSIN of <instance RSMUX>>;  

    line lnRSMUX
        <pin Y of <instance RSMUX>> ->
        [ ,<pin RS of <instance FF0>>#-] ->
        <pin RS of <instance FF0>>,
        
        [<pin Y of <instance RSMUX>>#|,<pin RS of <instance FF0>>#-] ->
        [ ,<pin RS of <instance FFAB>>#-] ->
        <pin RS of <instance FFAB>>,

        [<pin Y of <instance RSMUX>>#|,<pin RS of <instance FFAB>>#-] ->
        [ ,<pin RS of <instance FF1>>#-] ->
        <pin RS of <instance FF1>>,

        [<pin Y of <instance RSMUX>>#|,<pin RS of <instance FF1>>#-] ->
        [ ,<pin RS of <instance FF2>>#-] ->
        <pin RS of <instance FF2>>,

        [<pin Y of <instance RSMUX>>#|,<pin RS of <instance FF2>>#-] ->
        [ ,<pin RS of <instance FFCD>>#-] ->
        <pin RS of <instance FFCD>>,

        [<pin Y of <instance RSMUX>>#|,<pin RS of <instance FFCD>>#-] ->
        [ ,<pin RS of <instance FF3>>#-] ->
        <pin RS of <instance FF3>>,

        [<pin Y of <instance RSMUX>>#|,<pin RS of <instance FF3>>#-] ->
        <port RSOUT>;

    line lnCEIN
        <port CEIN> -> <pin CEIN of <instance CEMUX>>; 
                
    line lnCEMUX
        <pin Y of <instance CEMUX>> ->
        [ ,<pin CE of <instance FF0>>#-] ->
        <pin CE of <instance FF0>>,
        
        [<pin Y of <instance CEMUX>>#|,<pin CE of <instance FF0>>#-] ->
        [ ,<pin CE of <instance FFAB>>#-] ->
        <pin CE of <instance FFAB>>,

        [<pin Y of <instance CEMUX>>#|,<pin CE of <instance FFAB>>#-] ->
        [ ,<pin CE of <instance FF1>>#-] ->
        <pin CE of <instance FF1>>,

        [<pin Y of <instance CEMUX>>#|,<pin CE of <instance FF1>>#-] ->
        [ ,<pin CE of <instance FF2>>#-] ->
        <pin CE of <instance FF2>>,

        [<pin Y of <instance CEMUX>>#|,<pin CE of <instance FF2>>#-] ->
        [ ,<pin CE of <instance FFCD>>#-] ->
        <pin CE of <instance FFCD>>,

        [<pin Y of <instance CEMUX>>#|,<pin CE of <instance FFCD>>#-] ->
        [ ,<pin CE of <instance FF3>>#-] ->
        <pin CE of <instance FF3>>,

        [<pin Y of <instance CEMUX>>#|,<pin CE of <instance FF3>>#-] ->
        <port CEOUT>;        
        
    line lnFF0_Q
        <pin Q of <instance FF0>> ->
        [37*8, ] ->
        <port Q0>,
        
        [37*8,<pin Q of <instance FF0>>#-] ->
        [ ,(<pin Q of <instance FF0>>#-)+20] ->
        [28*8, ] ->
        [ ,<pin FF0 of <instance QABMUX>>#-] ->
        <pin FF0 of <instance QABMUX>>;
        
    line lnFFAB_Q 
        <pin Q of <instance FFAB>> ->
        [37*8, ] ->
        [ ,(<pin Q of <instance FFAB>>#-)+20] -> 
        [28*8, ] ->
        [ ,<pin FFAB of <instance Q1MUX>>#-] ->      
        <pin FFAB of <instance Q1MUX>>,
        
        [37*8,<pin Q of <instance FFAB>>#-] ->
        [ ,(<pin Q of <instance FFAB>>#-)-22] ->
        [24*8, ] ->
        [ ,<pin FFAB of <instance Y0MUX>>#-] ->   
        <pin FFAB of <instance Y0MUX>>; 
        
    line lnFF1_Q
        <pin Q of <instance FF1>> ->
        [37*8, ] ->
        <port Q1>,
        
        [37*8,<pin Q of <instance FF1>>#-] ->
        [ ,(<pin Q of <instance FF1>>#-)+20] ->
        [28*8, ] ->
        [ ,<pin FF1 of <instance Q2MUX>>#-] ->
        <pin FF1 of <instance Q2MUX>>;

    line lnFF2_Q
        <pin Q of <instance FF2>> ->
        [37*8, ] ->
        <port Q2>,
        
        [37*8,<pin Q of <instance FF2>>#-] ->
        [ ,(<pin Q of <instance FF2>>#-)+20] ->
        [28*8, ] ->
        [ ,<pin FF2 of <instance QCDMUX>>#-] ->
        <pin FF2 of <instance QCDMUX>>;

    line lnFFCD_Q 
        <pin Q of <instance FFCD>> ->
        [37*8, ] ->
        [ ,(<pin Q of <instance FFCD>>#-)+18] -> 
        [28*8, ] ->
        [ ,<pin FFCD of <instance Q3MUX>>#-] ->      
        <pin FFCD of <instance Q3MUX>>,
        
        [37*8,<pin Q of <instance FFCD>>#-] ->
        [ ,(<pin Q of <instance FFCD>>#-)-29] ->
        [24*8, ] ->
        [ ,<pin FFCD of <instance Y2MUX>>#-] ->   
        <pin FFCD of <instance Y2MUX>>;

    line lnFF3_Q
        <pin Q of <instance FF3>> ->
        [37*8, ] ->
        <port Q3>,
        
        [37*8,<pin Q of <instance FF3>>#-] ->
        <port SHIFTOUT>;

        
    //
    // Map lines to nets in the logic counterpart
    //
    map (
            <line lnCLK>         => <wire ntCLK          of device CLMA (structure netlist)> ,
            <line lnCE>          => <wire ntCE           of device CLMA (structure netlist)> ,
            <line lnRS>          => <wire ntRS           of device CLMA (structure netlist)> ,
            <line lnM2>          => <wire ntM2           of device CLMA (structure netlist)> ,
            <line lnM0>          => <wire ntM0           of device CLMA (structure netlist)> ,
            <line lnA0>          => <wire ntA0           of device CLMA (structure netlist)> ,
            <line lnA1>          => <wire ntA1           of device CLMA (structure netlist)> ,
            <line lnA2>          => <wire ntA2           of device CLMA (structure netlist)> ,
            <line lnA3>          => <wire ntA3           of device CLMA (structure netlist)> ,
            <line lnA4>          => <wire ntA4           of device CLMA (structure netlist)> ,
            <line lnAD>          => <wire ntAD           of device CLMA (structure netlist)> ,
            <line lnB0>          => <wire ntB0           of device CLMA (structure netlist)> ,
            <line lnB1>          => <wire ntB1           of device CLMA (structure netlist)> ,
            <line lnB2>          => <wire ntB2           of device CLMA (structure netlist)> ,
            <line lnB3>          => <wire ntB3           of device CLMA (structure netlist)> ,
            <line lnB4>          => <wire ntB4           of device CLMA (structure netlist)> ,
            <line lnBD>          => <wire ntBD           of device CLMA (structure netlist)> ,
            <line lnM3>          => <wire ntM3           of device CLMA (structure netlist)> ,
            <line lnM1>          => <wire ntM1           of device CLMA (structure netlist)> ,
            <line lnC0>          => <wire ntC0           of device CLMA (structure netlist)> ,
            <line lnC1>          => <wire ntC1           of device CLMA (structure netlist)> ,
            <line lnC2>          => <wire ntC2           of device CLMA (structure netlist)> ,
            <line lnC3>          => <wire ntC3           of device CLMA (structure netlist)> ,
            <line lnC4>          => <wire ntC4           of device CLMA (structure netlist)> ,
            <line lnCD>          => <wire ntCD           of device CLMA (structure netlist)> ,
            <line lnD0>          => <wire ntD0           of device CLMA (structure netlist)> ,
            <line lnD1>          => <wire ntD1           of device CLMA (structure netlist)> ,
            <line lnD2>          => <wire ntD2           of device CLMA (structure netlist)> ,
            <line lnD3>          => <wire ntD3           of device CLMA (structure netlist)> ,
            <line lnD4>          => <wire ntD4           of device CLMA (structure netlist)> ,
            <line lnDD>          => <wire ntDD           of device CLMA (structure netlist)> ,
            <line lnCLKPOLMUX>   => <wire ntCLKPOLMUX    of device CLMA (structure netlist)> ,
            <line lnCEPOLMUX>    => <wire ntCEPOLMUX     of device CLMA (structure netlist)> ,
            <line lnRSPOLMUX>    => <wire ntRSPOLMUX     of device CLMA (structure netlist)> ,
            <line lnCIN>         => <wire ntCIN          of device CLMA (structure netlist)> ,
            <line lnCYA>         => <wire ntCYA          of device CLMA (structure netlist)> ,
            <line lnFGA_Z>       => <wire ntFGA_Z        of device CLMA (structure netlist)> ,
            <line lnCYB>         => <wire ntCYB          of device CLMA (structure netlist)> ,
            <line lnFGB_Z>       => <wire ntFGB_Z        of device CLMA (structure netlist)> ,
            <line lnCYC>         => <wire ntCYC          of device CLMA (structure netlist)> ,
            <line lnFGC_Z>       => <wire ntFGC_Z        of device CLMA (structure netlist)> ,
            <line lnCYD>         => <wire ntCYD          of device CLMA (structure netlist)> ,
            <line lnFGD_Z>       => <wire ntFGD_Z        of device CLMA (structure netlist)> ,
            <line lnL6ABMUX>     => <wire ntL6ABMUX      of device CLMA (structure netlist)> ,
            <line lnL6CDMUX>     => <wire ntL6CDMUX      of device CLMA (structure netlist)> ,
            <line lnL7MUX>       => <wire ntL7MUX        of device CLMA (structure netlist)> ,
            <line lnL8MUX>       => <wire ntL8MUX        of device CLMA (structure netlist)> ,
            <line lnL7IN>        => <wire ntL7IN         of device CLMA (structure netlist)> ,
            <line lnY0MUX>       => <wire ntY0MUX        of device CLMA (structure netlist)> ,
            <line lnSHIFTIN>     => <wire ntSHIFTIN      of device CLMA (structure netlist)> ,
            <line lnABPMUX>      => <wire ntABPMUX       of device CLMA (structure netlist)> ,
            <line lnY1MUX>       => <wire ntY1MUX        of device CLMA (structure netlist)> ,
            <line lnY2MUX>       => <wire ntY2MUX        of device CLMA (structure netlist)>,
            <line lnCDPMUX>      => <wire ntCDPMUX       of device CLMA (structure netlist)> ,
            <line lnY3MUX>       => <wire ntY3MUX        of device CLMA (structure netlist)> ,
            <line lnQ0MUX>       => <wire ntQ0MUX        of device CLMA (structure netlist)> ,
            <line lnQABMUX>      => <wire ntQABMUX       of device CLMA (structure netlist)> ,
            <line lnQ1MUX>       => <wire ntQ1MUX        of device CLMA (structure netlist)> ,
            <line lnQ2MUX>       => <wire ntQ2MUX        of device CLMA (structure netlist)> ,
            <line lnQCDMUX>      => <wire ntQCDMUX       of device CLMA (structure netlist)> ,
            <line lnQ3MUX>       => <wire ntQ3MUX        of device CLMA (structure netlist)> ,
            <line lnRSIN>        => <wire ntRSIN         of device CLMA (structure netlist)> ,
            <line lnRSMUX>       => <wire ntRSMUX        of device CLMA (structure netlist)> ,
            <line lnCEIN>        => <wire ntCEIN         of device CLMA (structure netlist)> ,
            <line lnCEMUX>       => <wire ntCEMUX        of device CLMA (structure netlist)> ,
            <line lnFF0_Q>       => <wire ntFF0_Q        of device CLMA (structure netlist)> ,
            <line lnFFAB_Q>      => <wire ntFFAB_Q       of device CLMA (structure netlist)> ,
            <line lnFF1_Q>       => <wire ntFF1_Q        of device CLMA (structure netlist)> ,
            <line lnFF2_Q>       => <wire ntFF2_Q        of device CLMA (structure netlist)> ,
            <line lnFFCD_Q>      => <wire ntFFCD_Q       of device CLMA (structure netlist)> ,
            <line lnFF3_Q>       => <wire ntFF3_Q        of device CLMA (structure netlist)>            
        );


}; // end of schematic schm of CLMA










