 
****************************************
Report : qor
Design : fc_12
Version: K-2015.06
Date   : Thu Nov 28 20:15:40 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.90
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          7
  Hierarchical Port Count:         28
  Leaf Cell Count:                992
  Buf/Inv Cell Count:             110
  Buf Cell Count:                   3
  Inv Cell Count:                 107
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       714
  Sequential Cell Count:          278
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2299.679979
  Noncombinational Area:  3231.840017
  Buf/Inv Area:            478.560002
  Total Buffer Area:             5.76
  Total Inverter Area:         472.80
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              5531.519996
  Design Area:            5531.519996


  Design Rules
  -----------------------------------
  Total Number of Nets:          1040
  Nets With Violations:            32
  Max Trans Violations:            31
  Max Cap Violations:              17
  -----------------------------------


  Hostname: docker

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.08
  Mapping Optimization:                5.17
  -----------------------------------------
  Overall Compile Time:               42.75
  Overall Compile Wall Clock Time:   140.46

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
