module save_in_ram(in, CLK_inter, clk);
	// out should be connected to LED
	// D should be connected to 7 segment display
	// CLK_inter and in are coming from uC
	// clk should be connected to external clock, i.e. pin88
	// ram1 needs to be 8 BL and 2^7=128 WL
	input [7:0] in;
	reg [7:0] signtr;
	input CLK_inter, clk;
	reg [6:0] address= 7'b0000000;
	
	ram1 my_ram(
	.address(address[7:0]),
	.clock(clk),
	.data(signtr),
	.wren(1'b1),
	.q());
		
	always @(negedge CLK_inter)
		begin
		signtr = in;
		address = address + 7'b0000001;
		end
	

endmodule
		