Running: G:\X\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o G:/procesador/procesador1/Procesador/TallerProcesador1/tbProcesador1_isim_beh.exe -prj G:/procesador/procesador1/Procesador/TallerProcesador1/tbProcesador1_beh.prj work.tbProcesador1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "G:/procesador/procesador1/Procesador/TallerProcesador1/unidadControl.vhd" into library work
Parsing VHDL file "G:/procesador/procesador1/Procesador/TallerProcesador1/registerFile.vhd" into library work
Parsing VHDL file "G:/procesador/procesador1/Procesador/TallerProcesador1/PC.vhd" into library work
Parsing VHDL file "G:/procesador/procesador1/Procesador/TallerProcesador1/nPC.vhd" into library work
Parsing VHDL file "G:/procesador/procesador1/Procesador/TallerProcesador1/instructionMemory.vhd" into library work
Parsing VHDL file "G:/procesador/procesador1/Procesador/TallerProcesador1/ALU.vhd" into library work
Parsing VHDL file "G:/procesador/procesador1/Procesador/TallerProcesador1/adder.vhd" into library work
Parsing VHDL file "G:/procesador/procesador1/Procesador/TallerProcesador1/Procesador.vhd" into library work
Parsing VHDL file "G:/procesador/procesador1/Procesador/TallerProcesador1/tbProcesador1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture arqadder of entity adder [adder_default]
Compiling architecture arqnpc of entity nPC [npc_default]
Compiling architecture arqpc of entity PC [pc_default]
Compiling architecture arqinstructionmemory of entity instructionMemory [instructionmemory_default]
Compiling architecture arqregisterfile of entity registerFile [registerfile_default]
Compiling architecture arqunidadcontrol of entity unidadControl [unidadcontrol_default]
Compiling architecture arqalu of entity ALU [alu_default]
Compiling architecture behavioral of entity Procesador1 [procesador1_default]
Compiling architecture behavior of entity tbprocesador1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable G:/procesador/procesador1/Procesador/TallerProcesador1/tbProcesador1_isim_beh.exe
Fuse Memory Usage: 34684 KB
Fuse CPU Usage: 483 ms
