verilog xil_defaultlib --include "/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/drivers/matmul_optimized_v1_0/src" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f805/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_A_local_RAM_AUTO_1R1W.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_ctrl_s_axi.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataA_m_axi.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataAB_m_axi.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_dataB_m_axi.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_flow_control_loop_pipe_sequential_init.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/verilog/matmul_optimized.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/ip/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" \
"../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/7b96/hdl/ip/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_matmul_optimized_0_0/sim/design_1_matmul_optimized_0_0.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/drivers/matmul_optimized_v1_0/src" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f805/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/drivers/matmul_optimized_v1_0/src" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f805/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/drivers/matmul_optimized_v1_0/src" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f805/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/drivers/matmul_optimized_v1_0/src" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f805/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" \

sv xil_defaultlib --include "/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/drivers/matmul_optimized_v1_0/src" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f805/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_a888_m00e_0.sv" \

verilog xil_defaultlib --include "/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/drivers/matmul_optimized_v1_0/src" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f805/hdl" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../Matmul_optimized.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
