// Seed: 91815025
module module_0 (
    input tri id_0
);
  always_latch @(posedge 1) @(1 + 1 * {1, id_0} or posedge id_0) id_2 = id_2;
  wire id_3;
  if (id_0) begin
    wire id_4, id_5, id_6, id_7;
  end else assign id_2 = id_2;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1
    , id_9,
    input tri1 id_2,
    input tri id_3,
    input tri1 id_4
    , id_10,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7
);
  wire id_11;
  module_0(
      id_0
  );
endmodule
