INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_4/Lab_4.srcs/sources_1/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_5/Lab_5.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_4/Lab_4.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_3/Lab_3.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_2/Lab_2.srcs/sources_1/new/multiplexor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/instruction_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/instruction_accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sim_1/new/cpu_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
