<!DOCTYPE html>
<html lang="en">
<head>
  <link rel="icon" type="image/x-icon" href="favicon.ico">

  <link rel="icon" href="favicon.ico">
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>VLSI From Zero</title>

  <link rel="stylesheet" href="css/style.css">
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">

<meta name="author" content="VLSI From Zero">
<meta name="robots" content="index, follow">
  <meta name="google-site-verification" content="0nKcUpvKF8BnDmLqA32jXTgYIG7spv9BQ4cef5PNzos" />
  <title>VLSI From Zero | Learn VLSI Step by Step</title>

<!-- Open Graph -->
<meta property="og:type" content="website">
<meta property="og:site_name" content="VLSI From Zero">
<meta property="og:url" content="https://grgragul.github.io/vlsi-from-zero/">

<!-- Twitter -->
<meta name="twitter:card" content="summary">
<title>VLSI From Zero | Learn Verilog & ASIC Design Step by Step</title>

<meta name="description" content="Learn VLSI from zero with a clear, beginner-friendly roadmap. Understand Verilog, RTL design, synthesis flow, tools, and VLSI careers step by step.">

<meta name="keywords" content="VLSI basics, Verilog tutorial, ASIC flow, RTL design, VLSI for beginners">
  <meta name="description" content="VLSI From Zero helps ECE students learn VLSI fundamentals, Verilog, and industry-relevant design flow step by step.">
  <meta name="robots" content="index, follow">

  <link rel="stylesheet" href="css/style.css">
</head>

<body>

<!-- HEADER -->
<header>
<h1>VLSI From Zero</h1>
<span class="menu-icon" onclick="openMenu()">☰</span>
</header>

<!-- SIDEBAR MENU -->
<div id="menu" class="sidebar">
<span class="close-btn" onclick="closeMenu()">&times;</span>
<a href="index.html">Home</a>
@@ -49,99 +29,40 @@ <h1>VLSI From Zero</h1>
<a href="about.html">About</a>
</div>

<!-- MAIN CONTENT -->
<div class="main">

  <!-- HERO SECTION -->
  <section class="hero">
    <h2>Learn VLSI From Zero</h2>
    <p>
      A beginner-friendly learning platform to understand
      <b>VLSI, Verilog, and ASIC design flow</b>
      using free and industry-relevant tools.
    </p>

    <div class="hero-buttons">
      <a href="start-here.html" class="btn primary">Start Learning</a>
      <a href="setup.html" class="btn secondary">Setup & Downloads</a>
    </div>
  </section>

  <!-- WHO THIS IS FOR -->
  <section class="card">
    <h3>Who is this website for?</h3>
    <ul>
      <li>ECE students new to VLSI</li>
      <li>Students confused about tools and design flow</li>
      <li>Beginners learning Verilog practically</li>
      <li>Anyone without access to paid EDA tools</li>
    </ul>
  </section>

  <!-- WHAT YOU WILL LEARN -->
  <section class="card">
    <h3>What will you learn here?</h3>
    <ul>
      <li>Verilog basics and RTL design</li>
      <li>Simulation and waveform debugging</li>
      <li>Synthesis and netlist generation</li>
      <li>How real ASIC-style VLSI flow works</li>
    </ul>
  </section>

  <!-- DIFFERENTIATOR -->
  <section class="card">
    <h3>How is this different?</h3>
    <p>
      This website focuses on <b>clarity over complexity</b>.
      No paid tools. No confusing theory dumps.
      Just step-by-step learning with commands,
      explanations, and real outputs.
    </p>
  </section>

  <!-- FEATURE CARDS -->
  <div class="cards">

    <div class="card">
      <h3>Understand VLSI Basics</h3>
      <p>
        Learn what VLSI is, how chips are designed,
        and where Verilog fits in the design flow.
      </p>
    </div>

    <div class="card">
      <h3>Write & Run Verilog</h3>
      <p>
        Simulate real Verilog code using
        Icarus Verilog and analyze waveforms in GTKWave.
      </p>
    </div>

    <div class="card">
      <h3>ASIC-Style Flow</h3>
      <p>
        Practice RTL → Simulation → Synthesis → Netlist
        using open-source tools like Yosys and Verilator.
      </p>
    </div>

  </div>
<section class="card">
  <h2>Learn VLSI From Zero</h2>
  <p>
    This website is created for ECE students who want to understand
    VLSI clearly from fundamentals to industry relevance.
  </p>
  <p>
    If you are a beginner, start from the
    <a href="start-here.html"><b>Start Here</b></a> page.
  </p>
</section>

<section class="card">
  <h3>What You Will Learn</h3>
  <ul>
    <li>VLSI fundamentals</li>
    <li>Verilog RTL design</li>
    <li>Simulation and synthesis basics</li>
    <li>Industry-relevant learning flow</li>
  </ul>
</section>

<section class="card" style="text-align:center;">
  <a href="start-here.html" class="btn primary">Start Learning</a>
</section>

</div>
  

<!-- FOOTER -->
<footer>
  <b>Disclaimer:</b> This website is created for self-learning and educational
  guidance only. It does not offer paid courses, internships,
  certifications, or job guarantees.
  Educational content only. No job or internship guarantees.
</footer>

<!-- MENU SCRIPT -->
<script src="js/menu.js"></script>

</body>
</html>
