BDTR:
  MOE:
    DisabledIdle: [0, OC/OCN are disabled or forced idle depending on OSSI]
    Enabled: [1, OC/OCN are enabled if CCxE/CCxNE are set]
  AOE:
    Manual: [0, MOE can be set only by software]
    Automatic:
      [
        1,
        MOE can be set by software or automatically at the next update event (if none of the break inputs BRK and BRK2 is active),
      ]
  "BKP,BK2P":
    ActiveLow: [0, Break input BRKx is active low]
    ActiveHigh: [1, Break input BRKx is active high]
  "BKE,BK2E":
    Disabled: [0, Break function x disabled]
    Enabled: [1, Break function x enabled]
  OSSR:
    Disabled: [0, "When inactive, OC/OCN outputs are disabled"]
    IdleLevel: [1, "When inactive, OC/OCN outputs are enabled with their inactive level"]
  OSSI:
    Disabled: [0, "When inactive, OC/OCN outputs are disabled"]
    IdleLevel: [1, "When inactive, OC/OCN outputs are forced to idle level"]
  LOCK:
    "Off": [0, No bit is write protected]
    Level1:
      [
        1,
        "Any bits except MOE, OSSR, OSSI and LOCK in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register can no longer be written",
      ]
    Level2:
      [
        2,
        "LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written",
      ]
    Level3:
      [
        3,
        "LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written",
      ]
  DTG: [0, 0xFF]
