![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# Tetra-SoC
Authors: Aiva, THomas, James

This repository contains a tiny **4‑bit microcoded CPU** designed for **TinyTapeout (GF180MCU)** that fetches its program over **SPI** from external memory (e.g. an RP2040 emulating 23LC512‑style RAM). The demo configuration runs a microcoded **4×4‑bit → 8‑bit multiplier**, mapping the TinyTapeout pins as:

- `ui_in[7:4]`  → operand **A** (4‑bit)
- `ui_in[3:0]`  → operand **B** (4‑bit)
- `uo_out[7:0]` → O Register (8-bits)

At a glance, this project showcases:

- A compact **single-cycle datapath** (register file, ALU, shift register, accumulator)
- An instruction stream fetched from **external SPI memory**
- A complete **TinyTapeout‑ready top level** with tests and simulation setup

---

## Quick start - running the Tests

- Clone the repo and install the simulation dependencies (Python, cocotb, Icarus Verilog).
- From the `test/` directory, run:

  ```sh
  cd test
  make -B results.xml
  ```

  This compiles the design, runs cocotb tests (including a full 4×4 multiplier sweep), and produces a `tb.fst` waveform for inspection.

- On real TinyTapeout hardware, connect the SPI pins to an RP2040 or similar microcontroller that emulates a simple 0x03‑READ‑only SPI RAM and loads the microcode.

---

## Full documentation

For full details on:

- Block diagram and module descriptions
- Instruction set and microcode layout
- Testbench structure and cocotb tests
- Expected external hardware setup (RP2040 SPI RAM emulation)
- Licensing (CERN‑OHL‑S‑2.0)

please [Read the documentation for project](docs/info.md)

---

## Register-map utilities

YAML register maps live alongside the RTL (e.g. `src/spi/wb_spi_regs.yaml`).

- Install tool deps:

  ```sh
  python3 -m pip install -r tools/requirements.txt
  ```

- Generate a readable Markdown register map:

  ```sh
  python3 tools/yaml_to_markdown_regmap.py --yaml src/spi/wb_spi_regs.yaml --out docs/wb_spi_regs.md
  ```

- Generate a Verilog register bank from YAML:

  ```sh
  python3 tools/yaml_to_verilog_regbank.py --yaml src/spi/wb_spi_regs.yaml --out src/spi/wb_spi_mem_ctrl_regs.v
  ```



Acknowledgements
Aeolus CPU Core designed by James Ashie Kotey and K Arjunan
Super-Simple-SPI-CPU James Ashie Kotey, Bowen Shi and Mohammad Eissa.
