//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33053471
// Cuda compilation tools, release 12.2, V12.2.128
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_52
.address_size 64

	// .globl	flipFaces

.visible .entry flipFaces(
	.param .u64 flipFaces_param_0,
	.param .u64 flipFaces_param_1,
	.param .u64 flipFaces_param_2,
	.param .u64 flipFaces_param_3,
	.param .u32 flipFaces_param_4
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<12>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd4, [flipFaces_param_0];
	ld.param.u64 	%rd5, [flipFaces_param_1];
	ld.param.u64 	%rd6, [flipFaces_param_2];
	ld.param.u64 	%rd7, [flipFaces_param_3];
	ld.param.u32 	%r3, [flipFaces_param_4];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r5, %r4, %r6;
	mul.lo.s32 	%r7, %r3, %r3;
	mul.lo.s32 	%r8, %r7, 3;
	setp.ge.s32 	%p1, %r1, %r8;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd8, %rd6;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r9, [%rd10];
	setp.ne.s32 	%p2, %r9, 1;
	@%p2 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd11, %rd4;
	shl.b64 	%rd12, %rd1, 2;
	add.s64 	%rd2, %rd11, %rd12;
	ld.global.u32 	%r2, [%rd2];
	setp.eq.s32 	%p3, %r2, 42;
	cvta.to.global.u64 	%rd13, %rd5;
	add.s64 	%rd3, %rd13, %rd12;
	@%p3 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_3;

$L__BB0_5:
	ld.global.f32 	%f7, [%rd3];
	bra.uni 	$L__BB0_6;

$L__BB0_3:
	setp.ne.s32 	%p4, %r2, 21;
	mov.f32 	%f7, 0f00000000;
	@%p4 bra 	$L__BB0_6;

	ld.global.f32 	%f5, [%rd3];
	rcp.rn.f32 	%f7, %f5;

$L__BB0_6:
	cvta.to.global.u64 	%rd14, %rd7;
	add.s64 	%rd16, %rd14, %rd12;
	ld.global.f32 	%f6, [%rd16];
	cvt.f64.f32 	%fd1, %f6;
	cvt.f64.f32 	%fd2, %f7;
	mul.f64 	%fd3, %fd2, 0d3FEFFF2E48E8A71E;
	setp.leu.f64 	%p5, %fd3, %fd1;
	@%p5 bra 	$L__BB0_11;

	setp.eq.s32 	%p6, %r2, 21;
	@%p6 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_8;

$L__BB0_10:
	mov.u32 	%r11, 42;
	st.global.u32 	[%rd2], %r11;
	bra.uni 	$L__BB0_11;

$L__BB0_8:
	setp.ne.s32 	%p7, %r2, 42;
	@%p7 bra 	$L__BB0_11;

	mov.u32 	%r10, 21;
	st.global.u32 	[%rd2], %r10;

$L__BB0_11:
	ret;

}
	// .globl	consolidateFaces
.visible .entry consolidateFaces(
	.param .u64 consolidateFaces_param_0,
	.param .u64 consolidateFaces_param_1,
	.param .u64 consolidateFaces_param_2,
	.param .u32 consolidateFaces_param_3,
	.param .u32 consolidateFaces_param_4
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd1, [consolidateFaces_param_0];
	ld.param.u64 	%rd2, [consolidateFaces_param_1];
	ld.param.u64 	%rd3, [consolidateFaces_param_2];
	ld.param.u32 	%r5, [consolidateFaces_param_3];
	ld.param.u32 	%r6, [consolidateFaces_param_4];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r10, %r8, %r7, %r9;
	div.u32 	%r1, %r10, %r5;
	add.s32 	%r2, %r1, 1;
	mul.lo.s32 	%r11, %r1, %r5;
	sub.s32 	%r3, %r10, %r11;
	add.s32 	%r4, %r3, 1;
	mad.lo.s32 	%r12, %r5, 3, -1;
	setp.ge.s32 	%p1, %r2, %r12;
	add.s32 	%r13, %r5, -1;
	setp.ge.s32 	%p2, %r4, %r13;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB1_2;

	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd2;
	mad.lo.s32 	%r14, %r2, %r5, %r4;
	cvta.to.global.u64 	%rd6, %rd1;
	add.s32 	%r16, %r3, %r11;
	add.s32 	%r17, %r4, %r11;
	mul.wide.s32 	%rd7, %r16, 4;
	add.s64 	%rd8, %rd5, %rd7;
	ld.global.u32 	%r18, [%rd8+4];
	and.b32  	%r19, %r18, 1;
	shl.b32 	%r20, %r5, 1;
	add.s32 	%r21, %r16, %r20;
	add.s32 	%r22, %r17, %r20;
	mul.wide.s32 	%rd9, %r21, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.u32 	%r23, [%rd10+4];
	and.b32  	%r24, %r23, 8;
	add.s32 	%r25, %r2, %r6;
	add.s32 	%r26, %r25, 2;
	mul.hi.s32 	%r27, %r26, 1431655766;
	shr.u32 	%r28, %r27, 31;
	add.s32 	%r29, %r27, %r28;
	mul.lo.s32 	%r30, %r29, 3;
	sub.s32 	%r31, %r26, %r30;
	shr.u32 	%r32, %r31, 31;
	add.s32 	%r33, %r31, %r32;
	shr.s32 	%r34, %r33, 1;
	sub.s32 	%r35, %r14, %r34;
	mul.wide.s32 	%rd11, %r35, 4;
	add.s64 	%rd12, %rd4, %rd11;
	ld.global.u32 	%r36, [%rd12];
	and.b32  	%r37, %r36, 2;
	mul.hi.s32 	%r38, %r25, 1431655766;
	shr.u32 	%r39, %r38, 31;
	add.s32 	%r40, %r38, %r39;
	mul.lo.s32 	%r41, %r40, 3;
	sub.s32 	%r42, %r25, %r41;
	shr.u32 	%r43, %r42, 31;
	add.s32 	%r44, %r42, %r43;
	shr.s32 	%r45, %r44, 1;
	add.s32 	%r46, %r45, %r14;
	mul.wide.s32 	%rd13, %r46, 4;
	add.s64 	%rd14, %rd5, %rd13;
	ld.global.u32 	%r47, [%rd14];
	and.b32  	%r48, %r47, 16;
	or.b32  	%r49, %r48, %r24;
	sub.s32 	%r50, %r22, %r34;
	mul.wide.s32 	%rd15, %r50, 4;
	add.s64 	%rd16, %rd5, %rd15;
	ld.global.u32 	%r51, [%rd16];
	and.b32  	%r52, %r51, 4;
	add.s32 	%r53, %r45, %r17;
	mul.wide.s32 	%rd17, %r53, 4;
	add.s64 	%rd18, %rd4, %rd17;
	ld.global.u32 	%r54, [%rd18];
	and.b32  	%r55, %r54, 32;
	or.b32  	%r56, %r37, %r19;
	or.b32  	%r57, %r56, %r52;
	shl.b32 	%r58, %r57, 3;
	or.b32  	%r59, %r49, %r55;
	shr.u32 	%r60, %r59, 3;
	or.b32  	%r61, %r60, %r58;
	mul.wide.s32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd6, %rd19;
	st.global.u32 	[%rd20], %r61;

$L__BB1_2:
	ret;

}

