// Seed: 1288622426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  wire id_7;
  assign module_1.id_0 = 0;
  always_latch id_1 = 1'b0;
  tri id_8, id_9, id_10, id_11 = 1;
  assign id_8 = id_9;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input uwire id_2,
    input tri   id_3
);
  assign id_5 = 1 + id_2;
  wand id_6;
  assign id_6 = id_6 - 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
