/*---------------------------------------------------------------------------*
  Project:  Horizon - IO Register List
  File:     nn/hw/CTR-NE1TB/MPCore/ioreg_ne1patch_NE1EXBUS.h

  Copyright 2008 Nintendo.  All rights reserved.

  These coded instructions, statements, and computer programs contain
  proprietary information of Nintendo of America Inc. and/or Nintendo
  Company Ltd., and are protected by Federal copyright law.  They may
  not be disclosed to third parties or copied or duplicated in any form,
  in whole or in part, without the prior written consent of Nintendo.

 *---------------------------------------------------------------------------*/
//
//  I was generated automatically, don't edit me directly!!!
//
#ifndef NN_HW_CTR_NE1TB_MPCORE_IOREG_NE1PATCH_NE1EXBUS_H_
#define NN_HW_CTR_NE1TB_MPCORE_IOREG_NE1PATCH_NE1EXBUS_H_

#ifndef SDK_ASM
#include <nn/types.h>
#endif

#ifdef __cplusplus
extern "C" {
#endif

/*
 * Definition of Register offsets, addresses and variables.
 */


/* EXBUS_PCS0 */

#define REG_EXBUS_PCS0_OFFSET                              0x00
#define REG_EXBUS_PCS0_ADDR                                (HW_NE1EXBUS_REG + REG_EXBUS_PCS0_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS0                            (*( REGType32v *) REG_EXBUS_PCS0_ADDR)

/* EXBUS_PCS1 */

#define REG_EXBUS_PCS1_OFFSET                              0x04
#define REG_EXBUS_PCS1_ADDR                                (HW_NE1EXBUS_REG + REG_EXBUS_PCS1_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS1                            (*( REGType32v *) REG_EXBUS_PCS1_ADDR)

/* EXBUS_PCS2 */

#define REG_EXBUS_PCS2_OFFSET                              0x08
#define REG_EXBUS_PCS2_ADDR                                (HW_NE1EXBUS_REG + REG_EXBUS_PCS2_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS2                            (*( REGType32v *) REG_EXBUS_PCS2_ADDR)

/* EXBUS_PCS3 */

#define REG_EXBUS_PCS3_OFFSET                              0x0c
#define REG_EXBUS_PCS3_ADDR                                (HW_NE1EXBUS_REG + REG_EXBUS_PCS3_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS3                            (*( REGType32v *) REG_EXBUS_PCS3_ADDR)

/* EXBUS_PCS4 */

#define REG_EXBUS_PCS4_OFFSET                              0x10
#define REG_EXBUS_PCS4_ADDR                                (HW_NE1EXBUS_REG + REG_EXBUS_PCS4_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS4                            (*( REGType32v *) REG_EXBUS_PCS4_ADDR)

/* EXBUS_PCS5 */

#define REG_EXBUS_PCS5_OFFSET                              0x14
#define REG_EXBUS_PCS5_ADDR                                (HW_NE1EXBUS_REG + REG_EXBUS_PCS5_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS5                            (*( REGType32v *) REG_EXBUS_PCS5_ADDR)

/* EXBUS_PCS0TIM */

#define REG_EXBUS_PCS0TIM_OFFSET                           0x20
#define REG_EXBUS_PCS0TIM_ADDR                             (HW_NE1EXBUS_REG + REG_EXBUS_PCS0TIM_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS0TIM                         (*( REGType32v *) REG_EXBUS_PCS0TIM_ADDR)

/* EXBUS_PCS1TIM */

#define REG_EXBUS_PCS1TIM_OFFSET                           0x24
#define REG_EXBUS_PCS1TIM_ADDR                             (HW_NE1EXBUS_REG + REG_EXBUS_PCS1TIM_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS1TIM                         (*( REGType32v *) REG_EXBUS_PCS1TIM_ADDR)

/* EXBUS_PCS2TIM */

#define REG_EXBUS_PCS2TIM_OFFSET                           0x28
#define REG_EXBUS_PCS2TIM_ADDR                             (HW_NE1EXBUS_REG + REG_EXBUS_PCS2TIM_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS2TIM                         (*( REGType32v *) REG_EXBUS_PCS2TIM_ADDR)

/* EXBUS_PCS3TIM */

#define REG_EXBUS_PCS3TIM_OFFSET                           0x2c
#define REG_EXBUS_PCS3TIM_ADDR                             (HW_NE1EXBUS_REG + REG_EXBUS_PCS3TIM_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS3TIM                         (*( REGType32v *) REG_EXBUS_PCS3TIM_ADDR)

/* EXBUS_PCS4TIM */

#define REG_EXBUS_PCS4TIM_OFFSET                           0x30
#define REG_EXBUS_PCS4TIM_ADDR                             (HW_NE1EXBUS_REG + REG_EXBUS_PCS4TIM_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS4TIM                         (*( REGType32v *) REG_EXBUS_PCS4TIM_ADDR)

/* EXBUS_PCS5TIM */

#define REG_EXBUS_PCS5TIM_OFFSET                           0x34
#define REG_EXBUS_PCS5TIM_ADDR                             (HW_NE1EXBUS_REG + REG_EXBUS_PCS5TIM_OFFSET)
#define reg_NE1EXBUS_EXBUS_PCS5TIM                         (*( REGType32v *) REG_EXBUS_PCS5TIM_ADDR)

/* EXBUS_EXBERRADRM */

#define REG_EXBUS_EXBERRADRM_OFFSET                        0x40
#define REG_EXBUS_EXBERRADRM_ADDR                          (HW_NE1EXBUS_REG + REG_EXBUS_EXBERRADRM_OFFSET)
#define reg_NE1EXBUS_EXBUS_EXBERRADRM                      (*( REGType32v *) REG_EXBUS_EXBERRADRM_ADDR)

/* EXBUS_EXBERRCS */

#define REG_EXBUS_EXBERRCS_OFFSET                          0x44
#define REG_EXBUS_EXBERRCS_ADDR                            (HW_NE1EXBUS_REG + REG_EXBUS_EXBERRCS_OFFSET)
#define reg_NE1EXBUS_EXBUS_EXBERRCS                        (*( REGType32v *) REG_EXBUS_EXBERRCS_ADDR)


/*
 * Definitions of Register fields
 */


/* EXBUS_PCS0 */

/* EXBUS_PCS1 */

/* EXBUS_PCS2 */

/* EXBUS_PCS3 */

/* EXBUS_PCS4 */

/* EXBUS_PCS5 */

/* EXBUS_PCS0TIM */

/* EXBUS_PCS1TIM */

/* EXBUS_PCS2TIM */

/* EXBUS_PCS3TIM */

/* EXBUS_PCS4TIM */

/* EXBUS_PCS5TIM */

/* EXBUS_EXBERRADRM */

/* EXBUS_EXBERRCS */

#ifdef __cplusplus
} /* extern "C" */
#endif

/* NN_HW_CTR_NE1TB_MPCORE_IOREG_NE1PATCH_NE1EXBUS_H_ */
#endif
