# ğŸ“˜ Appendix 2.3ï¼šã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã¨å†é…ç·šå±¤ï¼ˆRDLï¼‰ã®ç©å±¤æ§‹é€   
# ğŸ“˜ Appendix 2.3: Interposer and Redistribution Layer (RDL) Stack Structures

---

æœ¬è³‡æ–™ã§ã¯ã€2.5D/3Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ã«ãŠã‘ã‚‹**ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶æ§‹é€ ã‚„RDLã®ç©å±¤æ§‹æˆ**ã‚’ã€å…¸å‹çš„ãªè¨­è¨ˆä¾‹ã‚’äº¤ãˆã¦è§£èª¬ã—ã¾ã™ã€‚  
This appendix introduces **interposer wiring and redistribution layer (RDL) stack configurations** used in 2.5D/3D packaging technologies.

---

## ğŸ§© ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ï¼ˆSiï¼‰æ§‹é€ ä¾‹  
## ğŸ§© Silicon Interposer: Structural Example

### âœ¦ å…¸å‹æ§‹æˆï¼ˆä¸Šé¢å›³ï¼‰ / Typical Layout (Top View)

```
Top View:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Die1  Die2 â”‚  â† è¤‡æ•°ãƒ­ã‚¸ãƒƒã‚¯ãƒ€ã‚¤ / Multiple Logic Dies
â”‚   â”‚     â”‚   â”‚
â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
     â”‚  TSV  â†“
     â”‚â”€â”€â”€â”€â”€â”€â”€â”
     â–¼       â”‚
Bottom: RDL + bump array
```

### âœ¦ ç©å±¤æ–­é¢æ§‹æˆ / Cross-Sectional Layers

| å±¤ / Layer | å†…å®¹ / Description | ç‰¹å¾´ / Characteristics |
|------------|---------------------|--------------------------|
| **Dieå±¤**<br>Die Layer | è¤‡æ•°ã®ãƒ­ã‚¸ãƒƒã‚¯ï¼ãƒ¡ãƒ¢ãƒªãƒ€ã‚¤<br>Logic or memory dies | Î¼-bumpã§æ¥ç¶š<br>Connected via Î¼-bumps |
| **æ¥ç¶šå±¤**<br>Connection Layer | TSV + RDL | å‚ç›´é…ç·šï¼‹å†é…ç·šå±¤<br>Vertical vias and metal routing |
| **é…ç·šå±¤**<br>Metal Layer | Cu + PIï¼ˆ2â€“4å±¤ï¼‰ | é«˜å¯†åº¦Cué…ç·šï¼‹PIçµ¶ç¸<br>High-density Cu + PI insulation |
| **ãƒãƒ³ãƒ—å±¤**<br>Bump Layer | C4/Snãƒãƒ³ãƒ— | åŸºæ¿ï¼ˆFC-BGAï¼‰ã¨æ¥ç¶š<br>Connection to substrate (e.g., FC-BGA) |

---

## ğŸ”„ RDLæ§‹é€ ï¼ˆFan-Out/WLPå‹ï¼‰  
## ğŸ”„ RDL Structure: Fan-Out and WLP Type

### âœ¦ Fan-Outå‹RDLã®å…¸å‹æ§‹æˆ / Typical Fan-Out RDL Stack

| å±¤ / Layer | ææ–™ / Material | ç›®çš„ / Purpose |
|------------|------------------|----------------|
| **ä¸Šéƒ¨é…ç·šå±¤**<br>Top Metal Layer | Cu + PI | ä¿¡å·ãƒ«ãƒ¼ãƒ†ã‚£ãƒ³ã‚°<br>Signal routing |
| **ä¸­é–“å±¤**<br>Mid Layers | Cu + PI (2â€“6å±¤) | å¤šå±¤é…ç·šæ§‹æˆ<br>Multilayer redistribution |
| **ãƒãƒƒãƒ—åŸ‹è¾¼å±¤**<br>Chip-Embed Layer | Moldæ¨¹è„‚<br>Mold Resin | ãƒ•ã‚¡ãƒ³ã‚¢ã‚¦ãƒˆã‚¹ãƒšãƒ¼ã‚¹ç¢ºä¿<br>Die support and fan-out area |
| **ä¸‹éƒ¨æ¥ç¶šå±¤**<br>Bottom I/O Layer | Cuãƒãƒ³ãƒ—<br>Cu bumps | PCBæ¥ç¶šï¼ˆLGA/BGAï¼‰<br>Board-level connectivity |

### âœ¦ ç‰¹å¾´ / Characteristics

- **ã‚³ã‚¢ãƒ¬ã‚¹æ§‹é€ **ï¼šåŸºæ¿ãƒ¬ã‚¹ã®ãŸã‚è¶…è–„å‹åŒ–ãŒå¯èƒ½  
  *Coreless* design enables ultra-thin packaging  
- **ãƒãƒƒãƒ—å‘¨å›²ã¸ã®é…ç·šæ‹¡å¼µï¼ˆFan-Outï¼‰**  
  Signal fan-out from embedded die to wider region  
- **Î¼-bumpã‚„Hybrid Bondingã¨ã®ç›¸æ€§ãŒè‰¯å¥½**  
  Compatible with Î¼-bump and hybrid bonding interfaces

---

## ğŸ—ï¸ å¤šå±¤åŒ–ã«ãŠã‘ã‚‹è¨­è¨ˆãƒã‚¤ãƒ³ãƒˆ  
## ğŸ—ï¸ Key Considerations for Multilayer RDL and Interposers

| è¦³ç‚¹ / Aspect | ç•™æ„ç‚¹ / Design Notes |
|----------------|------------------------|
| **å¯¸æ³•åˆ¶å¾¡**<br>Dimensional Control | è†œåšãƒ»ãƒ©ã‚¤ãƒ³å¹…ãƒ»é…ç·šé–“éš”ã®ç²¾å¯†ç®¡ç†<br>Precise control of thickness, width, spacing |
| **ç†±å¿œåŠ›ç®¡ç†**<br>Thermal Stress | CTEå·®ã«ã‚ˆã‚‹ã²ãšã¿ã«é…æ…®<br>CTE mismatch between layers |
| **ãƒ¬ã‚¸ã‚¹ãƒˆæ•´åˆæ€§**<br>Resist Alignment | ãƒãƒ«ãƒãƒ¬ã‚¤ãƒ¤ã®ã‚¢ãƒ©ã‚¤ãƒ¡ãƒ³ãƒˆç²¾åº¦ãŒé‡è¦<br>Critical mask alignment for each layer |
| **å¹³å¦æ€§åˆ¶å¾¡**<br>Planarization | CMPã«ã‚ˆã‚‹è¡¨é¢å¹³å¦åŒ–ãŒå¿…é ˆ<br>CMP needed for step-height reduction and litho accuracy |

---

## ğŸ“Œ ã¾ã¨ã‚ / Summary

ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã¨RDLã¯ã€ãƒãƒƒãƒ—é–“ã®**é›»æ°—ãƒ»ç†±ãƒ»æ©Ÿæ¢°ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹**ã¨ã—ã¦æ©Ÿèƒ½ã™ã‚‹**ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸åŸºç›¤æŠ€è¡“**ã§ã™ã€‚  
Interposers and RDLs serve as the **mechanical, electrical, and thermal interface** between multiple chips.

â¡ ã“ã‚Œã‚‰ã®ç©å±¤æ§‹é€ ã®æœ€é©è¨­è¨ˆã¯ã€**é«˜å¯†åº¦ãƒ»é«˜æ€§èƒ½ãªãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°ã®éµ**ã¨ãªã‚Šã¾ã™ã€‚  
â¡ Their careful design determines the **scalability and performance** of advanced packages.

---
