<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: RPU_SRAM0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__RPU__SRAM0.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RPU_SRAM0<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SRAM0 Protection Register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gada6dddeba4bf9db86b81d93f095acb77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada6dddeba4bf9db86b81d93f095acb77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gada6dddeba4bf9db86b81d93f095acb77">MXC_F_RPU_SRAM0_DMA0ACNR_POS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gada6dddeba4bf9db86b81d93f095acb77"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_DMA0ACNR Position. <br /></td></tr>
<tr class="separator:gada6dddeba4bf9db86b81d93f095acb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce5f7c9f1b6848f96fd6b8758d6c837"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ce5f7c9f1b6848f96fd6b8758d6c837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga4ce5f7c9f1b6848f96fd6b8758d6c837">MXC_F_RPU_SRAM0_DMA0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_DMA0ACNR_POS))</td></tr>
<tr class="memdesc:ga4ce5f7c9f1b6848f96fd6b8758d6c837"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_DMA0ACNR Mask. <br /></td></tr>
<tr class="separator:ga4ce5f7c9f1b6848f96fd6b8758d6c837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260a38958a0f8ba82979949f03574afa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga260a38958a0f8ba82979949f03574afa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga260a38958a0f8ba82979949f03574afa">MXC_F_RPU_SRAM0_DMA0ACNW_POS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga260a38958a0f8ba82979949f03574afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_DMA0ACNW Position. <br /></td></tr>
<tr class="separator:ga260a38958a0f8ba82979949f03574afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273117211920213b84f8830944bae101"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga273117211920213b84f8830944bae101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga273117211920213b84f8830944bae101">MXC_F_RPU_SRAM0_DMA0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_DMA0ACNW_POS))</td></tr>
<tr class="memdesc:ga273117211920213b84f8830944bae101"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_DMA0ACNW Mask. <br /></td></tr>
<tr class="separator:ga273117211920213b84f8830944bae101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c633621af1b971a7c0c21bc0910ff7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c633621af1b971a7c0c21bc0910ff7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga8c633621af1b971a7c0c21bc0910ff7e">MXC_F_RPU_SRAM0_DMA1ACNR_POS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8c633621af1b971a7c0c21bc0910ff7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_DMA1ACNR Position. <br /></td></tr>
<tr class="separator:ga8c633621af1b971a7c0c21bc0910ff7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb5fbcafa9b1270d60202ef6dcad485"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bb5fbcafa9b1270d60202ef6dcad485"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga4bb5fbcafa9b1270d60202ef6dcad485">MXC_F_RPU_SRAM0_DMA1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_DMA1ACNR_POS))</td></tr>
<tr class="memdesc:ga4bb5fbcafa9b1270d60202ef6dcad485"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_DMA1ACNR Mask. <br /></td></tr>
<tr class="separator:ga4bb5fbcafa9b1270d60202ef6dcad485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1242d05fb38b9d9bb288efd94c45c3d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1242d05fb38b9d9bb288efd94c45c3d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga1242d05fb38b9d9bb288efd94c45c3d0">MXC_F_RPU_SRAM0_DMA1ACNW_POS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga1242d05fb38b9d9bb288efd94c45c3d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_DMA1ACNW Position. <br /></td></tr>
<tr class="separator:ga1242d05fb38b9d9bb288efd94c45c3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02041806a4cba27ce94b6dafeb54844f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02041806a4cba27ce94b6dafeb54844f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga02041806a4cba27ce94b6dafeb54844f">MXC_F_RPU_SRAM0_DMA1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_DMA1ACNW_POS))</td></tr>
<tr class="memdesc:ga02041806a4cba27ce94b6dafeb54844f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_DMA1ACNW Mask. <br /></td></tr>
<tr class="separator:ga02041806a4cba27ce94b6dafeb54844f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10598ce2ee4ec99be771c26c8452a05f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10598ce2ee4ec99be771c26c8452a05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga10598ce2ee4ec99be771c26c8452a05f">MXC_F_RPU_SRAM0_USBACNR_POS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga10598ce2ee4ec99be771c26c8452a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_USBACNR Position. <br /></td></tr>
<tr class="separator:ga10598ce2ee4ec99be771c26c8452a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831f7f59fd014e02d1cb1af297da2c22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga831f7f59fd014e02d1cb1af297da2c22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga831f7f59fd014e02d1cb1af297da2c22">MXC_F_RPU_SRAM0_USBACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_USBACNR_POS))</td></tr>
<tr class="memdesc:ga831f7f59fd014e02d1cb1af297da2c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_USBACNR Mask. <br /></td></tr>
<tr class="separator:ga831f7f59fd014e02d1cb1af297da2c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68eff5bdf0d111ffd464c90e51247a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac68eff5bdf0d111ffd464c90e51247a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gac68eff5bdf0d111ffd464c90e51247a7">MXC_F_RPU_SRAM0_USBACNW_POS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gac68eff5bdf0d111ffd464c90e51247a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_USBACNW Position. <br /></td></tr>
<tr class="separator:gac68eff5bdf0d111ffd464c90e51247a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d71f18ea5768d2bc82a59daacba03c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9d71f18ea5768d2bc82a59daacba03c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gaf9d71f18ea5768d2bc82a59daacba03c">MXC_F_RPU_SRAM0_USBACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_USBACNW_POS))</td></tr>
<tr class="memdesc:gaf9d71f18ea5768d2bc82a59daacba03c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_USBACNW Mask. <br /></td></tr>
<tr class="separator:gaf9d71f18ea5768d2bc82a59daacba03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb29cf42df26f8eb4e1cde63c42e5ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaceb29cf42df26f8eb4e1cde63c42e5ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gaceb29cf42df26f8eb4e1cde63c42e5ad">MXC_F_RPU_SRAM0_SYS0ACNR_POS</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaceb29cf42df26f8eb4e1cde63c42e5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SYS0ACNR Position. <br /></td></tr>
<tr class="separator:gaceb29cf42df26f8eb4e1cde63c42e5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29da3f3bcdd9a2e3558b35a0f748eba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae29da3f3bcdd9a2e3558b35a0f748eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gae29da3f3bcdd9a2e3558b35a0f748eba">MXC_F_RPU_SRAM0_SYS0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SYS0ACNR_POS))</td></tr>
<tr class="memdesc:gae29da3f3bcdd9a2e3558b35a0f748eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SYS0ACNR Mask. <br /></td></tr>
<tr class="separator:gae29da3f3bcdd9a2e3558b35a0f748eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae21f969cb9a2026ae38488b7ecac2fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae21f969cb9a2026ae38488b7ecac2fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gaae21f969cb9a2026ae38488b7ecac2fa">MXC_F_RPU_SRAM0_SYS0ACNW_POS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaae21f969cb9a2026ae38488b7ecac2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SYS0ACNW Position. <br /></td></tr>
<tr class="separator:gaae21f969cb9a2026ae38488b7ecac2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810384b38779b4387250e3ec6bbb445d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga810384b38779b4387250e3ec6bbb445d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga810384b38779b4387250e3ec6bbb445d">MXC_F_RPU_SRAM0_SYS0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SYS0ACNW_POS))</td></tr>
<tr class="memdesc:ga810384b38779b4387250e3ec6bbb445d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SYS0ACNW Mask. <br /></td></tr>
<tr class="separator:ga810384b38779b4387250e3ec6bbb445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab376a96d446340d45cfc93c34294726"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab376a96d446340d45cfc93c34294726"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gaab376a96d446340d45cfc93c34294726">MXC_F_RPU_SRAM0_SYS1ACNR_POS</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaab376a96d446340d45cfc93c34294726"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SYS1ACNR Position. <br /></td></tr>
<tr class="separator:gaab376a96d446340d45cfc93c34294726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa301c8897c790bad708fa8a4fd4a7009"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa301c8897c790bad708fa8a4fd4a7009"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gaa301c8897c790bad708fa8a4fd4a7009">MXC_F_RPU_SRAM0_SYS1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SYS1ACNR_POS))</td></tr>
<tr class="memdesc:gaa301c8897c790bad708fa8a4fd4a7009"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SYS1ACNR Mask. <br /></td></tr>
<tr class="separator:gaa301c8897c790bad708fa8a4fd4a7009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98504ba0a816d005ee93327d29b17902"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98504ba0a816d005ee93327d29b17902"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga98504ba0a816d005ee93327d29b17902">MXC_F_RPU_SRAM0_SYS1ACNW_POS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga98504ba0a816d005ee93327d29b17902"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SYS1ACNW Position. <br /></td></tr>
<tr class="separator:ga98504ba0a816d005ee93327d29b17902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5123ef60bf9f8fdb4ae1505b5ef4d40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5123ef60bf9f8fdb4ae1505b5ef4d40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gaa5123ef60bf9f8fdb4ae1505b5ef4d40">MXC_F_RPU_SRAM0_SYS1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SYS1ACNW_POS))</td></tr>
<tr class="memdesc:gaa5123ef60bf9f8fdb4ae1505b5ef4d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SYS1ACNW Mask. <br /></td></tr>
<tr class="separator:gaa5123ef60bf9f8fdb4ae1505b5ef4d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2906abfb38cc8794b1d6f08c34c64368"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2906abfb38cc8794b1d6f08c34c64368"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga2906abfb38cc8794b1d6f08c34c64368">MXC_F_RPU_SRAM0_SDMADACNR_POS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga2906abfb38cc8794b1d6f08c34c64368"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDMADACNR Position. <br /></td></tr>
<tr class="separator:ga2906abfb38cc8794b1d6f08c34c64368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea4640c0171fd39533a4331435e78ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ea4640c0171fd39533a4331435e78ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga7ea4640c0171fd39533a4331435e78ad">MXC_F_RPU_SRAM0_SDMADACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDMADACNR_POS))</td></tr>
<tr class="memdesc:ga7ea4640c0171fd39533a4331435e78ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDMADACNR Mask. <br /></td></tr>
<tr class="separator:ga7ea4640c0171fd39533a4331435e78ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034a7d9d9026699ccc2c930a7e286bc1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga034a7d9d9026699ccc2c930a7e286bc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga034a7d9d9026699ccc2c930a7e286bc1">MXC_F_RPU_SRAM0_SDMADACNW_POS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga034a7d9d9026699ccc2c930a7e286bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDMADACNW Position. <br /></td></tr>
<tr class="separator:ga034a7d9d9026699ccc2c930a7e286bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e39a9bbc77709bbe27725670f987bcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e39a9bbc77709bbe27725670f987bcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga5e39a9bbc77709bbe27725670f987bcc">MXC_F_RPU_SRAM0_SDMADACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDMADACNW_POS))</td></tr>
<tr class="memdesc:ga5e39a9bbc77709bbe27725670f987bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDMADACNW Mask. <br /></td></tr>
<tr class="separator:ga5e39a9bbc77709bbe27725670f987bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7171721e6476226c1dd9079714b782"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb7171721e6476226c1dd9079714b782"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gabb7171721e6476226c1dd9079714b782">MXC_F_RPU_SRAM0_SDMAIACNR_POS</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gabb7171721e6476226c1dd9079714b782"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDMAIACNR Position. <br /></td></tr>
<tr class="separator:gabb7171721e6476226c1dd9079714b782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9606a2be5a035cade5095413f48fb02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9606a2be5a035cade5095413f48fb02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gac9606a2be5a035cade5095413f48fb02">MXC_F_RPU_SRAM0_SDMAIACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDMAIACNR_POS))</td></tr>
<tr class="memdesc:gac9606a2be5a035cade5095413f48fb02"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDMAIACNR Mask. <br /></td></tr>
<tr class="separator:gac9606a2be5a035cade5095413f48fb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bcf3ac1ea2a1470d246cf5f4da1f82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2bcf3ac1ea2a1470d246cf5f4da1f82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gad2bcf3ac1ea2a1470d246cf5f4da1f82">MXC_F_RPU_SRAM0_SDMAIACNW_POS</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gad2bcf3ac1ea2a1470d246cf5f4da1f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDMAIACNW Position. <br /></td></tr>
<tr class="separator:gad2bcf3ac1ea2a1470d246cf5f4da1f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2924955864a40420c5dc9c5ed3a0d05c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2924955864a40420c5dc9c5ed3a0d05c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga2924955864a40420c5dc9c5ed3a0d05c">MXC_F_RPU_SRAM0_SDMAIACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDMAIACNW_POS))</td></tr>
<tr class="memdesc:ga2924955864a40420c5dc9c5ed3a0d05c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDMAIACNW Mask. <br /></td></tr>
<tr class="separator:ga2924955864a40420c5dc9c5ed3a0d05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fd64ce638401ab7d3601c1ea202618"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29fd64ce638401ab7d3601c1ea202618"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga29fd64ce638401ab7d3601c1ea202618">MXC_F_RPU_SRAM0_CRYPTOACNR_POS</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga29fd64ce638401ab7d3601c1ea202618"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_CRYPTOACNR Position. <br /></td></tr>
<tr class="separator:ga29fd64ce638401ab7d3601c1ea202618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499056aaebe0e13d53a3d2df716286b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga499056aaebe0e13d53a3d2df716286b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga499056aaebe0e13d53a3d2df716286b7">MXC_F_RPU_SRAM0_CRYPTOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_CRYPTOACNR_POS))</td></tr>
<tr class="memdesc:ga499056aaebe0e13d53a3d2df716286b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_CRYPTOACNR Mask. <br /></td></tr>
<tr class="separator:ga499056aaebe0e13d53a3d2df716286b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8825104673f0764552b7128fafdf1fab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8825104673f0764552b7128fafdf1fab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga8825104673f0764552b7128fafdf1fab">MXC_F_RPU_SRAM0_CRYPTOACNW_POS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga8825104673f0764552b7128fafdf1fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_CRYPTOACNW Position. <br /></td></tr>
<tr class="separator:ga8825104673f0764552b7128fafdf1fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c6f431b6cc27a5298e9e199ee5fc72"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71c6f431b6cc27a5298e9e199ee5fc72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#ga71c6f431b6cc27a5298e9e199ee5fc72">MXC_F_RPU_SRAM0_CRYPTOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_CRYPTOACNW_POS))</td></tr>
<tr class="memdesc:ga71c6f431b6cc27a5298e9e199ee5fc72"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_CRYPTOACNW Mask. <br /></td></tr>
<tr class="separator:ga71c6f431b6cc27a5298e9e199ee5fc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6622fe1099ace1cc2d9df41528c99c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6622fe1099ace1cc2d9df41528c99c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gaf6622fe1099ace1cc2d9df41528c99c7">MXC_F_RPU_SRAM0_SDIOACNR_POS</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaf6622fe1099ace1cc2d9df41528c99c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDIOACNR Position. <br /></td></tr>
<tr class="separator:gaf6622fe1099ace1cc2d9df41528c99c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa243e4ceda285a2145cc48921c8b9223"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa243e4ceda285a2145cc48921c8b9223"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gaa243e4ceda285a2145cc48921c8b9223">MXC_F_RPU_SRAM0_SDIOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDIOACNR_POS))</td></tr>
<tr class="memdesc:gaa243e4ceda285a2145cc48921c8b9223"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDIOACNR Mask. <br /></td></tr>
<tr class="separator:gaa243e4ceda285a2145cc48921c8b9223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab011f03d0cfc613a4313babdcfdf4a90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab011f03d0cfc613a4313babdcfdf4a90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gab011f03d0cfc613a4313babdcfdf4a90">MXC_F_RPU_SRAM0_SDIOACNW_POS</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gab011f03d0cfc613a4313babdcfdf4a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDIOACNW Position. <br /></td></tr>
<tr class="separator:gab011f03d0cfc613a4313babdcfdf4a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43394d52a54fa7c5fce39bcaac11003"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf43394d52a54fa7c5fce39bcaac11003"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html#gaf43394d52a54fa7c5fce39bcaac11003">MXC_F_RPU_SRAM0_SDIOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM0_SDIOACNW_POS))</td></tr>
<tr class="memdesc:gaf43394d52a54fa7c5fce39bcaac11003"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0_SDIOACNW Mask. <br /></td></tr>
<tr class="separator:gaf43394d52a54fa7c5fce39bcaac11003"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
