{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708036096742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708036096747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 01:28:16 2024 " "Processing started: Fri Feb 16 01:28:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708036096747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036096747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello -c hello " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036096747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708036097349 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "word_gen.sv(72) " "Verilog HDL information at word_gen.sv(72): always construct contains both blocking and non-blocking assignments" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708036105064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "word_gen.sv(84) " "Verilog HDL information at word_gen.sv(84): always construct contains both blocking and non-blocking assignments" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708036105065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file word_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 word_gen " "Found entity 1: word_gen" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_rg " "Found entity 1: ss_rg" {  } { { "ss_rg.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_cntr " "Found entity 1: ss_cntr" {  } { { "ss_cntr.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_rg " "Found entity 1: rst_rg" {  } { { "rst_rg.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/rst_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/MUX2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file hello_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hello_tb " "Found entity 1: hello_tb" {  } { { "hello_tb.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/hello_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello.sv 1 1 " "Found 1 design units, including 1 entities, in source file hello.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hello " "Found entity 1: hello" {  } { { "hello.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/hello.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/FSM_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_rg " "Found entity 1: d_rg" {  } { { "d_rg.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/d_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_rg " "Found entity 1: dig_rg" {  } { { "dig_rg.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/dig_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "cnt_div.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/cnt_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2ss.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2ss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2ss " "Found entity 1: b2ss" {  } { { "b2ss.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708036105128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036105128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello " "Elaborating entity \"hello\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708036105170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_cntr ss_cntr:ss_cntr_inst " "Elaborating entity \"ss_cntr\" for hierarchy \"ss_cntr:ss_cntr_inst\"" {  } { { "hello.sv" "ss_cntr_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/hello.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_rg ss_cntr:ss_cntr_inst\|rst_rg:rst_rg_inst " "Elaborating entity \"rst_rg\" for hierarchy \"ss_cntr:ss_cntr_inst\|rst_rg:rst_rg_inst\"" {  } { { "ss_cntr.sv" "rst_rg_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst " "Elaborating entity \"cnt_div\" for hierarchy \"ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_inst\"" {  } { { "ss_cntr.sv" "cnt_div_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst " "Elaborating entity \"cnt_div\" for hierarchy \"ss_cntr:ss_cntr_inst\|cnt_div:cnt_div_word_inst\"" {  } { { "ss_cntr.sv" "cnt_div_word_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM ss_cntr:ss_cntr_inst\|FSM:FSM_inst " "Elaborating entity \"FSM\" for hierarchy \"ss_cntr:ss_cntr_inst\|FSM:FSM_inst\"" {  } { { "ss_cntr.sv" "FSM_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_rg ss_cntr:ss_cntr_inst\|dig_rg:dig_rg_inst " "Elaborating entity \"dig_rg\" for hierarchy \"ss_cntr:ss_cntr_inst\|dig_rg:dig_rg_inst\"" {  } { { "ss_cntr.sv" "dig_rg_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_gen ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst " "Elaborating entity \"word_gen\" for hierarchy \"ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\"" {  } { { "ss_cntr.sv" "word_gen_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105186 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hello_ROM.data_a 0 word_gen.sv(7) " "Net \"hello_ROM.data_a\" at word_gen.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105187 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hello_ROM.waddr_a 0 word_gen.sv(7) " "Net \"hello_ROM.waddr_a\" at word_gen.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105187 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "goodbye_ROM.data_a 0 word_gen.sv(8) " "Net \"goodbye_ROM.data_a\" at word_gen.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105187 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "goodbye_ROM.waddr_a 0 word_gen.sv(8) " "Net \"goodbye_ROM.waddr_a\" at word_gen.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105187 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "world_ROM.data_a 0 word_gen.sv(10) " "Net \"world_ROM.data_a\" at word_gen.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105187 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "world_ROM.waddr_a 0 word_gen.sv(10) " "Net \"world_ROM.waddr_a\" at word_gen.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105187 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hello_ROM.we_a 0 word_gen.sv(7) " "Net \"hello_ROM.we_a\" at word_gen.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105187 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "goodbye_ROM.we_a 0 word_gen.sv(8) " "Net \"goodbye_ROM.we_a\" at word_gen.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105187 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "world_ROM.we_a 0 word_gen.sv(10) " "Net \"world_ROM.we_a\" at word_gen.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105187 "|hello|ss_cntr:ss_cntr_inst|word_gen:word_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_rg ss_cntr:ss_cntr_inst\|d_rg:d_rg_inst " "Elaborating entity \"d_rg\" for hierarchy \"ss_cntr:ss_cntr_inst\|d_rg:d_rg_inst\"" {  } { { "ss_cntr.sv" "d_rg_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 ss_cntr:ss_cntr_inst\|MUX2:MUX2_inst " "Elaborating entity \"MUX2\" for hierarchy \"ss_cntr:ss_cntr_inst\|MUX2:MUX2_inst\"" {  } { { "ss_cntr.sv" "MUX2_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2ss ss_cntr:ss_cntr_inst\|b2ss:b2ss_inst " "Elaborating entity \"b2ss\" for hierarchy \"ss_cntr:ss_cntr_inst\|b2ss:b2ss_inst\"" {  } { { "ss_cntr.sv" "b2ss_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105193 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.data_a 0 b2ss.sv(6) " "Net \"seg_arr.data_a\" at b2ss.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105194 "|hello|ss_cntr:ss_cntr_inst|b2ss:b2ss_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.waddr_a 0 b2ss.sv(6) " "Net \"seg_arr.waddr_a\" at b2ss.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105194 "|hello|ss_cntr:ss_cntr_inst|b2ss:b2ss_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.we_a 0 b2ss.sv(6) " "Net \"seg_arr.we_a\" at b2ss.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708036105194 "|hello|ss_cntr:ss_cntr_inst|b2ss:b2ss_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_rg ss_cntr:ss_cntr_inst\|ss_rg:ss_rg_inst " "Elaborating entity \"ss_rg\" for hierarchy \"ss_cntr:ss_cntr_inst\|ss_rg:ss_rg_inst\"" {  } { { "ss_cntr.sv" "ss_rg_inst" { Text "C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036105196 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1708036105347 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1708036105347 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr_inst\|b2ss:b2ss_inst\|seg_arr " "RAM logic \"ss_cntr:ss_cntr_inst\|b2ss:b2ss_inst\|seg_arr\" is uninferred due to inappropriate RAM size" {  } { { "b2ss.sv" "seg_arr" { Text "C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1708036105386 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|hello_ROM " "RAM logic \"ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|hello_ROM\" is uninferred due to inappropriate RAM size" {  } { { "word_gen.sv" "hello_ROM" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1708036105386 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|goodbye_ROM " "RAM logic \"ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|goodbye_ROM\" is uninferred due to inappropriate RAM size" {  } { { "word_gen.sv" "goodbye_ROM" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1708036105386 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|world_ROM " "RAM logic \"ss_cntr:ss_cntr_inst\|word_gen:word_gen_inst\|world_ROM\" is uninferred due to inappropriate RAM size" {  } { { "word_gen.sv" "world_ROM" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1708036105386 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1708036105386 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram0_b2ss_345861.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram0_b2ss_345861.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708036105387 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram2_word_gen_dcdc8e7.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram2_word_gen_dcdc8e7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1708036105426 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram0_word_gen_dcdc8e7.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/QuartusProjects/verilog-portfolio/hello/db/hello.ram0_word_gen_dcdc8e7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1708036105427 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 95 -1 0 } } { "word_gen.sv" "" { Text "C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708036105614 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1708036105614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708036105730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708036106166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/QuartusProjects/verilog-portfolio/hello/output_files/hello.map.smsg " "Generated suppressed messages file C:/QuartusProjects/verilog-portfolio/hello/output_files/hello.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036106200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708036106288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708036106288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708036106332 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708036106332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708036106332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708036106332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708036106348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 01:28:26 2024 " "Processing ended: Fri Feb 16 01:28:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708036106348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708036106348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708036106348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708036106348 ""}
