
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b110      	cbz	r0, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2101      	movs	r1, #1
 800019c:	7021      	strb	r1, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b0 	.word	0x200000b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001e10 	.word	0x08001e10

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b06      	ldr	r3, [pc, #24]	; (80001c8 <frame_dummy+0x1c>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4806      	ldr	r0, [pc, #24]	; (80001cc <frame_dummy+0x20>)
 80001b4:	4906      	ldr	r1, [pc, #24]	; (80001d0 <frame_dummy+0x24>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	4806      	ldr	r0, [pc, #24]	; (80001d4 <frame_dummy+0x28>)
 80001bc:	6801      	ldr	r1, [r0, #0]
 80001be:	b111      	cbz	r1, 80001c6 <frame_dummy+0x1a>
 80001c0:	4a05      	ldr	r2, [pc, #20]	; (80001d8 <frame_dummy+0x2c>)
 80001c2:	b102      	cbz	r2, 80001c6 <frame_dummy+0x1a>
 80001c4:	4790      	blx	r2
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001e10 	.word	0x08001e10
 80001d0:	200000b4 	.word	0x200000b4
 80001d4:	200000ac 	.word	0x200000ac
 80001d8:	00000000 	.word	0x00000000

080001dc <_mainCRTStartup>:
 80001dc:	4b15      	ldr	r3, [pc, #84]	; (8000234 <_mainCRTStartup+0x58>)
 80001de:	2b00      	cmp	r3, #0
 80001e0:	bf08      	it	eq
 80001e2:	4b13      	ldreq	r3, [pc, #76]	; (8000230 <_mainCRTStartup+0x54>)
 80001e4:	469d      	mov	sp, r3
 80001e6:	f5a3 3a80 	sub.w	sl, r3, #65536	; 0x10000
 80001ea:	2100      	movs	r1, #0
 80001ec:	468b      	mov	fp, r1
 80001ee:	460f      	mov	r7, r1
 80001f0:	4813      	ldr	r0, [pc, #76]	; (8000240 <_mainCRTStartup+0x64>)
 80001f2:	4a14      	ldr	r2, [pc, #80]	; (8000244 <_mainCRTStartup+0x68>)
 80001f4:	1a12      	subs	r2, r2, r0
 80001f6:	f001 fdd3 	bl	8001da0 <memset>
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <_mainCRTStartup+0x5c>)
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d000      	beq.n	8000202 <_mainCRTStartup+0x26>
 8000200:	4798      	blx	r3
 8000202:	4b0e      	ldr	r3, [pc, #56]	; (800023c <_mainCRTStartup+0x60>)
 8000204:	2b00      	cmp	r3, #0
 8000206:	d000      	beq.n	800020a <_mainCRTStartup+0x2e>
 8000208:	4798      	blx	r3
 800020a:	2000      	movs	r0, #0
 800020c:	2100      	movs	r1, #0
 800020e:	4604      	mov	r4, r0
 8000210:	460d      	mov	r5, r1
 8000212:	2000      	movs	r0, #0
 8000214:	490c      	ldr	r1, [pc, #48]	; (8000248 <_mainCRTStartup+0x6c>)
 8000216:	2200      	movs	r2, #0
 8000218:	2300      	movs	r3, #0
 800021a:	f001 fd65 	bl	8001ce8 <__register_exitproc>
 800021e:	f001 fd99 	bl	8001d54 <__libc_init_array>
 8000222:	4620      	mov	r0, r4
 8000224:	4629      	mov	r1, r5
 8000226:	f001 fdc3 	bl	8001db0 <main>
 800022a:	f001 fd67 	bl	8001cfc <exit>
 800022e:	bf00      	nop
 8000230:	00080000 	.word	0x00080000
	...
 8000240:	200000b0 	.word	0x200000b0
 8000244:	200000d0 	.word	0x200000d0
 8000248:	08001d29 	.word	0x08001d29

0800024c <_exit>:
 800024c:	e7fe      	b.n	800024c <_exit>
 800024e:	bf00      	nop

08000250 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop

08000254 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000254:	e7fe      	b.n	8000254 <HardFault_Handler>
 8000256:	bf00      	nop

08000258 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000258:	e7fe      	b.n	8000258 <MemManage_Handler>
 800025a:	bf00      	nop

0800025c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800025c:	e7fe      	b.n	800025c <BusFault_Handler>
 800025e:	bf00      	nop

08000260 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000260:	e7fe      	b.n	8000260 <UsageFault_Handler>
 8000262:	bf00      	nop

08000264 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop

08000268 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop

0800026c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop

08000274 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000274:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000278:	f2ce 0200 	movt	r2, #57344	; 0xe000
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800027c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000280:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000284:	f2c4 0302 	movt	r3, #16386	; 0x4002
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000288:	f441 0070 	orr.w	r0, r1, #15728640	; 0xf00000
 800028c:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000290:	681a      	ldr	r2, [r3, #0]
 8000292:	f042 0101 	orr.w	r1, r2, #1
 8000296:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8000298:	6858      	ldr	r0, [r3, #4]
 800029a:	f24c 020c 	movw	r2, #49164	; 0xc00c
 800029e:	f6cf 027f 	movt	r2, #63615	; 0xf87f
 80002a2:	4002      	ands	r2, r0
 80002a4:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80002a6:	6819      	ldr	r1, [r3, #0]
 80002a8:	f021 7084 	bic.w	r0, r1, #17301504	; 0x1080000
 80002ac:	f420 3280 	bic.w	r2, r0, #65536	; 0x10000
 80002b0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002b2:	6819      	ldr	r1, [r3, #0]
 80002b4:	f421 2080 	bic.w	r0, r1, #262144	; 0x40000
 80002b8:	6018      	str	r0, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80002ba:	685a      	ldr	r2, [r3, #4]
 80002bc:	f422 01fe 	bic.w	r1, r2, #8323072	; 0x7f0000
 80002c0:	6059      	str	r1, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80002c2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80002c4:	f020 020f 	bic.w	r2, r0, #15
 80002c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80002ca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80002cc:	f64f 42cc 	movw	r2, #64716	; 0xfccc
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002d0:	b082      	sub	sp, #8

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80002d2:	f6cf 7200 	movt	r2, #65280	; 0xff00
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80002d6:	2100      	movs	r1, #0

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80002d8:	4002      	ands	r2, r0
 80002da:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80002dc:	6099      	str	r1, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80002de:	9100      	str	r1, [sp, #0]
 80002e0:	9101      	str	r1, [sp, #4]
 #if defined (PLL_SOURCE_HSE)
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 #elif defined (PLL_SOURCE_HSE_BYPASS)
  /* HSE oscillator bypassed with external clock */    
  RCC->CR |= (uint32_t)(RCC_CR_HSEON | RCC_CR_HSEBYP);
 80002e2:	6818      	ldr	r0, [r3, #0]
 80002e4:	f440 22a0 	orr.w	r2, r0, #327680	; 0x50000
 80002e8:	601a      	str	r2, [r3, #0]
 #endif /* PLL_SOURCE_HSE */
   
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80002ea:	4619      	mov	r1, r3
 80002ec:	e003      	b.n	80002f6 <SystemInit+0x82>
    StartUpCounter++;  
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80002ee:	9a00      	ldr	r2, [sp, #0]
 80002f0:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 80002f4:	d009      	beq.n	800030a <SystemInit+0x96>
 #endif /* PLL_SOURCE_HSE */
   
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80002f6:	680b      	ldr	r3, [r1, #0]
 80002f8:	f403 3000 	and.w	r0, r3, #131072	; 0x20000
 80002fc:	9001      	str	r0, [sp, #4]
    StartUpCounter++;  
 80002fe:	9a00      	ldr	r2, [sp, #0]
 8000300:	1c53      	adds	r3, r2, #1
 8000302:	9300      	str	r3, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000304:	9801      	ldr	r0, [sp, #4]
 8000306:	2800      	cmp	r0, #0
 8000308:	d0f1      	beq.n	80002ee <SystemInit+0x7a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800030a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800030e:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8000312:	680b      	ldr	r3, [r1, #0]
 8000314:	f413 3000 	ands.w	r0, r3, #131072	; 0x20000
 8000318:	d00d      	beq.n	8000336 <SystemInit+0xc2>
  {
    HSEStatus = (uint32_t)0x01;
 800031a:	2201      	movs	r2, #1
 800031c:	9201      	str	r2, [sp, #4]
  else
  {
    HSEStatus = (uint32_t)0x00;
  }  

  if (HSEStatus == (uint32_t)0x01)
 800031e:	9901      	ldr	r1, [sp, #4]
 8000320:	2901      	cmp	r1, #1
 8000322:	d00c      	beq.n	800033e <SystemInit+0xca>
  SetSysClock();
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000324:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000328:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800032c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8000330:	6099      	str	r1, [r3, #8]
#endif  
}
 8000332:	b002      	add	sp, #8
 8000334:	4770      	bx	lr
  {
    HSEStatus = (uint32_t)0x01;
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000336:	9001      	str	r0, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000338:	9901      	ldr	r1, [sp, #4]
 800033a:	2901      	cmp	r1, #1
 800033c:	d1f2      	bne.n	8000324 <SystemInit+0xb0>
  {
    /* Enable Prefetch Buffer and set Flash Latency */
    FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY_1;
 800033e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000342:	f2c4 0002 	movt	r0, #16386	; 0x4002
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000346:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800034a:	f2c4 0302 	movt	r3, #16386	; 0x4002
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Enable Prefetch Buffer and set Flash Latency */
    FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY_1;
 800034e:	2212      	movs	r2, #18
 8000350:	6002      	str	r2, [r0, #0]
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000352:	6859      	ldr	r1, [r3, #4]
 8000354:	6059      	str	r1, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000356:	6858      	ldr	r0, [r3, #4]
 8000358:	6058      	str	r0, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800035a:	685a      	ldr	r2, [r3, #4]
 800035c:	f442 6180 	orr.w	r1, r2, #1024	; 0x400
 8000360:	6059      	str	r1, [r3, #4]
    
   
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000362:	6858      	ldr	r0, [r3, #4]
 8000364:	f420 127c 	bic.w	r2, r0, #4128768	; 0x3f0000
 8000368:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL9);
 800036a:	6859      	ldr	r1, [r3, #4]
 800036c:	f441 10e8 	orr.w	r0, r1, #1900544	; 0x1d0000
 8000370:	6058      	str	r0, [r3, #4]
    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000372:	681a      	ldr	r2, [r3, #0]
 8000374:	f042 7180 	orr.w	r1, r2, #16777216	; 0x1000000
 8000378:	6019      	str	r1, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800037a:	4618      	mov	r0, r3
 800037c:	6802      	ldr	r2, [r0, #0]
 800037e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000382:	0192      	lsls	r2, r2, #6
 8000384:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000388:	d5f8      	bpl.n	800037c <SystemInit+0x108>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800038a:	6859      	ldr	r1, [r3, #4]
 800038c:	f021 0003 	bic.w	r0, r1, #3
 8000390:	6058      	str	r0, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000392:	685a      	ldr	r2, [r3, #4]
 8000394:	f042 0102 	orr.w	r1, r2, #2
 8000398:	6059      	str	r1, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800039a:	6858      	ldr	r0, [r3, #4]
 800039c:	f000 020c 	and.w	r2, r0, #12
 80003a0:	2a08      	cmp	r2, #8
 80003a2:	d1fa      	bne.n	800039a <SystemInit+0x126>
 80003a4:	e7be      	b.n	8000324 <SystemInit+0xb0>
 80003a6:	bf00      	nop

080003a8 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate (void)
{
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80003a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003b0:	685a      	ldr	r2, [r3, #4]
 80003b2:	f002 000c 	and.w	r0, r2, #12
  
  switch (tmp)
 80003b6:	2808      	cmp	r0, #8
 80003b8:	d010      	beq.n	80003dc <SystemCoreClockUpdate+0x34>
 80003ba:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 80003be:	f2c0 017a 	movt	r1, #122	; 0x7a
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80003c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80003c6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003ca:	4812      	ldr	r0, [pc, #72]	; (8000414 <SystemCoreClockUpdate+0x6c>)
 80003cc:	6853      	ldr	r3, [r2, #4]
 80003ce:	f3c3 1203 	ubfx	r2, r3, #4, #4
 80003d2:	5c83      	ldrb	r3, [r0, r2]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80003d4:	fa21 f103 	lsr.w	r1, r1, r3
 80003d8:	6101      	str	r1, [r0, #16]
 80003da:	4770      	bx	lr
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
      break;
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80003dc:	685a      	ldr	r2, [r3, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80003de:	6858      	ldr	r0, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;
 80003e0:	f3c2 4183 	ubfx	r1, r2, #18, #4
 80003e4:	1c8a      	adds	r2, r1, #2
      
      if (pllsource == 0x00)
 80003e6:	03c1      	lsls	r1, r0, #15
 80003e8:	d406      	bmi.n	80003f8 <SystemCoreClockUpdate+0x50>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80003ea:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80003ee:	f2c0 033d 	movt	r3, #61	; 0x3d
 80003f2:	fb03 f102 	mul.w	r1, r3, r2
 80003f6:	e7e4      	b.n	80003c2 <SystemCoreClockUpdate+0x1a>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80003f8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 80003fa:	f44f 5390 	mov.w	r3, #4608	; 0x1200
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80003fe:	f000 010f 	and.w	r1, r0, #15
 8000402:	1c48      	adds	r0, r1, #1
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 8000404:	f2c0 037a 	movt	r3, #122	; 0x7a
 8000408:	fbb3 f1f0 	udiv	r1, r3, r0
 800040c:	fb02 f101 	mul.w	r1, r2, r1
 8000410:	e7d7      	b.n	80003c2 <SystemCoreClockUpdate+0x1a>
 8000412:	bf00      	nop
 8000414:	20000004 	.word	0x20000004

08000418 <IR_timer_config>:
#include "main.h"

void IR_timer_config(void)
{
 8000418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	GPIO_InitTypeDef GPIO_InitStructurc;
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
 	TIM_OCInitTypeDef TIM_OCInitStructure;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800041c:	2101      	movs	r1, #1
#include "main.h"

void IR_timer_config(void)
{
 800041e:	b08b      	sub	sp, #44	; 0x2c
	GPIO_InitTypeDef GPIO_InitStructurc;
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
 	TIM_OCInitTypeDef TIM_OCInitStructure;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000420:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000424:	f001 fbac 	bl	8001b80 <RCC_AHBPeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16 | RCC_APB2Periph_TIM17, ENABLE);
 8000428:	2101      	movs	r1, #1
 800042a:	f44f 20c0 	mov.w	r0, #393216	; 0x60000
 800042e:	f001 fbb5 	bl	8001b9c <RCC_APB2PeriphClockCmd>

	GPIO_InitStructurc.GPIO_Pin = GPIO_Pin_13;
	GPIO_InitStructurc.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructurc.GPIO_OType = GPIO_OType_PP;
 8000432:	2400      	movs	r4, #0

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16 | RCC_APB2Periph_TIM17, ENABLE);

	GPIO_InitStructurc.GPIO_Pin = GPIO_Pin_13;
	GPIO_InitStructurc.GPIO_Mode = GPIO_Mode_AF;
 8000434:	f04f 0802 	mov.w	r8, #2
 	TIM_OCInitTypeDef TIM_OCInitStructure;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16 | RCC_APB2Periph_TIM17, ENABLE);

	GPIO_InitStructurc.GPIO_Pin = GPIO_Pin_13;
 8000438:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	GPIO_InitStructurc.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructurc.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructurc.GPIO_Speed = GPIO_Speed_50MHz;
 800043c:	2203      	movs	r2, #3
	GPIO_InitStructurc.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_Init(GPIOA, &GPIO_InitStructurc);
 800043e:	4669      	mov	r1, sp
 8000440:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

	TIM_InitStructure.TIM_Period = 32;
	TIM_InitStructure.TIM_Prescaler = 0;
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_InitStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseInit(TIM16 ,&TIM_InitStructure);
 8000444:	f44f 4788 	mov.w	r7, #17408	; 0x4400
 8000448:	f2c4 0701 	movt	r7, #16385	; 0x4001
 	TIM_OCInitTypeDef TIM_OCInitStructure;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16 | RCC_APB2Periph_TIM17, ENABLE);

	GPIO_InitStructurc.GPIO_Pin = GPIO_Pin_13;
 800044c:	9300      	str	r3, [sp, #0]
	GPIO_InitStructurc.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructurc.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructurc.GPIO_Speed = GPIO_Speed_50MHz;
 800044e:	f88d 2005 	strb.w	r2, [sp, #5]

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16 | RCC_APB2Periph_TIM17, ENABLE);

	GPIO_InitStructurc.GPIO_Pin = GPIO_Pin_13;
	GPIO_InitStructurc.GPIO_Mode = GPIO_Mode_AF;
 8000452:	f88d 8004 	strb.w	r8, [sp, #4]
	GPIO_InitStructurc.GPIO_OType = GPIO_OType_PP;
 8000456:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructurc.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructurc.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800045a:	f88d 4007 	strb.w	r4, [sp, #7]
	TIM_InitStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseInit(TIM16 ,&TIM_InitStructure);

	TIM_InitStructure.TIM_Period = 1000;
	TIM_InitStructure.TIM_Prescaler = 64;
	TIM_TimeBaseInit(TIM17,  &TIM_InitStructure);
 800045e:	f44f 4690 	mov.w	r6, #18432	; 0x4800
	GPIO_InitStructurc.GPIO_Pin = GPIO_Pin_13;
	GPIO_InitStructurc.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructurc.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructurc.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructurc.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_Init(GPIOA, &GPIO_InitStructurc);
 8000462:	f001 f801 	bl	8001468 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource13, GPIO_AF_5);
 8000466:	2205      	movs	r2, #5
 8000468:	210d      	movs	r1, #13
 800046a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800046e:	f001 f891 	bl	8001594 <GPIO_PinAFConfig>
	TIM_InitStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseInit(TIM16 ,&TIM_InitStructure);

	TIM_InitStructure.TIM_Period = 1000;
	TIM_InitStructure.TIM_Prescaler = 64;
	TIM_TimeBaseInit(TIM17,  &TIM_InitStructure);
 8000472:	f2c4 0601 	movt	r6, #16385	; 0x4001

	TIM_InitStructure.TIM_Period = 32;
	TIM_InitStructure.TIM_Prescaler = 0;
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_InitStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseInit(TIM16 ,&TIM_InitStructure);
 8000476:	4638      	mov	r0, r7
 8000478:	a902      	add	r1, sp, #8
	GPIO_InitStructurc.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_Init(GPIOA, &GPIO_InitStructurc);

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource13, GPIO_AF_5);

	TIM_InitStructure.TIM_Period = 32;
 800047a:	2520      	movs	r5, #32
 800047c:	9503      	str	r5, [sp, #12]
	TIM_InitStructure.TIM_Prescaler = 0;
 800047e:	f8ad 4008 	strh.w	r4, [sp, #8]
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000482:	f8ad 400a 	strh.w	r4, [sp, #10]
	TIM_InitStructure.TIM_ClockDivision = 0;
 8000486:	f8ad 4010 	strh.w	r4, [sp, #16]
	TIM_TimeBaseInit(TIM16 ,&TIM_InitStructure);
 800048a:	f000 f903 	bl	8000694 <TIM_TimeBaseInit>

	TIM_InitStructure.TIM_Period = 1000;
	TIM_InitStructure.TIM_Prescaler = 64;
 800048e:	2240      	movs	r2, #64	; 0x40
	TIM_TimeBaseInit(TIM17,  &TIM_InitStructure);
 8000490:	4630      	mov	r0, r6
 8000492:	a902      	add	r1, sp, #8
	TIM_InitStructure.TIM_Prescaler = 0;
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_InitStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseInit(TIM16 ,&TIM_InitStructure);

	TIM_InitStructure.TIM_Period = 1000;
 8000494:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	TIM_InitStructure.TIM_Prescaler = 64;
	TIM_TimeBaseInit(TIM17,  &TIM_InitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Toggle;
	TIM_OCInitStructure.TIM_OutputState = ENABLE;
 8000498:	2501      	movs	r5, #1
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_InitStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseInit(TIM16 ,&TIM_InitStructure);

	TIM_InitStructure.TIM_Period = 1000;
	TIM_InitStructure.TIM_Prescaler = 64;
 800049a:	f8ad 2008 	strh.w	r2, [sp, #8]
	TIM_TimeBaseInit(TIM17,  &TIM_InitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Toggle;
 800049e:	f04f 0b30 	mov.w	fp, #48	; 0x30
	TIM_OCInitStructure.TIM_OutputState = ENABLE;
	TIM_OCInitStructure.TIM_OutputNState = DISABLE;
	TIM_OCInitStructure.TIM_Pulse = 16;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCPolarity_Low;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 80004a2:	f44f 7a80 	mov.w	sl, #256	; 0x100
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 80004a6:	f44f 7900 	mov.w	r9, #512	; 0x200
	TIM_InitStructure.TIM_Prescaler = 0;
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_InitStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseInit(TIM16 ,&TIM_InitStructure);

	TIM_InitStructure.TIM_Period = 1000;
 80004aa:	9303      	str	r3, [sp, #12]
	TIM_InitStructure.TIM_Prescaler = 64;
	TIM_TimeBaseInit(TIM17,  &TIM_InitStructure);
 80004ac:	f000 f8f2 	bl	8000694 <TIM_TimeBaseInit>

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Toggle;
	TIM_OCInitStructure.TIM_OutputState = ENABLE;
	TIM_OCInitStructure.TIM_OutputNState = DISABLE;
	TIM_OCInitStructure.TIM_Pulse = 16;
 80004b0:	2310      	movs	r3, #16
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCPolarity_Low;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC1Init(TIM16, &TIM_OCInitStructure);
 80004b2:	4638      	mov	r0, r7
 80004b4:	a905      	add	r1, sp, #20
	TIM_TimeBaseInit(TIM17,  &TIM_InitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Toggle;
	TIM_OCInitStructure.TIM_OutputState = ENABLE;
	TIM_OCInitStructure.TIM_OutputNState = DISABLE;
	TIM_OCInitStructure.TIM_Pulse = 16;
 80004b6:	9307      	str	r3, [sp, #28]

	TIM_InitStructure.TIM_Period = 1000;
	TIM_InitStructure.TIM_Prescaler = 64;
	TIM_TimeBaseInit(TIM17,  &TIM_InitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Toggle;
 80004b8:	f8cd b014 	str.w	fp, [sp, #20]
	TIM_OCInitStructure.TIM_OutputState = ENABLE;
 80004bc:	f8ad 5018 	strh.w	r5, [sp, #24]
	TIM_OCInitStructure.TIM_OutputNState = DISABLE;
 80004c0:	f8ad 401a 	strh.w	r4, [sp, #26]
	TIM_OCInitStructure.TIM_Pulse = 16;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 80004c4:	f8ad 8020 	strh.w	r8, [sp, #32]
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCPolarity_Low;
 80004c8:	f8ad 8022 	strh.w	r8, [sp, #34]	; 0x22
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 80004cc:	f8ad a024 	strh.w	sl, [sp, #36]	; 0x24
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 80004d0:	f8ad 9026 	strh.w	r9, [sp, #38]	; 0x26
	TIM_OC1Init(TIM16, &TIM_OCInitStructure);
 80004d4:	f000 f9b6 	bl	8000844 <TIM_OC1Init>
	TIM_OCInitStructure.TIM_Pulse = 500;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCPolarity_Low;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC1Init(TIM17, &TIM_OCInitStructure);
 80004d8:	4630      	mov	r0, r6
 80004da:	a905      	add	r1, sp, #20
	TIM_OC1Init(TIM16, &TIM_OCInitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Toggle;
	TIM_OCInitStructure.TIM_OutputState = ENABLE;
	TIM_OCInitStructure.TIM_OutputNState = DISABLE;
	TIM_OCInitStructure.TIM_Pulse = 500;
 80004dc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80004e0:	9207      	str	r2, [sp, #28]
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCPolarity_Low;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC1Init(TIM16, &TIM_OCInitStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Toggle;
 80004e2:	f8cd b014 	str.w	fp, [sp, #20]
	TIM_OCInitStructure.TIM_OutputState = ENABLE;
 80004e6:	f8ad 5018 	strh.w	r5, [sp, #24]
	TIM_OCInitStructure.TIM_OutputNState = DISABLE;
 80004ea:	f8ad 401a 	strh.w	r4, [sp, #26]
	TIM_OCInitStructure.TIM_Pulse = 500;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 80004ee:	f8ad 8020 	strh.w	r8, [sp, #32]
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCPolarity_Low;
 80004f2:	f8ad 8022 	strh.w	r8, [sp, #34]	; 0x22
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 80004f6:	f8ad a024 	strh.w	sl, [sp, #36]	; 0x24
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 80004fa:	f8ad 9026 	strh.w	r9, [sp, #38]	; 0x26
	TIM_OC1Init(TIM17, &TIM_OCInitStructure);
 80004fe:	f000 f9a1 	bl	8000844 <TIM_OC1Init>

	TIM_CCxCmd(TIM16, TIM_Channel_1, TIM_CCx_Enable);
 8000502:	4638      	mov	r0, r7
 8000504:	4621      	mov	r1, r4
 8000506:	462a      	mov	r2, r5
 8000508:	f000 fc44 	bl	8000d94 <TIM_CCxCmd>
	TIM_CCxCmd(TIM17, TIM_Channel_1, TIM_CCx_Enable);
 800050c:	4630      	mov	r0, r6
 800050e:	4621      	mov	r1, r4
 8000510:	462a      	mov	r2, r5
 8000512:	f000 fc3f 	bl	8000d94 <TIM_CCxCmd>
	TIM_Cmd(TIM16, ENABLE);
 8000516:	4638      	mov	r0, r7
 8000518:	4629      	mov	r1, r5
 800051a:	f000 f985 	bl	8000828 <TIM_Cmd>
	TIM_Cmd(TIM17, ENABLE);
 800051e:	4630      	mov	r0, r6
 8000520:	4629      	mov	r1, r5
 8000522:	f000 f981 	bl	8000828 <TIM_Cmd>
}
 8000526:	b00b      	add	sp, #44	; 0x2c
 8000528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800052c:	08001e3c 	.word	0x08001e3c
 8000530:	20000000 	.word	0x20000000
 8000534:	200000ac 	.word	0x200000ac
 8000538:	200000b0 	.word	0x200000b0
 800053c:	200000d0 	.word	0x200000d0

08000540 <TIM_DeInit>:
 8000540:	b508      	push	{r3, lr}
 8000542:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8000546:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800054a:	4298      	cmp	r0, r3
 800054c:	d03f      	beq.n	80005ce <TIM_DeInit+0x8e>
 800054e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000552:	d048      	beq.n	80005e6 <TIM_DeInit+0xa6>
 8000554:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000558:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800055c:	4298      	cmp	r0, r3
 800055e:	d04c      	beq.n	80005fa <TIM_DeInit+0xba>
 8000560:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000564:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000568:	4298      	cmp	r0, r3
 800056a:	d050      	beq.n	800060e <TIM_DeInit+0xce>
 800056c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000570:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000574:	4298      	cmp	r0, r3
 8000576:	d054      	beq.n	8000622 <TIM_DeInit+0xe2>
 8000578:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800057c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000580:	4298      	cmp	r0, r3
 8000582:	d058      	beq.n	8000636 <TIM_DeInit+0xf6>
 8000584:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8000588:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800058c:	4298      	cmp	r0, r3
 800058e:	d05c      	beq.n	800064a <TIM_DeInit+0x10a>
 8000590:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000594:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000598:	4298      	cmp	r0, r3
 800059a:	d062      	beq.n	8000662 <TIM_DeInit+0x122>
 800059c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80005a0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80005a4:	4298      	cmp	r0, r3
 80005a6:	d068      	beq.n	800067a <TIM_DeInit+0x13a>
 80005a8:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80005ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80005b0:	4298      	cmp	r0, r3
 80005b2:	d000      	beq.n	80005b6 <TIM_DeInit+0x76>
 80005b4:	bd08      	pop	{r3, pc}
 80005b6:	2101      	movs	r1, #1
 80005b8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80005bc:	f001 fb18 	bl	8001bf0 <RCC_APB2PeriphResetCmd>
 80005c0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80005c4:	2100      	movs	r1, #0
 80005c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80005ca:	f001 bb11 	b.w	8001bf0 <RCC_APB2PeriphResetCmd>
 80005ce:	2101      	movs	r1, #1
 80005d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80005d4:	f001 fb0c 	bl	8001bf0 <RCC_APB2PeriphResetCmd>
 80005d8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80005dc:	2100      	movs	r1, #0
 80005de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80005e2:	f001 bb05 	b.w	8001bf0 <RCC_APB2PeriphResetCmd>
 80005e6:	2001      	movs	r0, #1
 80005e8:	4601      	mov	r1, r0
 80005ea:	f001 fb0f 	bl	8001c0c <RCC_APB1PeriphResetCmd>
 80005ee:	2001      	movs	r0, #1
 80005f0:	2100      	movs	r1, #0
 80005f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80005f6:	f001 bb09 	b.w	8001c0c <RCC_APB1PeriphResetCmd>
 80005fa:	2002      	movs	r0, #2
 80005fc:	2101      	movs	r1, #1
 80005fe:	f001 fb05 	bl	8001c0c <RCC_APB1PeriphResetCmd>
 8000602:	2002      	movs	r0, #2
 8000604:	2100      	movs	r1, #0
 8000606:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800060a:	f001 baff 	b.w	8001c0c <RCC_APB1PeriphResetCmd>
 800060e:	2004      	movs	r0, #4
 8000610:	2101      	movs	r1, #1
 8000612:	f001 fafb 	bl	8001c0c <RCC_APB1PeriphResetCmd>
 8000616:	2004      	movs	r0, #4
 8000618:	2100      	movs	r1, #0
 800061a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800061e:	f001 baf5 	b.w	8001c0c <RCC_APB1PeriphResetCmd>
 8000622:	2010      	movs	r0, #16
 8000624:	2101      	movs	r1, #1
 8000626:	f001 faf1 	bl	8001c0c <RCC_APB1PeriphResetCmd>
 800062a:	2010      	movs	r0, #16
 800062c:	2100      	movs	r1, #0
 800062e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000632:	f001 baeb 	b.w	8001c0c <RCC_APB1PeriphResetCmd>
 8000636:	2020      	movs	r0, #32
 8000638:	2101      	movs	r1, #1
 800063a:	f001 fae7 	bl	8001c0c <RCC_APB1PeriphResetCmd>
 800063e:	2020      	movs	r0, #32
 8000640:	2100      	movs	r1, #0
 8000642:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000646:	f001 bae1 	b.w	8001c0c <RCC_APB1PeriphResetCmd>
 800064a:	2101      	movs	r1, #1
 800064c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000650:	f001 face 	bl	8001bf0 <RCC_APB2PeriphResetCmd>
 8000654:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000658:	2100      	movs	r1, #0
 800065a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800065e:	f001 bac7 	b.w	8001bf0 <RCC_APB2PeriphResetCmd>
 8000662:	2101      	movs	r1, #1
 8000664:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000668:	f001 fac2 	bl	8001bf0 <RCC_APB2PeriphResetCmd>
 800066c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000670:	2100      	movs	r1, #0
 8000672:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000676:	f001 babb 	b.w	8001bf0 <RCC_APB2PeriphResetCmd>
 800067a:	2101      	movs	r1, #1
 800067c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000680:	f001 fab6 	bl	8001bf0 <RCC_APB2PeriphResetCmd>
 8000684:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000688:	2100      	movs	r1, #0
 800068a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800068e:	f001 baaf 	b.w	8001bf0 <RCC_APB2PeriphResetCmd>
 8000692:	bf00      	nop

08000694 <TIM_TimeBaseInit>:
 8000694:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 8000698:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 800069c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80006a0:	b470      	push	{r4, r5, r6}
 80006a2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80006a6:	8804      	ldrh	r4, [r0, #0]
 80006a8:	4298      	cmp	r0, r3
 80006aa:	bf18      	it	ne
 80006ac:	4290      	cmpne	r0, r2
 80006ae:	b2a4      	uxth	r4, r4
 80006b0:	bf14      	ite	ne
 80006b2:	2300      	movne	r3, #0
 80006b4:	2301      	moveq	r3, #1
 80006b6:	d008      	beq.n	80006ca <TIM_TimeBaseInit+0x36>
 80006b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006bc:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80006c0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80006c4:	bf18      	it	ne
 80006c6:	4290      	cmpne	r0, r2
 80006c8:	d136      	bne.n	8000738 <TIM_TimeBaseInit+0xa4>
 80006ca:	f64f 758f 	movw	r5, #65423	; 0xff8f
 80006ce:	884a      	ldrh	r2, [r1, #2]
 80006d0:	4025      	ands	r5, r4
 80006d2:	ea45 0402 	orr.w	r4, r5, r2
 80006d6:	f44f 56a0 	mov.w	r6, #5120	; 0x1400
 80006da:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80006de:	f2c4 0500 	movt	r5, #16384	; 0x4000
 80006e2:	f2c4 0600 	movt	r6, #16384	; 0x4000
 80006e6:	42b0      	cmp	r0, r6
 80006e8:	bf18      	it	ne
 80006ea:	42a8      	cmpne	r0, r5
 80006ec:	bf1f      	itttt	ne
 80006ee:	890d      	ldrhne	r5, [r1, #8]
 80006f0:	f64f 42ff 	movwne	r2, #64767	; 0xfcff
 80006f4:	4022      	andne	r2, r4
 80006f6:	ea42 0405 	orrne.w	r4, r2, r5
 80006fa:	684d      	ldr	r5, [r1, #4]
 80006fc:	880a      	ldrh	r2, [r1, #0]
 80006fe:	8004      	strh	r4, [r0, #0]
 8000700:	62c5      	str	r5, [r0, #44]	; 0x2c
 8000702:	8502      	strh	r2, [r0, #40]	; 0x28
 8000704:	b95b      	cbnz	r3, 800071e <TIM_TimeBaseInit+0x8a>
 8000706:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 800070a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800070e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000712:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000716:	4298      	cmp	r0, r3
 8000718:	bf18      	it	ne
 800071a:	4290      	cmpne	r0, r2
 800071c:	d105      	bne.n	800072a <TIM_TimeBaseInit+0x96>
 800071e:	7a8b      	ldrb	r3, [r1, #10]
 8000720:	8603      	strh	r3, [r0, #48]	; 0x30
 8000722:	2301      	movs	r3, #1
 8000724:	6143      	str	r3, [r0, #20]
 8000726:	bc70      	pop	{r4, r5, r6}
 8000728:	4770      	bx	lr
 800072a:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800072e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000732:	4298      	cmp	r0, r3
 8000734:	d1f5      	bne.n	8000722 <TIM_TimeBaseInit+0x8e>
 8000736:	e7f2      	b.n	800071e <TIM_TimeBaseInit+0x8a>
 8000738:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800073c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8000740:	4290      	cmp	r0, r2
 8000742:	d1c8      	bne.n	80006d6 <TIM_TimeBaseInit+0x42>
 8000744:	e7c1      	b.n	80006ca <TIM_TimeBaseInit+0x36>
 8000746:	bf00      	nop

08000748 <TIM_TimeBaseStructInit>:
 8000748:	2300      	movs	r3, #0
 800074a:	f04f 31ff 	mov.w	r1, #4294967295
 800074e:	6041      	str	r1, [r0, #4]
 8000750:	8003      	strh	r3, [r0, #0]
 8000752:	8103      	strh	r3, [r0, #8]
 8000754:	8043      	strh	r3, [r0, #2]
 8000756:	7283      	strb	r3, [r0, #10]
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop

0800075c <TIM_PrescalerConfig>:
 800075c:	8501      	strh	r1, [r0, #40]	; 0x28
 800075e:	6142      	str	r2, [r0, #20]
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop

08000764 <TIM_CounterModeConfig>:
 8000764:	8803      	ldrh	r3, [r0, #0]
 8000766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800076a:	041b      	lsls	r3, r3, #16
 800076c:	0c1b      	lsrs	r3, r3, #16
 800076e:	430b      	orrs	r3, r1
 8000770:	8003      	strh	r3, [r0, #0]
 8000772:	4770      	bx	lr

08000774 <TIM_SetCounter>:
 8000774:	6241      	str	r1, [r0, #36]	; 0x24
 8000776:	4770      	bx	lr

08000778 <TIM_SetAutoreload>:
 8000778:	62c1      	str	r1, [r0, #44]	; 0x2c
 800077a:	4770      	bx	lr

0800077c <TIM_GetCounter>:
 800077c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800077e:	4770      	bx	lr

08000780 <TIM_GetPrescaler>:
 8000780:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 8000782:	b280      	uxth	r0, r0
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop

08000788 <TIM_UpdateDisableConfig>:
 8000788:	8803      	ldrh	r3, [r0, #0]
 800078a:	b929      	cbnz	r1, 8000798 <TIM_UpdateDisableConfig+0x10>
 800078c:	f023 0302 	bic.w	r3, r3, #2
 8000790:	041b      	lsls	r3, r3, #16
 8000792:	0c1b      	lsrs	r3, r3, #16
 8000794:	8003      	strh	r3, [r0, #0]
 8000796:	4770      	bx	lr
 8000798:	b29b      	uxth	r3, r3
 800079a:	f043 0302 	orr.w	r3, r3, #2
 800079e:	8003      	strh	r3, [r0, #0]
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop

080007a4 <TIM_UpdateRequestConfig>:
 80007a4:	8803      	ldrh	r3, [r0, #0]
 80007a6:	b929      	cbnz	r1, 80007b4 <TIM_UpdateRequestConfig+0x10>
 80007a8:	f023 0304 	bic.w	r3, r3, #4
 80007ac:	041b      	lsls	r3, r3, #16
 80007ae:	0c1b      	lsrs	r3, r3, #16
 80007b0:	8003      	strh	r3, [r0, #0]
 80007b2:	4770      	bx	lr
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	f043 0304 	orr.w	r3, r3, #4
 80007ba:	8003      	strh	r3, [r0, #0]
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop

080007c0 <TIM_UIFRemap>:
 80007c0:	8803      	ldrh	r3, [r0, #0]
 80007c2:	b929      	cbnz	r1, 80007d0 <TIM_UIFRemap+0x10>
 80007c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80007c8:	041b      	lsls	r3, r3, #16
 80007ca:	0c1b      	lsrs	r3, r3, #16
 80007cc:	8003      	strh	r3, [r0, #0]
 80007ce:	4770      	bx	lr
 80007d0:	b29b      	uxth	r3, r3
 80007d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80007d6:	8003      	strh	r3, [r0, #0]
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop

080007dc <TIM_ARRPreloadConfig>:
 80007dc:	8803      	ldrh	r3, [r0, #0]
 80007de:	b929      	cbnz	r1, 80007ec <TIM_ARRPreloadConfig+0x10>
 80007e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80007e4:	041b      	lsls	r3, r3, #16
 80007e6:	0c1b      	lsrs	r3, r3, #16
 80007e8:	8003      	strh	r3, [r0, #0]
 80007ea:	4770      	bx	lr
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007f2:	8003      	strh	r3, [r0, #0]
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop

080007f8 <TIM_SelectOnePulseMode>:
 80007f8:	8803      	ldrh	r3, [r0, #0]
 80007fa:	f023 0308 	bic.w	r3, r3, #8
 80007fe:	041b      	lsls	r3, r3, #16
 8000800:	0c1b      	lsrs	r3, r3, #16
 8000802:	8003      	strh	r3, [r0, #0]
 8000804:	8803      	ldrh	r3, [r0, #0]
 8000806:	b29b      	uxth	r3, r3
 8000808:	430b      	orrs	r3, r1
 800080a:	8003      	strh	r3, [r0, #0]
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop

08000810 <TIM_SetClockDivision>:
 8000810:	8803      	ldrh	r3, [r0, #0]
 8000812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000816:	041b      	lsls	r3, r3, #16
 8000818:	0c1b      	lsrs	r3, r3, #16
 800081a:	8003      	strh	r3, [r0, #0]
 800081c:	8803      	ldrh	r3, [r0, #0]
 800081e:	b29b      	uxth	r3, r3
 8000820:	430b      	orrs	r3, r1
 8000822:	8003      	strh	r3, [r0, #0]
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop

08000828 <TIM_Cmd>:
 8000828:	8803      	ldrh	r3, [r0, #0]
 800082a:	b929      	cbnz	r1, 8000838 <TIM_Cmd+0x10>
 800082c:	f023 0301 	bic.w	r3, r3, #1
 8000830:	041b      	lsls	r3, r3, #16
 8000832:	0c1b      	lsrs	r3, r3, #16
 8000834:	8003      	strh	r3, [r0, #0]
 8000836:	4770      	bx	lr
 8000838:	b29b      	uxth	r3, r3
 800083a:	f043 0301 	orr.w	r3, r3, #1
 800083e:	8003      	strh	r3, [r0, #0]
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <TIM_OC1Init>:
 8000844:	6a03      	ldr	r3, [r0, #32]
 8000846:	f023 0301 	bic.w	r3, r3, #1
 800084a:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 800084e:	f8b1 800c 	ldrh.w	r8, [r1, #12]
 8000852:	680e      	ldr	r6, [r1, #0]
 8000854:	888f      	ldrh	r7, [r1, #4]
 8000856:	6203      	str	r3, [r0, #32]
 8000858:	6a03      	ldr	r3, [r0, #32]
 800085a:	6842      	ldr	r2, [r0, #4]
 800085c:	6984      	ldr	r4, [r0, #24]
 800085e:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8000862:	f424 3c80 	bic.w	ip, r4, #65536	; 0x10000
 8000866:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 800086a:	f023 0302 	bic.w	r3, r3, #2
 800086e:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000872:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000876:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 800087a:	ea48 0303 	orr.w	r3, r8, r3
 800087e:	42a0      	cmp	r0, r4
 8000880:	bf18      	it	ne
 8000882:	42a8      	cmpne	r0, r5
 8000884:	ea4c 0606 	orr.w	r6, ip, r6
 8000888:	ea43 0307 	orr.w	r3, r3, r7
 800088c:	d00b      	beq.n	80008a6 <TIM_OC1Init+0x62>
 800088e:	f44f 4588 	mov.w	r5, #17408	; 0x4400
 8000892:	f44f 4480 	mov.w	r4, #16384	; 0x4000
 8000896:	f2c4 0501 	movt	r5, #16385	; 0x4001
 800089a:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800089e:	42a0      	cmp	r0, r4
 80008a0:	bf18      	it	ne
 80008a2:	42a8      	cmpne	r0, r5
 80008a4:	d117      	bne.n	80008d6 <TIM_OC1Init+0x92>
 80008a6:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 80008aa:	8a0f      	ldrh	r7, [r1, #16]
 80008ac:	88cd      	ldrh	r5, [r1, #6]
 80008ae:	8a4c      	ldrh	r4, [r1, #18]
 80008b0:	f023 0308 	bic.w	r3, r3, #8
 80008b4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80008b8:	ea43 030c 	orr.w	r3, r3, ip
 80008bc:	f023 0304 	bic.w	r3, r3, #4
 80008c0:	433a      	orrs	r2, r7
 80008c2:	432b      	orrs	r3, r5
 80008c4:	4322      	orrs	r2, r4
 80008c6:	6889      	ldr	r1, [r1, #8]
 80008c8:	6042      	str	r2, [r0, #4]
 80008ca:	6186      	str	r6, [r0, #24]
 80008cc:	6341      	str	r1, [r0, #52]	; 0x34
 80008ce:	6203      	str	r3, [r0, #32]
 80008d0:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 80008d4:	4770      	bx	lr
 80008d6:	f44f 4490 	mov.w	r4, #18432	; 0x4800
 80008da:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80008de:	42a0      	cmp	r0, r4
 80008e0:	d1f1      	bne.n	80008c6 <TIM_OC1Init+0x82>
 80008e2:	e7e0      	b.n	80008a6 <TIM_OC1Init+0x62>

080008e4 <TIM_OC2Init>:
 80008e4:	6a02      	ldr	r2, [r0, #32]
 80008e6:	898b      	ldrh	r3, [r1, #12]
 80008e8:	f8d1 c000 	ldr.w	ip, [r1]
 80008ec:	f022 0210 	bic.w	r2, r2, #16
 80008f0:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 80008f4:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80008f8:	6202      	str	r2, [r0, #32]
 80008fa:	6a07      	ldr	r7, [r0, #32]
 80008fc:	6842      	ldr	r2, [r0, #4]
 80008fe:	6986      	ldr	r6, [r0, #24]
 8000900:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8000904:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8000908:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 800090c:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000910:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000914:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
 8000918:	f027 0720 	bic.w	r7, r7, #32
 800091c:	ea43 0308 	orr.w	r3, r3, r8
 8000920:	42a0      	cmp	r0, r4
 8000922:	bf18      	it	ne
 8000924:	42a8      	cmpne	r0, r5
 8000926:	ea46 260c 	orr.w	r6, r6, ip, lsl #8
 800092a:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
 800092e:	d111      	bne.n	8000954 <TIM_OC2Init+0x70>
 8000930:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8000934:	8a0f      	ldrh	r7, [r1, #16]
 8000936:	8a4c      	ldrh	r4, [r1, #18]
 8000938:	88cd      	ldrh	r5, [r1, #6]
 800093a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800093e:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8000942:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000946:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800094a:	433c      	orrs	r4, r7
 800094c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8000950:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8000954:	6889      	ldr	r1, [r1, #8]
 8000956:	6042      	str	r2, [r0, #4]
 8000958:	6186      	str	r6, [r0, #24]
 800095a:	6381      	str	r1, [r0, #56]	; 0x38
 800095c:	6203      	str	r3, [r0, #32]
 800095e:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000962:	4770      	bx	lr

08000964 <TIM_OC3Init>:
 8000964:	6a02      	ldr	r2, [r0, #32]
 8000966:	898b      	ldrh	r3, [r1, #12]
 8000968:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800096c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000970:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000974:	680e      	ldr	r6, [r1, #0]
 8000976:	6202      	str	r2, [r0, #32]
 8000978:	6a07      	ldr	r7, [r0, #32]
 800097a:	6842      	ldr	r2, [r0, #4]
 800097c:	f8d0 c01c 	ldr.w	ip, [r0, #28]
 8000980:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8000984:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8000988:	f2c4 0501 	movt	r5, #16385	; 0x4001
 800098c:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000990:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8000994:	f427 7700 	bic.w	r7, r7, #512	; 0x200
 8000998:	ea43 0308 	orr.w	r3, r3, r8
 800099c:	42a0      	cmp	r0, r4
 800099e:	bf18      	it	ne
 80009a0:	42a8      	cmpne	r0, r5
 80009a2:	ea4c 0606 	orr.w	r6, ip, r6
 80009a6:	ea47 2303 	orr.w	r3, r7, r3, lsl #8
 80009aa:	d111      	bne.n	80009d0 <TIM_OC3Init+0x6c>
 80009ac:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 80009b0:	8a0f      	ldrh	r7, [r1, #16]
 80009b2:	8a4c      	ldrh	r4, [r1, #18]
 80009b4:	88cd      	ldrh	r5, [r1, #6]
 80009b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80009ba:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80009be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80009c2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80009c6:	433c      	orrs	r4, r7
 80009c8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80009cc:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80009d0:	6889      	ldr	r1, [r1, #8]
 80009d2:	6042      	str	r2, [r0, #4]
 80009d4:	61c6      	str	r6, [r0, #28]
 80009d6:	63c1      	str	r1, [r0, #60]	; 0x3c
 80009d8:	6203      	str	r3, [r0, #32]
 80009da:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 80009de:	4770      	bx	lr

080009e0 <TIM_OC4Init>:
 80009e0:	6a03      	ldr	r3, [r0, #32]
 80009e2:	f8d1 c000 	ldr.w	ip, [r1]
 80009e6:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 80009ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80009ee:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 80009f2:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80009f6:	898d      	ldrh	r5, [r1, #12]
 80009f8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80009fc:	6203      	str	r3, [r0, #32]
 80009fe:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000a02:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000a06:	6a07      	ldr	r7, [r0, #32]
 8000a08:	6843      	ldr	r3, [r0, #4]
 8000a0a:	69c6      	ldr	r6, [r0, #28]
 8000a0c:	4290      	cmp	r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	42a0      	cmpne	r0, r4
 8000a12:	bf02      	ittt	eq
 8000a14:	8a0a      	ldrheq	r2, [r1, #16]
 8000a16:	f423 4380 	biceq.w	r3, r3, #16384	; 0x4000
 8000a1a:	ea43 1382 	orreq.w	r3, r3, r2, lsl #6
 8000a1e:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
 8000a22:	688a      	ldr	r2, [r1, #8]
 8000a24:	6043      	str	r3, [r0, #4]
 8000a26:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
 8000a2a:	ea45 0508 	orr.w	r5, r5, r8
 8000a2e:	ea46 260c 	orr.w	r6, r6, ip, lsl #8
 8000a32:	ea47 3505 	orr.w	r5, r7, r5, lsl #12
 8000a36:	61c6      	str	r6, [r0, #28]
 8000a38:	6402      	str	r2, [r0, #64]	; 0x40
 8000a3a:	6205      	str	r5, [r0, #32]
 8000a3c:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <TIM_OC5Init>:
 8000a44:	6a03      	ldr	r3, [r0, #32]
 8000a46:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000a4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a4e:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8000a52:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8000a56:	898d      	ldrh	r5, [r1, #12]
 8000a58:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000a5c:	680e      	ldr	r6, [r1, #0]
 8000a5e:	6203      	str	r3, [r0, #32]
 8000a60:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000a64:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000a68:	6a07      	ldr	r7, [r0, #32]
 8000a6a:	6843      	ldr	r3, [r0, #4]
 8000a6c:	f8d0 c054 	ldr.w	ip, [r0, #84]	; 0x54
 8000a70:	4290      	cmp	r0, r2
 8000a72:	bf18      	it	ne
 8000a74:	42a0      	cmpne	r0, r4
 8000a76:	bf02      	ittt	eq
 8000a78:	8a0a      	ldrheq	r2, [r1, #16]
 8000a7a:	f423 3380 	biceq.w	r3, r3, #65536	; 0x10000
 8000a7e:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
 8000a82:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
 8000a86:	688a      	ldr	r2, [r1, #8]
 8000a88:	6043      	str	r3, [r0, #4]
 8000a8a:	f427 3700 	bic.w	r7, r7, #131072	; 0x20000
 8000a8e:	ea45 0508 	orr.w	r5, r5, r8
 8000a92:	ea4c 0606 	orr.w	r6, ip, r6
 8000a96:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 8000a9a:	6546      	str	r6, [r0, #84]	; 0x54
 8000a9c:	6582      	str	r2, [r0, #88]	; 0x58
 8000a9e:	6205      	str	r5, [r0, #32]
 8000aa0:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <TIM_OC6Init>:
 8000aa8:	6a03      	ldr	r3, [r0, #32]
 8000aaa:	f8d1 c000 	ldr.w	ip, [r1]
 8000aae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000ab2:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000ab6:	898d      	ldrh	r5, [r1, #12]
 8000ab8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000abc:	6203      	str	r3, [r0, #32]
 8000abe:	6a07      	ldr	r7, [r0, #32]
 8000ac0:	6843      	ldr	r3, [r0, #4]
 8000ac2:	6d46      	ldr	r6, [r0, #84]	; 0x54
 8000ac4:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8000ac8:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8000acc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000ad0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000ad4:	4290      	cmp	r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	42a0      	cmpne	r0, r4
 8000ada:	f426 46e0 	bic.w	r6, r6, #28672	; 0x7000
 8000ade:	688a      	ldr	r2, [r1, #8]
 8000ae0:	f427 1700 	bic.w	r7, r7, #2097152	; 0x200000
 8000ae4:	ea45 0508 	orr.w	r5, r5, r8
 8000ae8:	ea46 260c 	orr.w	r6, r6, ip, lsl #8
 8000aec:	ea47 5505 	orr.w	r5, r7, r5, lsl #20
 8000af0:	bf08      	it	eq
 8000af2:	f423 3300 	biceq.w	r3, r3, #131072	; 0x20000
 8000af6:	6043      	str	r3, [r0, #4]
 8000af8:	6546      	str	r6, [r0, #84]	; 0x54
 8000afa:	65c2      	str	r2, [r0, #92]	; 0x5c
 8000afc:	6205      	str	r5, [r0, #32]
 8000afe:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000b02:	4770      	bx	lr

08000b04 <TIM_SelectGC5C1>:
 8000b04:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000b06:	b919      	cbnz	r1, 8000b10 <TIM_SelectGC5C1+0xc>
 8000b08:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000b0c:	6583      	str	r3, [r0, #88]	; 0x58
 8000b0e:	4770      	bx	lr
 8000b10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000b14:	6583      	str	r3, [r0, #88]	; 0x58
 8000b16:	4770      	bx	lr

08000b18 <TIM_SelectGC5C2>:
 8000b18:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000b1a:	b919      	cbnz	r1, 8000b24 <TIM_SelectGC5C2+0xc>
 8000b1c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000b20:	6583      	str	r3, [r0, #88]	; 0x58
 8000b22:	4770      	bx	lr
 8000b24:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000b28:	6583      	str	r3, [r0, #88]	; 0x58
 8000b2a:	4770      	bx	lr

08000b2c <TIM_SelectGC5C3>:
 8000b2c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000b2e:	b919      	cbnz	r1, 8000b38 <TIM_SelectGC5C3+0xc>
 8000b30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000b34:	6583      	str	r3, [r0, #88]	; 0x58
 8000b36:	4770      	bx	lr
 8000b38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3c:	6583      	str	r3, [r0, #88]	; 0x58
 8000b3e:	4770      	bx	lr

08000b40 <TIM_OCStructInit>:
 8000b40:	2300      	movs	r3, #0
 8000b42:	6003      	str	r3, [r0, #0]
 8000b44:	8083      	strh	r3, [r0, #4]
 8000b46:	80c3      	strh	r3, [r0, #6]
 8000b48:	6083      	str	r3, [r0, #8]
 8000b4a:	8183      	strh	r3, [r0, #12]
 8000b4c:	81c3      	strh	r3, [r0, #14]
 8000b4e:	8203      	strh	r3, [r0, #16]
 8000b50:	8243      	strh	r3, [r0, #18]
 8000b52:	4770      	bx	lr

08000b54 <TIM_SelectOCxM>:
 8000b54:	2301      	movs	r3, #1
 8000b56:	408b      	lsls	r3, r1
 8000b58:	b410      	push	{r4}
 8000b5a:	43db      	mvns	r3, r3
 8000b5c:	6a04      	ldr	r4, [r0, #32]
 8000b5e:	b29b      	uxth	r3, r3
 8000b60:	4023      	ands	r3, r4
 8000b62:	6203      	str	r3, [r0, #32]
 8000b64:	3018      	adds	r0, #24
 8000b66:	2900      	cmp	r1, #0
 8000b68:	bf18      	it	ne
 8000b6a:	2908      	cmpne	r1, #8
 8000b6c:	d00e      	beq.n	8000b8c <TIM_SelectOCxM+0x38>
 8000b6e:	3904      	subs	r1, #4
 8000b70:	0849      	lsrs	r1, r1, #1
 8000b72:	0212      	lsls	r2, r2, #8
 8000b74:	580b      	ldr	r3, [r1, r0]
 8000b76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000b7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000b7e:	500b      	str	r3, [r1, r0]
 8000b80:	580b      	ldr	r3, [r1, r0]
 8000b82:	b292      	uxth	r2, r2
 8000b84:	431a      	orrs	r2, r3
 8000b86:	500a      	str	r2, [r1, r0]
 8000b88:	bc10      	pop	{r4}
 8000b8a:	4770      	bx	lr
 8000b8c:	0849      	lsrs	r1, r1, #1
 8000b8e:	580b      	ldr	r3, [r1, r0]
 8000b90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b98:	500b      	str	r3, [r1, r0]
 8000b9a:	580b      	ldr	r3, [r1, r0]
 8000b9c:	431a      	orrs	r2, r3
 8000b9e:	500a      	str	r2, [r1, r0]
 8000ba0:	e7f2      	b.n	8000b88 <TIM_SelectOCxM+0x34>
 8000ba2:	bf00      	nop

08000ba4 <TIM_SetCompare1>:
 8000ba4:	6341      	str	r1, [r0, #52]	; 0x34
 8000ba6:	4770      	bx	lr

08000ba8 <TIM_SetCompare2>:
 8000ba8:	6381      	str	r1, [r0, #56]	; 0x38
 8000baa:	4770      	bx	lr

08000bac <TIM_SetCompare3>:
 8000bac:	63c1      	str	r1, [r0, #60]	; 0x3c
 8000bae:	4770      	bx	lr

08000bb0 <TIM_SetCompare4>:
 8000bb0:	6401      	str	r1, [r0, #64]	; 0x40
 8000bb2:	4770      	bx	lr

08000bb4 <TIM_SetCompare5>:
 8000bb4:	6581      	str	r1, [r0, #88]	; 0x58
 8000bb6:	4770      	bx	lr

08000bb8 <TIM_SetCompare6>:
 8000bb8:	65c1      	str	r1, [r0, #92]	; 0x5c
 8000bba:	4770      	bx	lr

08000bbc <TIM_ForcedOC1Config>:
 8000bbc:	6983      	ldr	r3, [r0, #24]
 8000bbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000bc6:	430b      	orrs	r3, r1
 8000bc8:	6183      	str	r3, [r0, #24]
 8000bca:	4770      	bx	lr

08000bcc <TIM_ForcedOC2Config>:
 8000bcc:	6983      	ldr	r3, [r0, #24]
 8000bce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000bd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000bd6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000bda:	6183      	str	r3, [r0, #24]
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <TIM_ForcedOC3Config>:
 8000be0:	69c3      	ldr	r3, [r0, #28]
 8000be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000be6:	430b      	orrs	r3, r1
 8000be8:	61c3      	str	r3, [r0, #28]
 8000bea:	4770      	bx	lr

08000bec <TIM_ForcedOC4Config>:
 8000bec:	69c3      	ldr	r3, [r0, #28]
 8000bee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000bf2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000bf6:	61c3      	str	r3, [r0, #28]
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <TIM_ForcedOC5Config>:
 8000bfc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c02:	430b      	orrs	r3, r1
 8000c04:	6543      	str	r3, [r0, #84]	; 0x54
 8000c06:	4770      	bx	lr

08000c08 <TIM_ForcedOC6Config>:
 8000c08:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000c0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000c0e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000c12:	6543      	str	r3, [r0, #84]	; 0x54
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <TIM_OC1PreloadConfig>:
 8000c18:	6983      	ldr	r3, [r0, #24]
 8000c1a:	f023 0308 	bic.w	r3, r3, #8
 8000c1e:	430b      	orrs	r3, r1
 8000c20:	6183      	str	r3, [r0, #24]
 8000c22:	4770      	bx	lr

08000c24 <TIM_OC2PreloadConfig>:
 8000c24:	6983      	ldr	r3, [r0, #24]
 8000c26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c2a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000c2e:	6183      	str	r3, [r0, #24]
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop

08000c34 <TIM_OC3PreloadConfig>:
 8000c34:	69c3      	ldr	r3, [r0, #28]
 8000c36:	f023 0308 	bic.w	r3, r3, #8
 8000c3a:	430b      	orrs	r3, r1
 8000c3c:	61c3      	str	r3, [r0, #28]
 8000c3e:	4770      	bx	lr

08000c40 <TIM_OC4PreloadConfig>:
 8000c40:	69c3      	ldr	r3, [r0, #28]
 8000c42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c46:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000c4a:	61c3      	str	r3, [r0, #28]
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <TIM_OC5PreloadConfig>:
 8000c50:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000c52:	f023 0308 	bic.w	r3, r3, #8
 8000c56:	430b      	orrs	r3, r1
 8000c58:	6543      	str	r3, [r0, #84]	; 0x54
 8000c5a:	4770      	bx	lr

08000c5c <TIM_OC6PreloadConfig>:
 8000c5c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000c5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c62:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000c66:	6543      	str	r3, [r0, #84]	; 0x54
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <TIM_OC1FastConfig>:
 8000c6c:	6983      	ldr	r3, [r0, #24]
 8000c6e:	f023 0304 	bic.w	r3, r3, #4
 8000c72:	430b      	orrs	r3, r1
 8000c74:	6183      	str	r3, [r0, #24]
 8000c76:	4770      	bx	lr

08000c78 <TIM_OC2FastConfig>:
 8000c78:	6983      	ldr	r3, [r0, #24]
 8000c7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000c7e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000c82:	6183      	str	r3, [r0, #24]
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <TIM_OC3FastConfig>:
 8000c88:	69c3      	ldr	r3, [r0, #28]
 8000c8a:	f023 0304 	bic.w	r3, r3, #4
 8000c8e:	430b      	orrs	r3, r1
 8000c90:	61c3      	str	r3, [r0, #28]
 8000c92:	4770      	bx	lr

08000c94 <TIM_OC4FastConfig>:
 8000c94:	69c3      	ldr	r3, [r0, #28]
 8000c96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000c9a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000c9e:	61c3      	str	r3, [r0, #28]
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop

08000ca4 <TIM_ClearOC1Ref>:
 8000ca4:	6983      	ldr	r3, [r0, #24]
 8000ca6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000caa:	430b      	orrs	r3, r1
 8000cac:	6183      	str	r3, [r0, #24]
 8000cae:	4770      	bx	lr

08000cb0 <TIM_ClearOC2Ref>:
 8000cb0:	6983      	ldr	r3, [r0, #24]
 8000cb2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000cb6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000cba:	6183      	str	r3, [r0, #24]
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop

08000cc0 <TIM_ClearOC3Ref>:
 8000cc0:	69c3      	ldr	r3, [r0, #28]
 8000cc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000cc6:	430b      	orrs	r3, r1
 8000cc8:	61c3      	str	r3, [r0, #28]
 8000cca:	4770      	bx	lr

08000ccc <TIM_ClearOC4Ref>:
 8000ccc:	69c3      	ldr	r3, [r0, #28]
 8000cce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000cd2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000cd6:	61c3      	str	r3, [r0, #28]
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop

08000cdc <TIM_ClearOC5Ref>:
 8000cdc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000cde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000ce2:	430b      	orrs	r3, r1
 8000ce4:	6543      	str	r3, [r0, #84]	; 0x54
 8000ce6:	4770      	bx	lr

08000ce8 <TIM_ClearOC6Ref>:
 8000ce8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000cea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000cee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000cf2:	6543      	str	r3, [r0, #84]	; 0x54
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <TIM_SelectOCREFClear>:
 8000cf8:	6882      	ldr	r2, [r0, #8]
 8000cfa:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8000cfe:	4013      	ands	r3, r2
 8000d00:	6083      	str	r3, [r0, #8]
 8000d02:	6883      	ldr	r3, [r0, #8]
 8000d04:	430b      	orrs	r3, r1
 8000d06:	6083      	str	r3, [r0, #8]
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop

08000d0c <TIM_OC1PolarityConfig>:
 8000d0c:	6a03      	ldr	r3, [r0, #32]
 8000d0e:	f023 0302 	bic.w	r3, r3, #2
 8000d12:	430b      	orrs	r3, r1
 8000d14:	6203      	str	r3, [r0, #32]
 8000d16:	4770      	bx	lr

08000d18 <TIM_OC1NPolarityConfig>:
 8000d18:	6a03      	ldr	r3, [r0, #32]
 8000d1a:	f023 0308 	bic.w	r3, r3, #8
 8000d1e:	430b      	orrs	r3, r1
 8000d20:	6203      	str	r3, [r0, #32]
 8000d22:	4770      	bx	lr

08000d24 <TIM_OC2PolarityConfig>:
 8000d24:	6a03      	ldr	r3, [r0, #32]
 8000d26:	f023 0320 	bic.w	r3, r3, #32
 8000d2a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8000d2e:	6203      	str	r3, [r0, #32]
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop

08000d34 <TIM_OC2NPolarityConfig>:
 8000d34:	6a03      	ldr	r3, [r0, #32]
 8000d36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000d3a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8000d3e:	6203      	str	r3, [r0, #32]
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop

08000d44 <TIM_OC3PolarityConfig>:
 8000d44:	6a03      	ldr	r3, [r0, #32]
 8000d46:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000d4a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000d4e:	6203      	str	r3, [r0, #32]
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop

08000d54 <TIM_OC3NPolarityConfig>:
 8000d54:	6a03      	ldr	r3, [r0, #32]
 8000d56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d5a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000d5e:	6203      	str	r3, [r0, #32]
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <TIM_OC4PolarityConfig>:
 8000d64:	6a03      	ldr	r3, [r0, #32]
 8000d66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000d6a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8000d6e:	6203      	str	r3, [r0, #32]
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop

08000d74 <TIM_OC5PolarityConfig>:
 8000d74:	6a03      	ldr	r3, [r0, #32]
 8000d76:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000d7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7e:	6203      	str	r3, [r0, #32]
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <TIM_OC6PolarityConfig>:
 8000d84:	6a03      	ldr	r3, [r0, #32]
 8000d86:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000d8a:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 8000d8e:	6203      	str	r3, [r0, #32]
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <TIM_CCxCmd>:
 8000d94:	b410      	push	{r4}
 8000d96:	2301      	movs	r3, #1
 8000d98:	6a04      	ldr	r4, [r0, #32]
 8000d9a:	408b      	lsls	r3, r1
 8000d9c:	ea24 0303 	bic.w	r3, r4, r3
 8000da0:	6203      	str	r3, [r0, #32]
 8000da2:	6a03      	ldr	r3, [r0, #32]
 8000da4:	fa12 f101 	lsls.w	r1, r2, r1
 8000da8:	430b      	orrs	r3, r1
 8000daa:	6203      	str	r3, [r0, #32]
 8000dac:	bc10      	pop	{r4}
 8000dae:	4770      	bx	lr

08000db0 <TIM_CCxNCmd>:
 8000db0:	b410      	push	{r4}
 8000db2:	2304      	movs	r3, #4
 8000db4:	6a04      	ldr	r4, [r0, #32]
 8000db6:	408b      	lsls	r3, r1
 8000db8:	ea24 0303 	bic.w	r3, r4, r3
 8000dbc:	6203      	str	r3, [r0, #32]
 8000dbe:	6a03      	ldr	r3, [r0, #32]
 8000dc0:	fa12 f101 	lsls.w	r1, r2, r1
 8000dc4:	430b      	orrs	r3, r1
 8000dc6:	6203      	str	r3, [r0, #32]
 8000dc8:	bc10      	pop	{r4}
 8000dca:	4770      	bx	lr

08000dcc <TIM_ICInit>:
 8000dcc:	880b      	ldrh	r3, [r1, #0]
 8000dce:	b4f0      	push	{r4, r5, r6, r7}
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d02e      	beq.n	8000e32 <TIM_ICInit+0x66>
 8000dd4:	2b04      	cmp	r3, #4
 8000dd6:	d04a      	beq.n	8000e6e <TIM_ICInit+0xa2>
 8000dd8:	2b08      	cmp	r3, #8
 8000dda:	6a03      	ldr	r3, [r0, #32]
 8000ddc:	d06c      	beq.n	8000eb8 <TIM_ICInit+0xec>
 8000dde:	884e      	ldrh	r6, [r1, #2]
 8000de0:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8000de4:	890f      	ldrh	r7, [r1, #8]
 8000de6:	88cc      	ldrh	r4, [r1, #6]
 8000de8:	f64e 71ff 	movw	r1, #61439	; 0xefff
 8000dec:	4019      	ands	r1, r3
 8000dee:	6201      	str	r1, [r0, #32]
 8000df0:	69c5      	ldr	r5, [r0, #28]
 8000df2:	6a03      	ldr	r3, [r0, #32]
 8000df4:	f645 72ff 	movw	r2, #24575	; 0x5fff
 8000df8:	401a      	ands	r2, r3
 8000dfa:	ea4f 210c 	mov.w	r1, ip, lsl #8
 8000dfe:	f640 43ff 	movw	r3, #3327	; 0xcff
 8000e02:	ea41 3107 	orr.w	r1, r1, r7, lsl #12
 8000e06:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
 8000e0a:	402b      	ands	r3, r5
 8000e0c:	b289      	uxth	r1, r1
 8000e0e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000e12:	430b      	orrs	r3, r1
 8000e14:	b292      	uxth	r2, r2
 8000e16:	61c3      	str	r3, [r0, #28]
 8000e18:	6202      	str	r2, [r0, #32]
 8000e1a:	69c2      	ldr	r2, [r0, #28]
 8000e1c:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 8000e20:	4013      	ands	r3, r2
 8000e22:	61c3      	str	r3, [r0, #28]
 8000e24:	69c2      	ldr	r2, [r0, #28]
 8000e26:	0223      	lsls	r3, r4, #8
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	61c3      	str	r3, [r0, #28]
 8000e2e:	bcf0      	pop	{r4, r5, r6, r7}
 8000e30:	4770      	bx	lr
 8000e32:	6a04      	ldr	r4, [r0, #32]
 8000e34:	884b      	ldrh	r3, [r1, #2]
 8000e36:	888e      	ldrh	r6, [r1, #4]
 8000e38:	890d      	ldrh	r5, [r1, #8]
 8000e3a:	88ca      	ldrh	r2, [r1, #6]
 8000e3c:	f024 0101 	bic.w	r1, r4, #1
 8000e40:	6201      	str	r1, [r0, #32]
 8000e42:	6981      	ldr	r1, [r0, #24]
 8000e44:	6a04      	ldr	r4, [r0, #32]
 8000e46:	f021 01f3 	bic.w	r1, r1, #243	; 0xf3
 8000e4a:	4331      	orrs	r1, r6
 8000e4c:	f024 040a 	bic.w	r4, r4, #10
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	4323      	orrs	r3, r4
 8000e56:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 8000e5a:	6181      	str	r1, [r0, #24]
 8000e5c:	6203      	str	r3, [r0, #32]
 8000e5e:	6983      	ldr	r3, [r0, #24]
 8000e60:	f023 030c 	bic.w	r3, r3, #12
 8000e64:	6183      	str	r3, [r0, #24]
 8000e66:	6983      	ldr	r3, [r0, #24]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	6183      	str	r3, [r0, #24]
 8000e6c:	e7df      	b.n	8000e2e <TIM_ICInit+0x62>
 8000e6e:	6a05      	ldr	r5, [r0, #32]
 8000e70:	884c      	ldrh	r4, [r1, #2]
 8000e72:	888f      	ldrh	r7, [r1, #4]
 8000e74:	88ca      	ldrh	r2, [r1, #6]
 8000e76:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8000e7a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8000e7e:	402b      	ands	r3, r5
 8000e80:	6203      	str	r3, [r0, #32]
 8000e82:	6985      	ldr	r5, [r0, #24]
 8000e84:	6a06      	ldr	r6, [r0, #32]
 8000e86:	0124      	lsls	r4, r4, #4
 8000e88:	023f      	lsls	r7, r7, #8
 8000e8a:	f64f 735f 	movw	r3, #65375	; 0xff5f
 8000e8e:	f044 0410 	orr.w	r4, r4, #16
 8000e92:	f425 4573 	bic.w	r5, r5, #62208	; 0xf300
 8000e96:	ea47 310c 	orr.w	r1, r7, ip, lsl #12
 8000e9a:	4033      	ands	r3, r6
 8000e9c:	b2a4      	uxth	r4, r4
 8000e9e:	4323      	orrs	r3, r4
 8000ea0:	4329      	orrs	r1, r5
 8000ea2:	6181      	str	r1, [r0, #24]
 8000ea4:	6203      	str	r3, [r0, #32]
 8000ea6:	6983      	ldr	r3, [r0, #24]
 8000ea8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000eac:	6183      	str	r3, [r0, #24]
 8000eae:	6983      	ldr	r3, [r0, #24]
 8000eb0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000eb4:	6183      	str	r3, [r0, #24]
 8000eb6:	e7ba      	b.n	8000e2e <TIM_ICInit+0x62>
 8000eb8:	884d      	ldrh	r5, [r1, #2]
 8000eba:	888e      	ldrh	r6, [r1, #4]
 8000ebc:	890f      	ldrh	r7, [r1, #8]
 8000ebe:	88cc      	ldrh	r4, [r1, #6]
 8000ec0:	f64f 61ff 	movw	r1, #65279	; 0xfeff
 8000ec4:	4019      	ands	r1, r3
 8000ec6:	6201      	str	r1, [r0, #32]
 8000ec8:	69c1      	ldr	r1, [r0, #28]
 8000eca:	f8d0 c020 	ldr.w	ip, [r0, #32]
 8000ece:	f24f 52ff 	movw	r2, #62975	; 0xf5ff
 8000ed2:	f64f 730c 	movw	r3, #65292	; 0xff0c
 8000ed6:	ea0c 0202 	and.w	r2, ip, r2
 8000eda:	400b      	ands	r3, r1
 8000edc:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8000ee0:	ea46 1107 	orr.w	r1, r6, r7, lsl #4
 8000ee4:	430b      	orrs	r3, r1
 8000ee6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000eea:	b29b      	uxth	r3, r3
 8000eec:	b292      	uxth	r2, r2
 8000eee:	61c3      	str	r3, [r0, #28]
 8000ef0:	6202      	str	r2, [r0, #32]
 8000ef2:	69c2      	ldr	r2, [r0, #28]
 8000ef4:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8000ef8:	4013      	ands	r3, r2
 8000efa:	61c3      	str	r3, [r0, #28]
 8000efc:	69c3      	ldr	r3, [r0, #28]
 8000efe:	4323      	orrs	r3, r4
 8000f00:	61c3      	str	r3, [r0, #28]
 8000f02:	e794      	b.n	8000e2e <TIM_ICInit+0x62>

08000f04 <TIM_ICStructInit>:
 8000f04:	2300      	movs	r3, #0
 8000f06:	2201      	movs	r2, #1
 8000f08:	8003      	strh	r3, [r0, #0]
 8000f0a:	8043      	strh	r3, [r0, #2]
 8000f0c:	8082      	strh	r2, [r0, #4]
 8000f0e:	80c3      	strh	r3, [r0, #6]
 8000f10:	8103      	strh	r3, [r0, #8]
 8000f12:	4770      	bx	lr

08000f14 <TIM_PWMIConfig>:
 8000f14:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000f18:	884a      	ldrh	r2, [r1, #2]
 8000f1a:	888b      	ldrh	r3, [r1, #4]
 8000f1c:	880e      	ldrh	r6, [r1, #0]
 8000f1e:	2a00      	cmp	r2, #0
 8000f20:	bf0c      	ite	eq
 8000f22:	2502      	moveq	r5, #2
 8000f24:	2500      	movne	r5, #0
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	bf14      	ite	ne
 8000f2a:	2401      	movne	r4, #1
 8000f2c:	2402      	moveq	r4, #2
 8000f2e:	2e00      	cmp	r6, #0
 8000f30:	d042      	beq.n	8000fb8 <TIM_PWMIConfig+0xa4>
 8000f32:	f8d0 c020 	ldr.w	ip, [r0, #32]
 8000f36:	890f      	ldrh	r7, [r1, #8]
 8000f38:	88ce      	ldrh	r6, [r1, #6]
 8000f3a:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8000f3e:	ea0c 0101 	and.w	r1, ip, r1
 8000f42:	6201      	str	r1, [r0, #32]
 8000f44:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8000f48:	f8d0 8020 	ldr.w	r8, [r0, #32]
 8000f4c:	0112      	lsls	r2, r2, #4
 8000f4e:	021b      	lsls	r3, r3, #8
 8000f50:	f64f 715f 	movw	r1, #65375	; 0xff5f
 8000f54:	f042 0210 	orr.w	r2, r2, #16
 8000f58:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
 8000f5c:	b292      	uxth	r2, r2
 8000f5e:	f42c 4c73 	bic.w	ip, ip, #62208	; 0xf300
 8000f62:	ea08 0101 	and.w	r1, r8, r1
 8000f66:	ea43 030c 	orr.w	r3, r3, ip
 8000f6a:	4311      	orrs	r1, r2
 8000f6c:	6183      	str	r3, [r0, #24]
 8000f6e:	6201      	str	r1, [r0, #32]
 8000f70:	6983      	ldr	r3, [r0, #24]
 8000f72:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000f76:	6183      	str	r3, [r0, #24]
 8000f78:	6983      	ldr	r3, [r0, #24]
 8000f7a:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8000f7e:	6183      	str	r3, [r0, #24]
 8000f80:	6a03      	ldr	r3, [r0, #32]
 8000f82:	f023 0301 	bic.w	r3, r3, #1
 8000f86:	6203      	str	r3, [r0, #32]
 8000f88:	6982      	ldr	r2, [r0, #24]
 8000f8a:	6a03      	ldr	r3, [r0, #32]
 8000f8c:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 8000f90:	f023 030a 	bic.w	r3, r3, #10
 8000f94:	ea42 1707 	orr.w	r7, r2, r7, lsl #4
 8000f98:	f045 0501 	orr.w	r5, r5, #1
 8000f9c:	431d      	orrs	r5, r3
 8000f9e:	433c      	orrs	r4, r7
 8000fa0:	6184      	str	r4, [r0, #24]
 8000fa2:	6205      	str	r5, [r0, #32]
 8000fa4:	6983      	ldr	r3, [r0, #24]
 8000fa6:	f023 030c 	bic.w	r3, r3, #12
 8000faa:	6183      	str	r3, [r0, #24]
 8000fac:	6983      	ldr	r3, [r0, #24]
 8000fae:	431e      	orrs	r6, r3
 8000fb0:	6186      	str	r6, [r0, #24]
 8000fb2:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000fb6:	4770      	bx	lr
 8000fb8:	6a07      	ldr	r7, [r0, #32]
 8000fba:	890e      	ldrh	r6, [r1, #8]
 8000fbc:	88c9      	ldrh	r1, [r1, #6]
 8000fbe:	f027 0701 	bic.w	r7, r7, #1
 8000fc2:	6207      	str	r7, [r0, #32]
 8000fc4:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8000fc8:	6a07      	ldr	r7, [r0, #32]
 8000fca:	f02c 0cf3 	bic.w	ip, ip, #243	; 0xf3
 8000fce:	f027 070a 	bic.w	r7, r7, #10
 8000fd2:	ea43 030c 	orr.w	r3, r3, ip
 8000fd6:	f042 0201 	orr.w	r2, r2, #1
 8000fda:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 8000fde:	433a      	orrs	r2, r7
 8000fe0:	6183      	str	r3, [r0, #24]
 8000fe2:	6202      	str	r2, [r0, #32]
 8000fe4:	6983      	ldr	r3, [r0, #24]
 8000fe6:	f023 030c 	bic.w	r3, r3, #12
 8000fea:	6183      	str	r3, [r0, #24]
 8000fec:	6983      	ldr	r3, [r0, #24]
 8000fee:	430b      	orrs	r3, r1
 8000ff0:	6183      	str	r3, [r0, #24]
 8000ff2:	6a02      	ldr	r2, [r0, #32]
 8000ff4:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	6203      	str	r3, [r0, #32]
 8000ffc:	6987      	ldr	r7, [r0, #24]
 8000ffe:	6a02      	ldr	r2, [r0, #32]
 8001000:	f427 4773 	bic.w	r7, r7, #62208	; 0xf300
 8001004:	f64f 735f 	movw	r3, #65375	; 0xff5f
 8001008:	ea47 3606 	orr.w	r6, r7, r6, lsl #12
 800100c:	4013      	ands	r3, r2
 800100e:	2d00      	cmp	r5, #0
 8001010:	bf14      	ite	ne
 8001012:	2530      	movne	r5, #48	; 0x30
 8001014:	2510      	moveq	r5, #16
 8001016:	432b      	orrs	r3, r5
 8001018:	ea46 2404 	orr.w	r4, r6, r4, lsl #8
 800101c:	6184      	str	r4, [r0, #24]
 800101e:	6203      	str	r3, [r0, #32]
 8001020:	6983      	ldr	r3, [r0, #24]
 8001022:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001026:	6183      	str	r3, [r0, #24]
 8001028:	6983      	ldr	r3, [r0, #24]
 800102a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800102e:	6181      	str	r1, [r0, #24]
 8001030:	e7bf      	b.n	8000fb2 <TIM_PWMIConfig+0x9e>
 8001032:	bf00      	nop

08001034 <TIM_GetCapture1>:
 8001034:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8001036:	4770      	bx	lr

08001038 <TIM_GetCapture2>:
 8001038:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800103a:	4770      	bx	lr

0800103c <TIM_GetCapture3>:
 800103c:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800103e:	4770      	bx	lr

08001040 <TIM_GetCapture4>:
 8001040:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001042:	4770      	bx	lr

08001044 <TIM_SetIC1Prescaler>:
 8001044:	6983      	ldr	r3, [r0, #24]
 8001046:	f023 030c 	bic.w	r3, r3, #12
 800104a:	6183      	str	r3, [r0, #24]
 800104c:	6983      	ldr	r3, [r0, #24]
 800104e:	430b      	orrs	r3, r1
 8001050:	6183      	str	r3, [r0, #24]
 8001052:	4770      	bx	lr

08001054 <TIM_SetIC2Prescaler>:
 8001054:	6983      	ldr	r3, [r0, #24]
 8001056:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800105a:	6183      	str	r3, [r0, #24]
 800105c:	6983      	ldr	r3, [r0, #24]
 800105e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001062:	6183      	str	r3, [r0, #24]
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <TIM_SetIC3Prescaler>:
 8001068:	69c2      	ldr	r2, [r0, #28]
 800106a:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800106e:	4013      	ands	r3, r2
 8001070:	61c3      	str	r3, [r0, #28]
 8001072:	69c3      	ldr	r3, [r0, #28]
 8001074:	430b      	orrs	r3, r1
 8001076:	61c3      	str	r3, [r0, #28]
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop

0800107c <TIM_SetIC4Prescaler>:
 800107c:	69c2      	ldr	r2, [r0, #28]
 800107e:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 8001082:	4013      	ands	r3, r2
 8001084:	61c3      	str	r3, [r0, #28]
 8001086:	69c3      	ldr	r3, [r0, #28]
 8001088:	0209      	lsls	r1, r1, #8
 800108a:	b289      	uxth	r1, r1
 800108c:	430b      	orrs	r3, r1
 800108e:	61c3      	str	r3, [r0, #28]
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <TIM_BDTRConfig>:
 8001094:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8001098:	880b      	ldrh	r3, [r1, #0]
 800109a:	898a      	ldrh	r2, [r1, #12]
 800109c:	b4f0      	push	{r4, r5, r6, r7}
 800109e:	888f      	ldrh	r7, [r1, #4]
 80010a0:	88ce      	ldrh	r6, [r1, #6]
 80010a2:	890d      	ldrh	r5, [r1, #8]
 80010a4:	894c      	ldrh	r4, [r1, #10]
 80010a6:	ea4c 0303 	orr.w	r3, ip, r3
 80010aa:	433b      	orrs	r3, r7
 80010ac:	4333      	orrs	r3, r6
 80010ae:	432b      	orrs	r3, r5
 80010b0:	4323      	orrs	r3, r4
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	6443      	str	r3, [r0, #68]	; 0x44
 80010b8:	bcf0      	pop	{r4, r5, r6, r7}
 80010ba:	4770      	bx	lr

080010bc <TIM_Break1Config>:
 80010bc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010be:	f423 2372 	bic.w	r3, r3, #991232	; 0xf2000
 80010c2:	6443      	str	r3, [r0, #68]	; 0x44
 80010c4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010c6:	430b      	orrs	r3, r1
 80010c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010cc:	6443      	str	r3, [r0, #68]	; 0x44
 80010ce:	4770      	bx	lr

080010d0 <TIM_Break2Config>:
 80010d0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010d2:	f023 733c 	bic.w	r3, r3, #49283072	; 0x2f00000
 80010d6:	6443      	str	r3, [r0, #68]	; 0x44
 80010d8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010da:	430b      	orrs	r3, r1
 80010dc:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80010e0:	6443      	str	r3, [r0, #68]	; 0x44
 80010e2:	4770      	bx	lr

080010e4 <TIM_Break1Cmd>:
 80010e4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010e6:	b919      	cbnz	r1, 80010f0 <TIM_Break1Cmd+0xc>
 80010e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80010ec:	6443      	str	r3, [r0, #68]	; 0x44
 80010ee:	4770      	bx	lr
 80010f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010f4:	6443      	str	r3, [r0, #68]	; 0x44
 80010f6:	4770      	bx	lr

080010f8 <TIM_Break2Cmd>:
 80010f8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010fa:	b919      	cbnz	r1, 8001104 <TIM_Break2Cmd+0xc>
 80010fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001100:	6443      	str	r3, [r0, #68]	; 0x44
 8001102:	4770      	bx	lr
 8001104:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001108:	6443      	str	r3, [r0, #68]	; 0x44
 800110a:	4770      	bx	lr

0800110c <TIM_BDTRStructInit>:
 800110c:	2300      	movs	r3, #0
 800110e:	8003      	strh	r3, [r0, #0]
 8001110:	8043      	strh	r3, [r0, #2]
 8001112:	8083      	strh	r3, [r0, #4]
 8001114:	80c3      	strh	r3, [r0, #6]
 8001116:	8103      	strh	r3, [r0, #8]
 8001118:	8143      	strh	r3, [r0, #10]
 800111a:	8183      	strh	r3, [r0, #12]
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop

08001120 <TIM_CtrlPWMOutputs>:
 8001120:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001122:	b919      	cbnz	r1, 800112c <TIM_CtrlPWMOutputs+0xc>
 8001124:	045b      	lsls	r3, r3, #17
 8001126:	0c5b      	lsrs	r3, r3, #17
 8001128:	6443      	str	r3, [r0, #68]	; 0x44
 800112a:	4770      	bx	lr
 800112c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001130:	6443      	str	r3, [r0, #68]	; 0x44
 8001132:	4770      	bx	lr

08001134 <TIM_SelectCOM>:
 8001134:	b929      	cbnz	r1, 8001142 <TIM_SelectCOM+0xe>
 8001136:	6842      	ldr	r2, [r0, #4]
 8001138:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 800113c:	4013      	ands	r3, r2
 800113e:	6043      	str	r3, [r0, #4]
 8001140:	4770      	bx	lr
 8001142:	6843      	ldr	r3, [r0, #4]
 8001144:	f043 0304 	orr.w	r3, r3, #4
 8001148:	6043      	str	r3, [r0, #4]
 800114a:	4770      	bx	lr

0800114c <TIM_CCPreloadControl>:
 800114c:	b929      	cbnz	r1, 800115a <TIM_CCPreloadControl+0xe>
 800114e:	6842      	ldr	r2, [r0, #4]
 8001150:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001154:	4013      	ands	r3, r2
 8001156:	6043      	str	r3, [r0, #4]
 8001158:	4770      	bx	lr
 800115a:	6843      	ldr	r3, [r0, #4]
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	6043      	str	r3, [r0, #4]
 8001162:	4770      	bx	lr

08001164 <TIM_ITConfig>:
 8001164:	68c3      	ldr	r3, [r0, #12]
 8001166:	b922      	cbnz	r2, 8001172 <TIM_ITConfig+0xe>
 8001168:	43c9      	mvns	r1, r1
 800116a:	b289      	uxth	r1, r1
 800116c:	4019      	ands	r1, r3
 800116e:	60c1      	str	r1, [r0, #12]
 8001170:	4770      	bx	lr
 8001172:	4319      	orrs	r1, r3
 8001174:	60c1      	str	r1, [r0, #12]
 8001176:	4770      	bx	lr

08001178 <TIM_GenerateEvent>:
 8001178:	6141      	str	r1, [r0, #20]
 800117a:	4770      	bx	lr

0800117c <TIM_GetFlagStatus>:
 800117c:	6903      	ldr	r3, [r0, #16]
 800117e:	4219      	tst	r1, r3
 8001180:	bf0c      	ite	eq
 8001182:	2000      	moveq	r0, #0
 8001184:	2001      	movne	r0, #1
 8001186:	4770      	bx	lr

08001188 <TIM_ClearFlag>:
 8001188:	43c9      	mvns	r1, r1
 800118a:	b289      	uxth	r1, r1
 800118c:	6101      	str	r1, [r0, #16]
 800118e:	4770      	bx	lr

08001190 <TIM_GetITStatus>:
 8001190:	6903      	ldr	r3, [r0, #16]
 8001192:	68c2      	ldr	r2, [r0, #12]
 8001194:	4211      	tst	r1, r2
 8001196:	bf0c      	ite	eq
 8001198:	2000      	moveq	r0, #0
 800119a:	2001      	movne	r0, #1
 800119c:	4219      	tst	r1, r3
 800119e:	bf0c      	ite	eq
 80011a0:	2000      	moveq	r0, #0
 80011a2:	f000 0001 	andne.w	r0, r0, #1
 80011a6:	4770      	bx	lr

080011a8 <TIM_ClearITPendingBit>:
 80011a8:	43c9      	mvns	r1, r1
 80011aa:	b289      	uxth	r1, r1
 80011ac:	6101      	str	r1, [r0, #16]
 80011ae:	4770      	bx	lr

080011b0 <TIM_DMAConfig>:
 80011b0:	430a      	orrs	r2, r1
 80011b2:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 80011b6:	4770      	bx	lr

080011b8 <TIM_DMACmd>:
 80011b8:	68c3      	ldr	r3, [r0, #12]
 80011ba:	b922      	cbnz	r2, 80011c6 <TIM_DMACmd+0xe>
 80011bc:	43c9      	mvns	r1, r1
 80011be:	b289      	uxth	r1, r1
 80011c0:	4019      	ands	r1, r3
 80011c2:	60c1      	str	r1, [r0, #12]
 80011c4:	4770      	bx	lr
 80011c6:	4319      	orrs	r1, r3
 80011c8:	60c1      	str	r1, [r0, #12]
 80011ca:	4770      	bx	lr

080011cc <TIM_SelectCCDMA>:
 80011cc:	b929      	cbnz	r1, 80011da <TIM_SelectCCDMA+0xe>
 80011ce:	6842      	ldr	r2, [r0, #4]
 80011d0:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 80011d4:	4013      	ands	r3, r2
 80011d6:	6043      	str	r3, [r0, #4]
 80011d8:	4770      	bx	lr
 80011da:	6843      	ldr	r3, [r0, #4]
 80011dc:	f043 0308 	orr.w	r3, r3, #8
 80011e0:	6043      	str	r3, [r0, #4]
 80011e2:	4770      	bx	lr

080011e4 <TIM_InternalClockConfig>:
 80011e4:	6882      	ldr	r2, [r0, #8]
 80011e6:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80011ea:	4013      	ands	r3, r2
 80011ec:	6083      	str	r3, [r0, #8]
 80011ee:	4770      	bx	lr

080011f0 <TIM_ITRxExternalClockConfig>:
 80011f0:	6882      	ldr	r2, [r0, #8]
 80011f2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80011f6:	4013      	ands	r3, r2
 80011f8:	430b      	orrs	r3, r1
 80011fa:	6083      	str	r3, [r0, #8]
 80011fc:	6883      	ldr	r3, [r0, #8]
 80011fe:	f043 0307 	orr.w	r3, r3, #7
 8001202:	6083      	str	r3, [r0, #8]
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop

08001208 <TIM_TIxExternalClockConfig>:
 8001208:	2960      	cmp	r1, #96	; 0x60
 800120a:	b470      	push	{r4, r5, r6}
 800120c:	d01e      	beq.n	800124c <TIM_TIxExternalClockConfig+0x44>
 800120e:	6a04      	ldr	r4, [r0, #32]
 8001210:	f024 0401 	bic.w	r4, r4, #1
 8001214:	6204      	str	r4, [r0, #32]
 8001216:	6985      	ldr	r5, [r0, #24]
 8001218:	6a04      	ldr	r4, [r0, #32]
 800121a:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
 800121e:	f045 0501 	orr.w	r5, r5, #1
 8001222:	f024 040a 	bic.w	r4, r4, #10
 8001226:	f042 0201 	orr.w	r2, r2, #1
 800122a:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
 800122e:	4322      	orrs	r2, r4
 8001230:	6183      	str	r3, [r0, #24]
 8001232:	6202      	str	r2, [r0, #32]
 8001234:	6882      	ldr	r2, [r0, #8]
 8001236:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800123a:	4013      	ands	r3, r2
 800123c:	4319      	orrs	r1, r3
 800123e:	6081      	str	r1, [r0, #8]
 8001240:	6883      	ldr	r3, [r0, #8]
 8001242:	f043 0307 	orr.w	r3, r3, #7
 8001246:	6083      	str	r3, [r0, #8]
 8001248:	bc70      	pop	{r4, r5, r6}
 800124a:	4770      	bx	lr
 800124c:	6a05      	ldr	r5, [r0, #32]
 800124e:	f64f 74ef 	movw	r4, #65519	; 0xffef
 8001252:	402c      	ands	r4, r5
 8001254:	6204      	str	r4, [r0, #32]
 8001256:	6985      	ldr	r5, [r0, #24]
 8001258:	6a06      	ldr	r6, [r0, #32]
 800125a:	0112      	lsls	r2, r2, #4
 800125c:	f425 4573 	bic.w	r5, r5, #62208	; 0xf300
 8001260:	f64f 745f 	movw	r4, #65375	; 0xff5f
 8001264:	f042 0210 	orr.w	r2, r2, #16
 8001268:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 800126c:	4034      	ands	r4, r6
 800126e:	b292      	uxth	r2, r2
 8001270:	ea45 3303 	orr.w	r3, r5, r3, lsl #12
 8001274:	4314      	orrs	r4, r2
 8001276:	6183      	str	r3, [r0, #24]
 8001278:	6204      	str	r4, [r0, #32]
 800127a:	e7db      	b.n	8001234 <TIM_TIxExternalClockConfig+0x2c>

0800127c <TIM_ETRClockMode1Config>:
 800127c:	b430      	push	{r4, r5}
 800127e:	6885      	ldr	r5, [r0, #8]
 8001280:	b2ed      	uxtb	r5, r5
 8001282:	430d      	orrs	r5, r1
 8001284:	4315      	orrs	r5, r2
 8001286:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 800128a:	b2ad      	uxth	r5, r5
 800128c:	6085      	str	r5, [r0, #8]
 800128e:	6883      	ldr	r3, [r0, #8]
 8001290:	f64f 7488 	movw	r4, #65416	; 0xff88
 8001294:	401c      	ands	r4, r3
 8001296:	f044 0477 	orr.w	r4, r4, #119	; 0x77
 800129a:	6084      	str	r4, [r0, #8]
 800129c:	bc30      	pop	{r4, r5}
 800129e:	4770      	bx	lr

080012a0 <TIM_ETRClockMode2Config>:
 80012a0:	b410      	push	{r4}
 80012a2:	6884      	ldr	r4, [r0, #8]
 80012a4:	b2e4      	uxtb	r4, r4
 80012a6:	430c      	orrs	r4, r1
 80012a8:	4314      	orrs	r4, r2
 80012aa:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 80012ae:	b2a4      	uxth	r4, r4
 80012b0:	6084      	str	r4, [r0, #8]
 80012b2:	6883      	ldr	r3, [r0, #8]
 80012b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012b8:	6083      	str	r3, [r0, #8]
 80012ba:	bc10      	pop	{r4}
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop

080012c0 <TIM_SelectInputTrigger>:
 80012c0:	6882      	ldr	r2, [r0, #8]
 80012c2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80012c6:	4013      	ands	r3, r2
 80012c8:	430b      	orrs	r3, r1
 80012ca:	6083      	str	r3, [r0, #8]
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop

080012d0 <TIM_SelectOutputTrigger>:
 80012d0:	6842      	ldr	r2, [r0, #4]
 80012d2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80012d6:	4013      	ands	r3, r2
 80012d8:	6043      	str	r3, [r0, #4]
 80012da:	6843      	ldr	r3, [r0, #4]
 80012dc:	430b      	orrs	r3, r1
 80012de:	6043      	str	r3, [r0, #4]
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop

080012e4 <TIM_SelectOutputTrigger2>:
 80012e4:	6843      	ldr	r3, [r0, #4]
 80012e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80012ea:	6043      	str	r3, [r0, #4]
 80012ec:	6843      	ldr	r3, [r0, #4]
 80012ee:	430b      	orrs	r3, r1
 80012f0:	6043      	str	r3, [r0, #4]
 80012f2:	4770      	bx	lr

080012f4 <TIM_SelectSlaveMode>:
 80012f4:	6883      	ldr	r3, [r0, #8]
 80012f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012fa:	f023 0307 	bic.w	r3, r3, #7
 80012fe:	6083      	str	r3, [r0, #8]
 8001300:	6883      	ldr	r3, [r0, #8]
 8001302:	430b      	orrs	r3, r1
 8001304:	6083      	str	r3, [r0, #8]
 8001306:	4770      	bx	lr

08001308 <TIM_SelectMasterSlaveMode>:
 8001308:	6882      	ldr	r2, [r0, #8]
 800130a:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800130e:	4013      	ands	r3, r2
 8001310:	6083      	str	r3, [r0, #8]
 8001312:	6883      	ldr	r3, [r0, #8]
 8001314:	430b      	orrs	r3, r1
 8001316:	6083      	str	r3, [r0, #8]
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop

0800131c <TIM_ETRConfig>:
 800131c:	b410      	push	{r4}
 800131e:	6884      	ldr	r4, [r0, #8]
 8001320:	b2e4      	uxtb	r4, r4
 8001322:	430c      	orrs	r4, r1
 8001324:	4314      	orrs	r4, r2
 8001326:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 800132a:	b2a4      	uxth	r4, r4
 800132c:	6084      	str	r4, [r0, #8]
 800132e:	bc10      	pop	{r4}
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop

08001334 <TIM_EncoderInterfaceConfig>:
 8001334:	b4f0      	push	{r4, r5, r6, r7}
 8001336:	6887      	ldr	r7, [r0, #8]
 8001338:	f8d0 c018 	ldr.w	ip, [r0, #24]
 800133c:	6a04      	ldr	r4, [r0, #32]
 800133e:	f64f 76dd 	movw	r6, #65501	; 0xffdd
 8001342:	4026      	ands	r6, r4
 8001344:	f64f 45fc 	movw	r5, #64764	; 0xfcfc
 8001348:	f64f 74f8 	movw	r4, #65528	; 0xfff8
 800134c:	ea0c 0505 	and.w	r5, ip, r5
 8001350:	4316      	orrs	r6, r2
 8001352:	403c      	ands	r4, r7
 8001354:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 8001358:	ea46 1603 	orr.w	r6, r6, r3, lsl #4
 800135c:	4321      	orrs	r1, r4
 800135e:	f045 0501 	orr.w	r5, r5, #1
 8001362:	b2b6      	uxth	r6, r6
 8001364:	6081      	str	r1, [r0, #8]
 8001366:	6185      	str	r5, [r0, #24]
 8001368:	6206      	str	r6, [r0, #32]
 800136a:	bcf0      	pop	{r4, r5, r6, r7}
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop

08001370 <TIM_SelectHallSensor>:
 8001370:	b929      	cbnz	r1, 800137e <TIM_SelectHallSensor+0xe>
 8001372:	6842      	ldr	r2, [r0, #4]
 8001374:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8001378:	4013      	ands	r3, r2
 800137a:	6043      	str	r3, [r0, #4]
 800137c:	4770      	bx	lr
 800137e:	6843      	ldr	r3, [r0, #4]
 8001380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001384:	6043      	str	r3, [r0, #4]
 8001386:	4770      	bx	lr

08001388 <TIM_RemapConfig>:
 8001388:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop

08001390 <GPIO_DeInit>:
 8001390:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001394:	b508      	push	{r3, lr}
 8001396:	d02a      	beq.n	80013ee <GPIO_DeInit+0x5e>
 8001398:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800139c:	f6c4 0300 	movt	r3, #18432	; 0x4800
 80013a0:	4298      	cmp	r0, r3
 80013a2:	d030      	beq.n	8001406 <GPIO_DeInit+0x76>
 80013a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013a8:	f6c4 0300 	movt	r3, #18432	; 0x4800
 80013ac:	4298      	cmp	r0, r3
 80013ae:	d036      	beq.n	800141e <GPIO_DeInit+0x8e>
 80013b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013b4:	f6c4 0300 	movt	r3, #18432	; 0x4800
 80013b8:	4298      	cmp	r0, r3
 80013ba:	d03c      	beq.n	8001436 <GPIO_DeInit+0xa6>
 80013bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013c0:	f6c4 0300 	movt	r3, #18432	; 0x4800
 80013c4:	4298      	cmp	r0, r3
 80013c6:	d042      	beq.n	800144e <GPIO_DeInit+0xbe>
 80013c8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013cc:	f6c4 0300 	movt	r3, #18432	; 0x4800
 80013d0:	4298      	cmp	r0, r3
 80013d2:	d000      	beq.n	80013d6 <GPIO_DeInit+0x46>
 80013d4:	bd08      	pop	{r3, pc}
 80013d6:	2101      	movs	r1, #1
 80013d8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80013dc:	f000 fbfa 	bl	8001bd4 <RCC_AHBPeriphResetCmd>
 80013e0:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80013e4:	2100      	movs	r1, #0
 80013e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80013ea:	f000 bbf3 	b.w	8001bd4 <RCC_AHBPeriphResetCmd>
 80013ee:	2101      	movs	r1, #1
 80013f0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80013f4:	f000 fbee 	bl	8001bd4 <RCC_AHBPeriphResetCmd>
 80013f8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80013fc:	2100      	movs	r1, #0
 80013fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001402:	f000 bbe7 	b.w	8001bd4 <RCC_AHBPeriphResetCmd>
 8001406:	2101      	movs	r1, #1
 8001408:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800140c:	f000 fbe2 	bl	8001bd4 <RCC_AHBPeriphResetCmd>
 8001410:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001414:	2100      	movs	r1, #0
 8001416:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800141a:	f000 bbdb 	b.w	8001bd4 <RCC_AHBPeriphResetCmd>
 800141e:	2101      	movs	r1, #1
 8001420:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001424:	f000 fbd6 	bl	8001bd4 <RCC_AHBPeriphResetCmd>
 8001428:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800142c:	2100      	movs	r1, #0
 800142e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001432:	f000 bbcf 	b.w	8001bd4 <RCC_AHBPeriphResetCmd>
 8001436:	2101      	movs	r1, #1
 8001438:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800143c:	f000 fbca 	bl	8001bd4 <RCC_AHBPeriphResetCmd>
 8001440:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001444:	2100      	movs	r1, #0
 8001446:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800144a:	f000 bbc3 	b.w	8001bd4 <RCC_AHBPeriphResetCmd>
 800144e:	2101      	movs	r1, #1
 8001450:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001454:	f000 fbbe 	bl	8001bd4 <RCC_AHBPeriphResetCmd>
 8001458:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800145c:	2100      	movs	r1, #0
 800145e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001462:	f000 bbb7 	b.w	8001bd4 <RCC_AHBPeriphResetCmd>
 8001466:	bf00      	nop

08001468 <GPIO_Init>:
 8001468:	2300      	movs	r3, #0
 800146a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800146e:	680a      	ldr	r2, [r1, #0]
 8001470:	461c      	mov	r4, r3
 8001472:	2601      	movs	r6, #1
 8001474:	f04f 0803 	mov.w	r8, #3
 8001478:	e003      	b.n	8001482 <GPIO_Init+0x1a>
 800147a:	3401      	adds	r4, #1
 800147c:	3302      	adds	r3, #2
 800147e:	2c10      	cmp	r4, #16
 8001480:	d02b      	beq.n	80014da <GPIO_Init+0x72>
 8001482:	fa16 f704 	lsls.w	r7, r6, r4
 8001486:	ea07 0502 	and.w	r5, r7, r2
 800148a:	42bd      	cmp	r5, r7
 800148c:	d1f5      	bne.n	800147a <GPIO_Init+0x12>
 800148e:	790f      	ldrb	r7, [r1, #4]
 8001490:	f107 3cff 	add.w	ip, r7, #4294967295
 8001494:	f1bc 0f01 	cmp.w	ip, #1
 8001498:	bf84      	itt	hi
 800149a:	fa08 fc03 	lslhi.w	ip, r8, r3
 800149e:	ea6f 0c0c 	mvnhi.w	ip, ip
 80014a2:	d91d      	bls.n	80014e0 <GPIO_Init+0x78>
 80014a4:	f8d0 9000 	ldr.w	r9, [r0]
 80014a8:	79cd      	ldrb	r5, [r1, #7]
 80014aa:	ea0c 0c09 	and.w	ip, ip, r9
 80014ae:	f8c0 c000 	str.w	ip, [r0]
 80014b2:	f8d0 c000 	ldr.w	ip, [r0]
 80014b6:	409f      	lsls	r7, r3
 80014b8:	ea47 070c 	orr.w	r7, r7, ip
 80014bc:	6007      	str	r7, [r0, #0]
 80014be:	68c7      	ldr	r7, [r0, #12]
 80014c0:	fa08 fc03 	lsl.w	ip, r8, r3
 80014c4:	ea27 070c 	bic.w	r7, r7, ip
 80014c8:	60c7      	str	r7, [r0, #12]
 80014ca:	68c7      	ldr	r7, [r0, #12]
 80014cc:	409d      	lsls	r5, r3
 80014ce:	3401      	adds	r4, #1
 80014d0:	433d      	orrs	r5, r7
 80014d2:	3302      	adds	r3, #2
 80014d4:	2c10      	cmp	r4, #16
 80014d6:	60c5      	str	r5, [r0, #12]
 80014d8:	d1d3      	bne.n	8001482 <GPIO_Init+0x1a>
 80014da:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80014de:	4770      	bx	lr
 80014e0:	f8d0 9008 	ldr.w	r9, [r0, #8]
 80014e4:	f891 a005 	ldrb.w	sl, [r1, #5]
 80014e8:	f891 b006 	ldrb.w	fp, [r1, #6]
 80014ec:	fa08 fc03 	lsl.w	ip, r8, r3
 80014f0:	ea6f 0c0c 	mvn.w	ip, ip
 80014f4:	ea0c 0909 	and.w	r9, ip, r9
 80014f8:	f8c0 9008 	str.w	r9, [r0, #8]
 80014fc:	f8d0 9008 	ldr.w	r9, [r0, #8]
 8001500:	fa0a fa03 	lsl.w	sl, sl, r3
 8001504:	ea4a 0909 	orr.w	r9, sl, r9
 8001508:	f8c0 9008 	str.w	r9, [r0, #8]
 800150c:	f8b0 9004 	ldrh.w	r9, [r0, #4]
 8001510:	fa1f f989 	uxth.w	r9, r9
 8001514:	ea29 0505 	bic.w	r5, r9, r5
 8001518:	8085      	strh	r5, [r0, #4]
 800151a:	8885      	ldrh	r5, [r0, #4]
 800151c:	fa0b fb04 	lsl.w	fp, fp, r4
 8001520:	ea4b 0b05 	orr.w	fp, fp, r5
 8001524:	fa1f fb8b 	uxth.w	fp, fp
 8001528:	f8a0 b004 	strh.w	fp, [r0, #4]
 800152c:	e7ba      	b.n	80014a4 <GPIO_Init+0x3c>
 800152e:	bf00      	nop

08001530 <GPIO_StructInit>:
 8001530:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001534:	2300      	movs	r3, #0
 8001536:	6002      	str	r2, [r0, #0]
 8001538:	2201      	movs	r2, #1
 800153a:	7103      	strb	r3, [r0, #4]
 800153c:	7142      	strb	r2, [r0, #5]
 800153e:	7183      	strb	r3, [r0, #6]
 8001540:	71c3      	strb	r3, [r0, #7]
 8001542:	4770      	bx	lr

08001544 <GPIO_PinLockConfig>:
 8001544:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
 8001548:	61c3      	str	r3, [r0, #28]
 800154a:	61c1      	str	r1, [r0, #28]
 800154c:	61c3      	str	r3, [r0, #28]
 800154e:	69c3      	ldr	r3, [r0, #28]
 8001550:	69c3      	ldr	r3, [r0, #28]
 8001552:	4770      	bx	lr

08001554 <GPIO_ReadInputDataBit>:
 8001554:	8a03      	ldrh	r3, [r0, #16]
 8001556:	4219      	tst	r1, r3
 8001558:	bf0c      	ite	eq
 800155a:	2000      	moveq	r0, #0
 800155c:	2001      	movne	r0, #1
 800155e:	4770      	bx	lr

08001560 <GPIO_ReadInputData>:
 8001560:	8a00      	ldrh	r0, [r0, #16]
 8001562:	b280      	uxth	r0, r0
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop

08001568 <GPIO_ReadOutputDataBit>:
 8001568:	8a83      	ldrh	r3, [r0, #20]
 800156a:	4219      	tst	r1, r3
 800156c:	bf0c      	ite	eq
 800156e:	2000      	moveq	r0, #0
 8001570:	2001      	movne	r0, #1
 8001572:	4770      	bx	lr

08001574 <GPIO_ReadOutputData>:
 8001574:	8a80      	ldrh	r0, [r0, #20]
 8001576:	b280      	uxth	r0, r0
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop

0800157c <GPIO_SetBits>:
 800157c:	6181      	str	r1, [r0, #24]
 800157e:	4770      	bx	lr

08001580 <GPIO_ResetBits>:
 8001580:	8501      	strh	r1, [r0, #40]	; 0x28
 8001582:	4770      	bx	lr

08001584 <GPIO_WriteBit>:
 8001584:	b90a      	cbnz	r2, 800158a <GPIO_WriteBit+0x6>
 8001586:	8501      	strh	r1, [r0, #40]	; 0x28
 8001588:	4770      	bx	lr
 800158a:	6181      	str	r1, [r0, #24]
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop

08001590 <GPIO_Write>:
 8001590:	8281      	strh	r1, [r0, #20]
 8001592:	4770      	bx	lr

08001594 <GPIO_PinAFConfig>:
 8001594:	08cb      	lsrs	r3, r1, #3
 8001596:	3308      	adds	r3, #8
 8001598:	f001 0107 	and.w	r1, r1, #7
 800159c:	b430      	push	{r4, r5}
 800159e:	0089      	lsls	r1, r1, #2
 80015a0:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 80015a4:	240f      	movs	r4, #15
 80015a6:	408c      	lsls	r4, r1
 80015a8:	ea25 0404 	bic.w	r4, r5, r4
 80015ac:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 80015b0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80015b4:	fa12 f101 	lsls.w	r1, r2, r1
 80015b8:	430c      	orrs	r4, r1
 80015ba:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 80015be:	bc30      	pop	{r4, r5}
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop

080015c4 <RCC_DeInit>:
 80015c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015cc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80015d0:	6819      	ldr	r1, [r3, #0]
 80015d2:	f041 0101 	orr.w	r1, r1, #1
 80015d6:	6019      	str	r1, [r3, #0]
 80015d8:	6859      	ldr	r1, [r3, #4]
 80015da:	f6cf 02ff 	movt	r2, #63743	; 0xf8ff
 80015de:	400a      	ands	r2, r1
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80015e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001600:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001604:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001608:	62da      	str	r2, [r3, #44]	; 0x2c
 800160a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800160c:	f64f 42cc 	movw	r2, #64716	; 0xfccc
 8001610:	f6c0 7200 	movt	r2, #3840	; 0xf00
 8001614:	400a      	ands	r2, r1
 8001616:	631a      	str	r2, [r3, #48]	; 0x30
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop

08001620 <RCC_HSEConfig>:
 8001620:	f241 0302 	movw	r3, #4098	; 0x1002
 8001624:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
 800162c:	7018      	strb	r0, [r3, #0]
 800162e:	4770      	bx	lr

08001630 <RCC_AdjustHSICalibrationValue>:
 8001630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001634:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800163e:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop

08001648 <RCC_HSICmd>:
 8001648:	2300      	movs	r3, #0
 800164a:	f2c4 2342 	movt	r3, #16962	; 0x4242
 800164e:	6018      	str	r0, [r3, #0]
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop

08001654 <RCC_LSEConfig>:
 8001654:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001658:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800165c:	6a1a      	ldr	r2, [r3, #32]
 800165e:	f022 0201 	bic.w	r2, r2, #1
 8001662:	621a      	str	r2, [r3, #32]
 8001664:	6a1a      	ldr	r2, [r3, #32]
 8001666:	f022 0204 	bic.w	r2, r2, #4
 800166a:	621a      	str	r2, [r3, #32]
 800166c:	6a1a      	ldr	r2, [r3, #32]
 800166e:	4302      	orrs	r2, r0
 8001670:	621a      	str	r2, [r3, #32]
 8001672:	4770      	bx	lr

08001674 <RCC_LSEDriveConfig>:
 8001674:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001678:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800167c:	6a1a      	ldr	r2, [r3, #32]
 800167e:	f022 0218 	bic.w	r2, r2, #24
 8001682:	621a      	str	r2, [r3, #32]
 8001684:	6a1a      	ldr	r2, [r3, #32]
 8001686:	4302      	orrs	r2, r0
 8001688:	621a      	str	r2, [r3, #32]
 800168a:	4770      	bx	lr

0800168c <RCC_LSICmd>:
 800168c:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8001690:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001694:	6018      	str	r0, [r3, #0]
 8001696:	4770      	bx	lr

08001698 <RCC_PLLConfig>:
 8001698:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800169c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	685a      	ldr	r2, [r3, #4]
 80016aa:	4302      	orrs	r2, r0
 80016ac:	430a      	orrs	r2, r1
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop

080016b4 <RCC_PLLCmd>:
 80016b4:	2360      	movs	r3, #96	; 0x60
 80016b6:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80016ba:	6018      	str	r0, [r3, #0]
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop

080016c0 <RCC_PREDIV1Config>:
 80016c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016ca:	f022 020f 	bic.w	r2, r2, #15
 80016ce:	4302      	orrs	r2, r0
 80016d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80016d2:	4770      	bx	lr

080016d4 <RCC_ClockSecuritySystemCmd>:
 80016d4:	234c      	movs	r3, #76	; 0x4c
 80016d6:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80016da:	6018      	str	r0, [r3, #0]
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop

080016e0 <RCC_MCOConfig>:
 80016e0:	f241 0307 	movw	r3, #4103	; 0x1007
 80016e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016e8:	7018      	strb	r0, [r3, #0]
 80016ea:	4770      	bx	lr

080016ec <RCC_SYSCLKConfig>:
 80016ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	f022 0203 	bic.w	r2, r2, #3
 80016fa:	4302      	orrs	r2, r0
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	4770      	bx	lr

08001700 <RCC_GetSYSCLKSource>:
 8001700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001704:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001708:	6858      	ldr	r0, [r3, #4]
 800170a:	f000 000c 	and.w	r0, r0, #12
 800170e:	4770      	bx	lr

08001710 <RCC_HCLKConfig>:
 8001710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001714:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800171e:	4302      	orrs	r2, r0
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	4770      	bx	lr

08001724 <RCC_PCLK1Config>:
 8001724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001728:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001732:	4302      	orrs	r2, r0
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	4770      	bx	lr

08001738 <RCC_PCLK2Config>:
 8001738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800173c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8001746:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop

08001750 <RCC_GetClocksFreq>:
 8001750:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001754:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001758:	b4f0      	push	{r4, r5, r6, r7}
 800175a:	685d      	ldr	r5, [r3, #4]
 800175c:	f005 050c 	and.w	r5, r5, #12
 8001760:	2d04      	cmp	r5, #4
 8001762:	f000 8157 	beq.w	8001a14 <RCC_GetClocksFreq+0x2c4>
 8001766:	2d08      	cmp	r5, #8
 8001768:	f000 813e 	beq.w	80019e8 <RCC_GetClocksFreq+0x298>
 800176c:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8001770:	f2c0 017a 	movt	r1, #122	; 0x7a
 8001774:	6001      	str	r1, [r0, #0]
 8001776:	2d00      	cmp	r5, #0
 8001778:	f040 812b 	bne.w	80019d2 <RCC_GetClocksFreq+0x282>
 800177c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001780:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001784:	4bab      	ldr	r3, [pc, #684]	; (8001a34 <RCC_GetClocksFreq+0x2e4>)
 8001786:	6854      	ldr	r4, [r2, #4]
 8001788:	f3c4 1403 	ubfx	r4, r4, #4, #4
 800178c:	5d1e      	ldrb	r6, [r3, r4]
 800178e:	fa31 f406 	lsrs.w	r4, r1, r6
 8001792:	6044      	str	r4, [r0, #4]
 8001794:	6857      	ldr	r7, [r2, #4]
 8001796:	f3c7 2702 	ubfx	r7, r7, #8, #3
 800179a:	5ddf      	ldrb	r7, [r3, r7]
 800179c:	fa34 f707 	lsrs.w	r7, r4, r7
 80017a0:	6087      	str	r7, [r0, #8]
 80017a2:	6857      	ldr	r7, [r2, #4]
 80017a4:	f3c7 27c2 	ubfx	r7, r7, #11, #3
 80017a8:	5ddf      	ldrb	r7, [r3, r7]
 80017aa:	40fc      	lsrs	r4, r7
 80017ac:	60c4      	str	r4, [r0, #12]
 80017ae:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80017b0:	f3c2 1204 	ubfx	r2, r2, #4, #5
 80017b4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80017b8:	8a12      	ldrh	r2, [r2, #16]
 80017ba:	b292      	uxth	r2, r2
 80017bc:	f012 0f10 	tst.w	r2, #16
 80017c0:	bf1c      	itt	ne
 80017c2:	fbb5 f2f2 	udivne	r2, r5, r2
 80017c6:	6102      	strne	r2, [r0, #16]
 80017c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017cc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80017d0:	bf08      	it	eq
 80017d2:	6101      	streq	r1, [r0, #16]
 80017d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80017d6:	f3c2 2244 	ubfx	r2, r2, #9, #5
 80017da:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80017de:	8a1b      	ldrh	r3, [r3, #16]
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	06da      	lsls	r2, r3, #27
 80017e4:	bf44      	itt	mi
 80017e6:	fbb5 f3f3 	udivmi	r3, r5, r3
 80017ea:	6143      	strmi	r3, [r0, #20]
 80017ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017f4:	bf58      	it	pl
 80017f6:	6141      	strpl	r1, [r0, #20]
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	06da      	lsls	r2, r3, #27
 80017fc:	bf5e      	ittt	pl
 80017fe:	f44f 5390 	movpl.w	r3, #4608	; 0x1200
 8001802:	f2c0 037a 	movtpl	r3, #122	; 0x7a
 8001806:	6183      	strpl	r3, [r0, #24]
 8001808:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800180c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001810:	bf48      	it	mi
 8001812:	6181      	strmi	r1, [r0, #24]
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	069b      	lsls	r3, r3, #26
 8001818:	bf5e      	ittt	pl
 800181a:	f44f 5390 	movpl.w	r3, #4608	; 0x1200
 800181e:	f2c0 037a 	movtpl	r3, #122	; 0x7a
 8001822:	61c3      	strpl	r3, [r0, #28]
 8001824:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001828:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800182c:	bf48      	it	mi
 800182e:	61c1      	strmi	r1, [r0, #28]
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	05da      	lsls	r2, r3, #23
 8001834:	d504      	bpl.n	8001840 <RCC_GetClocksFreq+0xf0>
 8001836:	428d      	cmp	r5, r1
 8001838:	bf08      	it	eq
 800183a:	42b7      	cmpeq	r7, r6
 800183c:	f000 80cb 	beq.w	80019d6 <RCC_GetClocksFreq+0x286>
 8001840:	6204      	str	r4, [r0, #32]
 8001842:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001846:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800184a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184c:	059b      	lsls	r3, r3, #22
 800184e:	d504      	bpl.n	800185a <RCC_GetClocksFreq+0x10a>
 8001850:	428d      	cmp	r5, r1
 8001852:	bf08      	it	eq
 8001854:	42b7      	cmpeq	r7, r6
 8001856:	f000 80c1 	beq.w	80019dc <RCC_GetClocksFreq+0x28c>
 800185a:	6244      	str	r4, [r0, #36]	; 0x24
 800185c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001860:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001866:	0792      	lsls	r2, r2, #30
 8001868:	bf08      	it	eq
 800186a:	6284      	streq	r4, [r0, #40]	; 0x28
 800186c:	d019      	beq.n	80018a2 <RCC_GetClocksFreq+0x152>
 800186e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001870:	f002 0203 	and.w	r2, r2, #3
 8001874:	2a01      	cmp	r2, #1
 8001876:	bf08      	it	eq
 8001878:	6281      	streq	r1, [r0, #40]	; 0x28
 800187a:	d012      	beq.n	80018a2 <RCC_GetClocksFreq+0x152>
 800187c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800187e:	f002 0203 	and.w	r2, r2, #3
 8001882:	2a02      	cmp	r2, #2
 8001884:	bf04      	itt	eq
 8001886:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 800188a:	6283      	streq	r3, [r0, #40]	; 0x28
 800188c:	d009      	beq.n	80018a2 <RCC_GetClocksFreq+0x152>
 800188e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001890:	f003 0303 	and.w	r3, r3, #3
 8001894:	2b03      	cmp	r3, #3
 8001896:	bf02      	ittt	eq
 8001898:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 800189c:	f2c0 037a 	movteq	r3, #122	; 0x7a
 80018a0:	6283      	streq	r3, [r0, #40]	; 0x28
 80018a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018ac:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 80018b0:	d13b      	bne.n	800192a <RCC_GetClocksFreq+0x1da>
 80018b2:	6883      	ldr	r3, [r0, #8]
 80018b4:	62c3      	str	r3, [r0, #44]	; 0x2c
 80018b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018c0:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
 80018c4:	d169      	bne.n	800199a <RCC_GetClocksFreq+0x24a>
 80018c6:	6883      	ldr	r3, [r0, #8]
 80018c8:	6303      	str	r3, [r0, #48]	; 0x30
 80018ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018d4:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 80018d8:	d143      	bne.n	8001962 <RCC_GetClocksFreq+0x212>
 80018da:	6883      	ldr	r3, [r0, #8]
 80018dc:	6343      	str	r3, [r0, #52]	; 0x34
 80018de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018e8:	f412 0f40 	tst.w	r2, #12582912	; 0xc00000
 80018ec:	d079      	beq.n	80019e2 <RCC_GetClocksFreq+0x292>
 80018ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018f0:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 80018f4:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 80018f8:	f000 80a5 	beq.w	8001a46 <RCC_GetClocksFreq+0x2f6>
 80018fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018fe:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8001902:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8001906:	bf04      	itt	eq
 8001908:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 800190c:	6383      	streq	r3, [r0, #56]	; 0x38
 800190e:	d00a      	beq.n	8001926 <RCC_GetClocksFreq+0x1d6>
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001916:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800191a:	bf02      	ittt	eq
 800191c:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001920:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001924:	6383      	streq	r3, [r0, #56]	; 0x38
 8001926:	bcf0      	pop	{r4, r5, r6, r7}
 8001928:	4770      	bx	lr
 800192a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800192c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001930:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001934:	d078      	beq.n	8001a28 <RCC_GetClocksFreq+0x2d8>
 8001936:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001938:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800193c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001940:	bf04      	itt	eq
 8001942:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001946:	62c3      	streq	r3, [r0, #44]	; 0x2c
 8001948:	d0b5      	beq.n	80018b6 <RCC_GetClocksFreq+0x166>
 800194a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001950:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001954:	bf02      	ittt	eq
 8001956:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 800195a:	f2c0 037a 	movteq	r3, #122	; 0x7a
 800195e:	62c3      	streq	r3, [r0, #44]	; 0x2c
 8001960:	e7a9      	b.n	80018b6 <RCC_GetClocksFreq+0x166>
 8001962:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001964:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001968:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800196c:	d05f      	beq.n	8001a2e <RCC_GetClocksFreq+0x2de>
 800196e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001970:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001974:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8001978:	bf04      	itt	eq
 800197a:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 800197e:	6343      	streq	r3, [r0, #52]	; 0x34
 8001980:	d0ad      	beq.n	80018de <RCC_GetClocksFreq+0x18e>
 8001982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001984:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001988:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800198c:	bf02      	ittt	eq
 800198e:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001992:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001996:	6343      	streq	r3, [r0, #52]	; 0x34
 8001998:	e7a1      	b.n	80018de <RCC_GetClocksFreq+0x18e>
 800199a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800199c:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 80019a0:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80019a4:	d03d      	beq.n	8001a22 <RCC_GetClocksFreq+0x2d2>
 80019a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019a8:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 80019ac:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 80019b0:	bf04      	itt	eq
 80019b2:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 80019b6:	6303      	streq	r3, [r0, #48]	; 0x30
 80019b8:	d087      	beq.n	80018ca <RCC_GetClocksFreq+0x17a>
 80019ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019bc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80019c0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80019c4:	bf02      	ittt	eq
 80019c6:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 80019ca:	f2c0 037a 	movteq	r3, #122	; 0x7a
 80019ce:	6303      	streq	r3, [r0, #48]	; 0x30
 80019d0:	e77b      	b.n	80018ca <RCC_GetClocksFreq+0x17a>
 80019d2:	2500      	movs	r5, #0
 80019d4:	e6d2      	b.n	800177c <RCC_GetClocksFreq+0x2c>
 80019d6:	006b      	lsls	r3, r5, #1
 80019d8:	6203      	str	r3, [r0, #32]
 80019da:	e732      	b.n	8001842 <RCC_GetClocksFreq+0xf2>
 80019dc:	006d      	lsls	r5, r5, #1
 80019de:	6245      	str	r5, [r0, #36]	; 0x24
 80019e0:	e73c      	b.n	800185c <RCC_GetClocksFreq+0x10c>
 80019e2:	6883      	ldr	r3, [r0, #8]
 80019e4:	6383      	str	r3, [r0, #56]	; 0x38
 80019e6:	e79e      	b.n	8001926 <RCC_GetClocksFreq+0x1d6>
 80019e8:	685a      	ldr	r2, [r3, #4]
 80019ea:	6859      	ldr	r1, [r3, #4]
 80019ec:	f3c2 4283 	ubfx	r2, r2, #18, #4
 80019f0:	3202      	adds	r2, #2
 80019f2:	03c9      	lsls	r1, r1, #15
 80019f4:	d520      	bpl.n	8001a38 <RCC_GetClocksFreq+0x2e8>
 80019f6:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80019f8:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 80019fc:	f005 050f 	and.w	r5, r5, #15
 8001a00:	3501      	adds	r5, #1
 8001a02:	f2c0 037a 	movt	r3, #122	; 0x7a
 8001a06:	fbb3 f5f5 	udiv	r5, r3, r5
 8001a0a:	fb02 f505 	mul.w	r5, r2, r5
 8001a0e:	6005      	str	r5, [r0, #0]
 8001a10:	4629      	mov	r1, r5
 8001a12:	e6b3      	b.n	800177c <RCC_GetClocksFreq+0x2c>
 8001a14:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8001a18:	f2c0 017a 	movt	r1, #122	; 0x7a
 8001a1c:	6001      	str	r1, [r0, #0]
 8001a1e:	2500      	movs	r5, #0
 8001a20:	e6ac      	b.n	800177c <RCC_GetClocksFreq+0x2c>
 8001a22:	6803      	ldr	r3, [r0, #0]
 8001a24:	6303      	str	r3, [r0, #48]	; 0x30
 8001a26:	e750      	b.n	80018ca <RCC_GetClocksFreq+0x17a>
 8001a28:	6803      	ldr	r3, [r0, #0]
 8001a2a:	62c3      	str	r3, [r0, #44]	; 0x2c
 8001a2c:	e743      	b.n	80018b6 <RCC_GetClocksFreq+0x166>
 8001a2e:	6803      	ldr	r3, [r0, #0]
 8001a30:	6343      	str	r3, [r0, #52]	; 0x34
 8001a32:	e754      	b.n	80018de <RCC_GetClocksFreq+0x18e>
 8001a34:	20000018 	.word	0x20000018
 8001a38:	f44f 6510 	mov.w	r5, #2304	; 0x900
 8001a3c:	f2c0 053d 	movt	r5, #61	; 0x3d
 8001a40:	fb05 f502 	mul.w	r5, r5, r2
 8001a44:	e7e3      	b.n	8001a0e <RCC_GetClocksFreq+0x2be>
 8001a46:	6803      	ldr	r3, [r0, #0]
 8001a48:	6383      	str	r3, [r0, #56]	; 0x38
 8001a4a:	e76c      	b.n	8001926 <RCC_GetClocksFreq+0x1d6>

08001a4c <RCC_ADCCLKConfig>:
 8001a4c:	0f03      	lsrs	r3, r0, #28
 8001a4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a52:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a58:	bf14      	ite	ne
 8001a5a:	f422 5278 	bicne.w	r2, r2, #15872	; 0x3e00
 8001a5e:	f422 72f8 	biceq.w	r2, r2, #496	; 0x1f0
 8001a62:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a6e:	4310      	orrs	r0, r2
 8001a70:	62d8      	str	r0, [r3, #44]	; 0x2c
 8001a72:	4770      	bx	lr

08001a74 <RCC_I2CCLKConfig>:
 8001a74:	0f03      	lsrs	r3, r0, #28
 8001a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a80:	bf14      	ite	ne
 8001a82:	f022 0220 	bicne.w	r2, r2, #32
 8001a86:	f022 0210 	biceq.w	r2, r2, #16
 8001a8a:	631a      	str	r2, [r3, #48]	; 0x30
 8001a8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a96:	4310      	orrs	r0, r2
 8001a98:	6318      	str	r0, [r3, #48]	; 0x30
 8001a9a:	4770      	bx	lr

08001a9c <RCC_TIMCLKConfig>:
 8001a9c:	0f03      	lsrs	r3, r0, #28
 8001a9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aa2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001aa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001aa8:	bf14      	ite	ne
 8001aaa:	f422 7200 	bicne.w	r2, r2, #512	; 0x200
 8001aae:	f422 7280 	biceq.w	r2, r2, #256	; 0x100
 8001ab2:	631a      	str	r2, [r3, #48]	; 0x30
 8001ab4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001abc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001abe:	4310      	orrs	r0, r2
 8001ac0:	6318      	str	r0, [r3, #48]	; 0x30
 8001ac2:	4770      	bx	lr

08001ac4 <RCC_USARTCLKConfig>:
 8001ac4:	0f03      	lsrs	r3, r0, #28
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	2b04      	cmp	r3, #4
 8001aca:	d80c      	bhi.n	8001ae6 <RCC_USARTCLKConfig+0x22>
 8001acc:	e8df f003 	tbb	[pc, r3]
 8001ad0:	2e251c03 	.word	0x2e251c03
 8001ad4:	13          	.byte	0x13
 8001ad5:	00          	.byte	0x00
 8001ad6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ada:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ade:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ae0:	f022 0203 	bic.w	r2, r2, #3
 8001ae4:	631a      	str	r2, [r3, #48]	; 0x30
 8001ae6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001aee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001af0:	4310      	orrs	r0, r2
 8001af2:	6318      	str	r0, [r3, #48]	; 0x30
 8001af4:	4770      	bx	lr
 8001af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001afe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b00:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001b04:	631a      	str	r2, [r3, #48]	; 0x30
 8001b06:	e7ee      	b.n	8001ae6 <RCC_USARTCLKConfig+0x22>
 8001b08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b0c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b12:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001b16:	631a      	str	r2, [r3, #48]	; 0x30
 8001b18:	e7e5      	b.n	8001ae6 <RCC_USARTCLKConfig+0x22>
 8001b1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b24:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001b28:	631a      	str	r2, [r3, #48]	; 0x30
 8001b2a:	e7dc      	b.n	8001ae6 <RCC_USARTCLKConfig+0x22>
 8001b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b36:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001b3a:	631a      	str	r2, [r3, #48]	; 0x30
 8001b3c:	e7d3      	b.n	8001ae6 <RCC_USARTCLKConfig+0x22>
 8001b3e:	bf00      	nop

08001b40 <RCC_USBCLKConfig>:
 8001b40:	23d8      	movs	r3, #216	; 0xd8
 8001b42:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001b46:	6018      	str	r0, [r3, #0]
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop

08001b4c <RCC_RTCCLKConfig>:
 8001b4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b54:	6a1a      	ldr	r2, [r3, #32]
 8001b56:	4302      	orrs	r2, r0
 8001b58:	621a      	str	r2, [r3, #32]
 8001b5a:	4770      	bx	lr

08001b5c <RCC_I2SCLKConfig>:
 8001b5c:	23dc      	movs	r3, #220	; 0xdc
 8001b5e:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001b62:	6018      	str	r0, [r3, #0]
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop

08001b68 <RCC_RTCCLKCmd>:
 8001b68:	f240 433c 	movw	r3, #1084	; 0x43c
 8001b6c:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001b70:	6018      	str	r0, [r3, #0]
 8001b72:	4770      	bx	lr

08001b74 <RCC_BackupResetCmd>:
 8001b74:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001b78:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001b7c:	6018      	str	r0, [r3, #0]
 8001b7e:	4770      	bx	lr

08001b80 <RCC_AHBPeriphClockCmd>:
 8001b80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b84:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b88:	695a      	ldr	r2, [r3, #20]
 8001b8a:	b919      	cbnz	r1, 8001b94 <RCC_AHBPeriphClockCmd+0x14>
 8001b8c:	ea22 0000 	bic.w	r0, r2, r0
 8001b90:	6158      	str	r0, [r3, #20]
 8001b92:	4770      	bx	lr
 8001b94:	4310      	orrs	r0, r2
 8001b96:	6158      	str	r0, [r3, #20]
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop

08001b9c <RCC_APB2PeriphClockCmd>:
 8001b9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ba0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ba4:	699a      	ldr	r2, [r3, #24]
 8001ba6:	b919      	cbnz	r1, 8001bb0 <RCC_APB2PeriphClockCmd+0x14>
 8001ba8:	ea22 0000 	bic.w	r0, r2, r0
 8001bac:	6198      	str	r0, [r3, #24]
 8001bae:	4770      	bx	lr
 8001bb0:	4310      	orrs	r0, r2
 8001bb2:	6198      	str	r0, [r3, #24]
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop

08001bb8 <RCC_APB1PeriphClockCmd>:
 8001bb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bbc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bc0:	69da      	ldr	r2, [r3, #28]
 8001bc2:	b919      	cbnz	r1, 8001bcc <RCC_APB1PeriphClockCmd+0x14>
 8001bc4:	ea22 0000 	bic.w	r0, r2, r0
 8001bc8:	61d8      	str	r0, [r3, #28]
 8001bca:	4770      	bx	lr
 8001bcc:	4310      	orrs	r0, r2
 8001bce:	61d8      	str	r0, [r3, #28]
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop

08001bd4 <RCC_AHBPeriphResetCmd>:
 8001bd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001bde:	b919      	cbnz	r1, 8001be8 <RCC_AHBPeriphResetCmd+0x14>
 8001be0:	ea22 0000 	bic.w	r0, r2, r0
 8001be4:	6298      	str	r0, [r3, #40]	; 0x28
 8001be6:	4770      	bx	lr
 8001be8:	4310      	orrs	r0, r2
 8001bea:	6298      	str	r0, [r3, #40]	; 0x28
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop

08001bf0 <RCC_APB2PeriphResetCmd>:
 8001bf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bf4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	b919      	cbnz	r1, 8001c04 <RCC_APB2PeriphResetCmd+0x14>
 8001bfc:	ea22 0000 	bic.w	r0, r2, r0
 8001c00:	60d8      	str	r0, [r3, #12]
 8001c02:	4770      	bx	lr
 8001c04:	4310      	orrs	r0, r2
 8001c06:	60d8      	str	r0, [r3, #12]
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop

08001c0c <RCC_APB1PeriphResetCmd>:
 8001c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c10:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c14:	691a      	ldr	r2, [r3, #16]
 8001c16:	b919      	cbnz	r1, 8001c20 <RCC_APB1PeriphResetCmd+0x14>
 8001c18:	ea22 0000 	bic.w	r0, r2, r0
 8001c1c:	6118      	str	r0, [r3, #16]
 8001c1e:	4770      	bx	lr
 8001c20:	4310      	orrs	r0, r2
 8001c22:	6118      	str	r0, [r3, #16]
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop

08001c28 <RCC_ITConfig>:
 8001c28:	f241 0309 	movw	r3, #4105	; 0x1009
 8001c2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c30:	781a      	ldrb	r2, [r3, #0]
 8001c32:	b919      	cbnz	r1, 8001c3c <RCC_ITConfig+0x14>
 8001c34:	ea22 0000 	bic.w	r0, r2, r0
 8001c38:	7018      	strb	r0, [r3, #0]
 8001c3a:	4770      	bx	lr
 8001c3c:	4310      	orrs	r0, r2
 8001c3e:	7018      	strb	r0, [r3, #0]
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop

08001c44 <RCC_GetFlagStatus>:
 8001c44:	0943      	lsrs	r3, r0, #5
 8001c46:	d10b      	bne.n	8001c60 <RCC_GetFlagStatus+0x1c>
 8001c48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c4c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f000 001f 	and.w	r0, r0, #31
 8001c56:	fa33 f000 	lsrs.w	r0, r3, r0
 8001c5a:	f000 0001 	and.w	r0, r0, #1
 8001c5e:	4770      	bx	lr
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d008      	beq.n	8001c76 <RCC_GetFlagStatus+0x32>
 8001c64:	2b04      	cmp	r3, #4
 8001c66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c6e:	bf0c      	ite	eq
 8001c70:	685b      	ldreq	r3, [r3, #4]
 8001c72:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 8001c74:	e7ed      	b.n	8001c52 <RCC_GetFlagStatus+0xe>
 8001c76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	e7e7      	b.n	8001c52 <RCC_GetFlagStatus+0xe>
 8001c82:	bf00      	nop

08001c84 <RCC_WaitForHSEStartUp>:
 8001c84:	b500      	push	{lr}
 8001c86:	b083      	sub	sp, #12
 8001c88:	2300      	movs	r3, #0
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	e000      	b.n	8001c90 <RCC_WaitForHSEStartUp+0xc>
 8001c8e:	b948      	cbnz	r0, 8001ca4 <RCC_WaitForHSEStartUp+0x20>
 8001c90:	2011      	movs	r0, #17
 8001c92:	f7ff ffd7 	bl	8001c44 <RCC_GetFlagStatus>
 8001c96:	9b01      	ldr	r3, [sp, #4]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	9b01      	ldr	r3, [sp, #4]
 8001c9e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001ca2:	d1f4      	bne.n	8001c8e <RCC_WaitForHSEStartUp+0xa>
 8001ca4:	2011      	movs	r0, #17
 8001ca6:	f7ff ffcd 	bl	8001c44 <RCC_GetFlagStatus>
 8001caa:	3000      	adds	r0, #0
 8001cac:	bf18      	it	ne
 8001cae:	2001      	movne	r0, #1
 8001cb0:	b003      	add	sp, #12
 8001cb2:	bd00      	pop	{pc}

08001cb4 <RCC_ClearFlag>:
 8001cb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cb8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cbe:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001cc2:	625a      	str	r2, [r3, #36]	; 0x24
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop

08001cc8 <RCC_GetITStatus>:
 8001cc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ccc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	4218      	tst	r0, r3
 8001cd4:	bf0c      	ite	eq
 8001cd6:	2000      	moveq	r0, #0
 8001cd8:	2001      	movne	r0, #1
 8001cda:	4770      	bx	lr

08001cdc <RCC_ClearITPendingBit>:
 8001cdc:	f241 030a 	movw	r3, #4106	; 0x100a
 8001ce0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ce4:	7018      	strb	r0, [r3, #0]
 8001ce6:	4770      	bx	lr

08001ce8 <__register_exitproc>:
 8001ce8:	b510      	push	{r4, lr}
 8001cea:	4c03      	ldr	r4, [pc, #12]	; (8001cf8 <__register_exitproc+0x10>)
 8001cec:	b114      	cbz	r4, 8001cf4 <__register_exitproc+0xc>
 8001cee:	f3af 8000 	nop.w
 8001cf2:	bd10      	pop	{r4, pc}
 8001cf4:	4620      	mov	r0, r4
 8001cf6:	bd10      	pop	{r4, pc}
 8001cf8:	00000000 	.word	0x00000000

08001cfc <exit>:
 8001cfc:	b508      	push	{r3, lr}
 8001cfe:	4b08      	ldr	r3, [pc, #32]	; (8001d20 <exit+0x24>)
 8001d00:	4604      	mov	r4, r0
 8001d02:	b11b      	cbz	r3, 8001d0c <exit+0x10>
 8001d04:	2100      	movs	r1, #0
 8001d06:	f3af 8000 	nop.w
 8001d0a:	e001      	b.n	8001d10 <exit+0x14>
 8001d0c:	f000 f80c 	bl	8001d28 <__libc_fini_array>
 8001d10:	4804      	ldr	r0, [pc, #16]	; (8001d24 <exit+0x28>)
 8001d12:	6800      	ldr	r0, [r0, #0]
 8001d14:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001d16:	b101      	cbz	r1, 8001d1a <exit+0x1e>
 8001d18:	4788      	blx	r1
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	f7fe fa96 	bl	800024c <_exit>
 8001d20:	00000000 	.word	0x00000000
 8001d24:	08001e0c 	.word	0x08001e0c

08001d28 <__libc_fini_array>:
 8001d28:	b570      	push	{r4, r5, r6, lr}
 8001d2a:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <__libc_fini_array+0x24>)
 8001d2c:	4c08      	ldr	r4, [pc, #32]	; (8001d50 <__libc_fini_array+0x28>)
 8001d2e:	1ae0      	subs	r0, r4, r3
 8001d30:	1084      	asrs	r4, r0, #2
 8001d32:	eb03 0684 	add.w	r6, r3, r4, lsl #2
 8001d36:	2500      	movs	r5, #0
 8001d38:	3d04      	subs	r5, #4
 8001d3a:	b11c      	cbz	r4, 8001d44 <__libc_fini_array+0x1c>
 8001d3c:	5972      	ldr	r2, [r6, r5]
 8001d3e:	4790      	blx	r2
 8001d40:	3c01      	subs	r4, #1
 8001d42:	e7f9      	b.n	8001d38 <__libc_fini_array+0x10>
 8001d44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001d48:	f000 b86a 	b.w	8001e20 <_fini>
 8001d4c:	08001e38 	.word	0x08001e38
 8001d50:	08001e3c 	.word	0x08001e3c

08001d54 <__libc_init_array>:
 8001d54:	b538      	push	{r3, r4, r5, lr}
 8001d56:	4d0e      	ldr	r5, [pc, #56]	; (8001d90 <__libc_init_array+0x3c>)
 8001d58:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <__libc_init_array+0x40>)
 8001d5a:	1ae8      	subs	r0, r5, r3
 8001d5c:	1085      	asrs	r5, r0, #2
 8001d5e:	2400      	movs	r4, #0
 8001d60:	42ac      	cmp	r4, r5
 8001d62:	d005      	beq.n	8001d70 <__libc_init_array+0x1c>
 8001d64:	490b      	ldr	r1, [pc, #44]	; (8001d94 <__libc_init_array+0x40>)
 8001d66:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
 8001d6a:	4790      	blx	r2
 8001d6c:	3401      	adds	r4, #1
 8001d6e:	e7f7      	b.n	8001d60 <__libc_init_array+0xc>
 8001d70:	f000 f850 	bl	8001e14 <_init>
 8001d74:	4908      	ldr	r1, [pc, #32]	; (8001d98 <__libc_init_array+0x44>)
 8001d76:	4a09      	ldr	r2, [pc, #36]	; (8001d9c <__libc_init_array+0x48>)
 8001d78:	1a54      	subs	r4, r2, r1
 8001d7a:	10a5      	asrs	r5, r4, #2
 8001d7c:	2400      	movs	r4, #0
 8001d7e:	42ac      	cmp	r4, r5
 8001d80:	d005      	beq.n	8001d8e <__libc_init_array+0x3a>
 8001d82:	4b05      	ldr	r3, [pc, #20]	; (8001d98 <__libc_init_array+0x44>)
 8001d84:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001d88:	4780      	blx	r0
 8001d8a:	3401      	adds	r4, #1
 8001d8c:	e7f7      	b.n	8001d7e <__libc_init_array+0x2a>
 8001d8e:	bd38      	pop	{r3, r4, r5, pc}
 8001d90:	08001e34 	.word	0x08001e34
 8001d94:	08001e34 	.word	0x08001e34
 8001d98:	08001e34 	.word	0x08001e34
 8001d9c:	08001e38 	.word	0x08001e38

08001da0 <memset>:
 8001da0:	1882      	adds	r2, r0, r2
 8001da2:	4603      	mov	r3, r0
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d002      	beq.n	8001dae <memset+0xe>
 8001da8:	f803 1b01 	strb.w	r1, [r3], #1
 8001dac:	e7fa      	b.n	8001da4 <memset+0x4>
 8001dae:	4770      	bx	lr

08001db0 <main>:
#include "main.h"

int main(void)
{
 8001db0:	b508      	push	{r3, lr}
	IR_timer_config();
 8001db2:	f7fe fb31 	bl	8000418 <IR_timer_config>
 8001db6:	e7fe      	b.n	8001db6 <main+0x6>

08001db8 <Reset_Handler>:
 8001db8:	2100      	movs	r1, #0
 8001dba:	f000 b804 	b.w	8001dc6 <LoopCopyDataInit>

08001dbe <CopyDataInit>:
 8001dbe:	4b0c      	ldr	r3, [pc, #48]	; (8001df0 <LoopFillZerobss+0x12>)
 8001dc0:	585b      	ldr	r3, [r3, r1]
 8001dc2:	5043      	str	r3, [r0, r1]
 8001dc4:	3104      	adds	r1, #4

08001dc6 <LoopCopyDataInit>:
 8001dc6:	480b      	ldr	r0, [pc, #44]	; (8001df4 <LoopFillZerobss+0x16>)
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <LoopFillZerobss+0x1a>)
 8001dca:	1842      	adds	r2, r0, r1
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	f4ff aff6 	bcc.w	8001dbe <CopyDataInit>
 8001dd2:	4a0a      	ldr	r2, [pc, #40]	; (8001dfc <LoopFillZerobss+0x1e>)
 8001dd4:	f000 b803 	b.w	8001dde <LoopFillZerobss>

08001dd8 <FillZerobss>:
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f842 3b04 	str.w	r3, [r2], #4

08001dde <LoopFillZerobss>:
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <LoopFillZerobss+0x22>)
 8001de0:	429a      	cmp	r2, r3
 8001de2:	f4ff aff9 	bcc.w	8001dd8 <FillZerobss>
 8001de6:	f7fe fa45 	bl	8000274 <SystemInit>
 8001dea:	f7ff ffe1 	bl	8001db0 <main>
 8001dee:	4770      	bx	lr
 8001df0:	08001e3c 	.word	0x08001e3c
 8001df4:	20000000 	.word	0x20000000
 8001df8:	200000ac 	.word	0x200000ac
 8001dfc:	200000b0 	.word	0x200000b0
 8001e00:	200000d0 	.word	0x200000d0

08001e04 <ADC1_2_IRQHandler>:
 8001e04:	f7ff bffe 	b.w	8001e04 <ADC1_2_IRQHandler>
 8001e08:	00000043 	.word	0x00000043

08001e0c <_global_impure_ptr>:
 8001e0c:	20000044                                D.. 

08001e10 <__EH_FRAME_BEGIN__>:
 8001e10:	00000000                                ....

08001e14 <_init>:
 8001e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e16:	bf00      	nop
 8001e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e1a:	bc08      	pop	{r3}
 8001e1c:	469e      	mov	lr, r3
 8001e1e:	4770      	bx	lr

08001e20 <_fini>:
 8001e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e22:	bf00      	nop
 8001e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e26:	bc08      	pop	{r3}
 8001e28:	469e      	mov	lr, r3
 8001e2a:	4770      	bx	lr
