{"Source Block": ["serv/rtl/shift_reg.v@7:17@HdlIdDef", "   input wire \t\t i_en,\n   input wire \t\t i_d,\n   output wire \t\t o_q,\n   output wire [LEN-2:0] o_par);\n\n   reg [LEN-1:0] \t data = INIT;\n   assign o_q = data[0];\n   assign o_par = data[LEN-1:1];\n   always @(posedge clk)\n     if (i_rst)\n       data <= INIT;\n"], "Clone Blocks": [["serv/rtl/shift_reg.v@8:18", "   input wire \t\t i_d,\n   output wire \t\t o_q,\n   output wire [LEN-2:0] o_par);\n\n   reg [LEN-1:0] \t data = INIT;\n   assign o_q = data[0];\n   assign o_par = data[LEN-1:1];\n   always @(posedge clk)\n     if (i_rst)\n       data <= INIT;\n     else if (i_en)\n"], ["serv/rtl/shift_reg.v@10:20", "   output wire [LEN-2:0] o_par);\n\n   reg [LEN-1:0] \t data = INIT;\n   assign o_q = data[0];\n   assign o_par = data[LEN-1:1];\n   always @(posedge clk)\n     if (i_rst)\n       data <= INIT;\n     else if (i_en)\n       data <= {i_d, data[LEN-1:1]};\nendmodule\n"], ["serv/rtl/shift_reg.v@9:19", "   output wire \t\t o_q,\n   output wire [LEN-2:0] o_par);\n\n   reg [LEN-1:0] \t data = INIT;\n   assign o_q = data[0];\n   assign o_par = data[LEN-1:1];\n   always @(posedge clk)\n     if (i_rst)\n       data <= INIT;\n     else if (i_en)\n       data <= {i_d, data[LEN-1:1]};\n"]], "Diff Content": {"Delete": [[12, "   reg [LEN-1:0] \t data = INIT;\n"]], "Add": [[12, "   reg [LEN-1:0] \t data;\n"]]}}