;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB @127, 106
	SPL 5, 320
	JMP -1, @-20
	SUB @-127, 100
	SUB @-5, 9
	SUB 0, <0
	MOV -7, <-20
	SUB @-5, 9
	SUB @127, 106
	ADD @-5, 9
	SUB 0, <40
	ADD @-5, 9
	ADD 30, 9
	DJN -1, @-20
	DJN -1, @-20
	SUB @-5, 9
	ADD @121, 103
	ADD @-5, 9
	SUB @-5, 9
	CMP -90, <30
	ADD 30, 9
	MOV 0, 402
	MOV 0, 402
	SUB <0, @2
	SUB @121, 103
	MOV 0, 402
	SUB @121, 103
	MOV 0, 402
	DJN -1, @-20
	SUB 0, <40
	SUB 0, <40
	SUB @826, 983
	SUB @826, 983
	SPL 0, 90
	SUB 0, <40
	ADD 30, 9
	SUB @-5, 9
	SUB 0, 402
	MOV -7, <-220
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	SUB @121, 103
