;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP <-927, 196
	SUB -7, <-120
	SUB -7, <-120
	SUB @0, @2
	SUB @20, @1
	SLT 240, <60
	SUB 71, -703
	SLT <240, <864
	JMZ 20, 71
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	JMN 240, @60
	DAT #-127, #100
	SUB @127, 106
	JMZ @-30, 9
	SPL <-127, 100
	ADD 211, 34
	SUB @-707, 100
	ADD 211, 34
	SLT #24, 6
	MOV -7, <-20
	JMN 240, @60
	ADD 211, 34
	JMN 240, @60
	MOV -7, <-20
	SUB -7, <-20
	ADD 270, 60
	ADD 270, 60
	SPL @100, -101
	MOV #-207, <-120
	SLT 240, <60
	MOV 204, <11
	MOV 204, <11
	MOV -7, <-20
	SLT 0, @12
	MOV 204, <11
	SUB @20, @1
	SLT -700, -10
	CMP -207, <-120
	SUB @20, @1
	SUB @20, @1
	ADD 270, 60
	JMP <-927, 196
	SUB -7, <-120
	DJN -1, @-20
	JMP <-927, 196
