{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455468182507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455468182507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 14 14:43:02 2016 " "Processing started: Sun Feb 14 14:43:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455468182507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455468182507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3DES_Project -c 3DES_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3DES_Project -c 3DES_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455468182507 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455468183069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdes_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdes_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDES_Project-TDES_Project_behav " "Found design unit 1: TDES_Project-TDES_Project_behav" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468183882 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDES_Project " "Found entity 1: TDES_Project" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468183882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468183882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/des/un_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/un_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_des-un_des_behav " "Found design unit 1: un_des-un_des_behav" {  } { { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468183913 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_des " "Found entity 1: un_des" {  } { { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468183913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468183913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/des/ip_finale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/ip_finale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initialPermutationFinale-initialPermutationFinale_behav " "Found design unit 1: initialPermutationFinale-initialPermutationFinale_behav" {  } { { "3DES VHDL/3des/des/ip_finale.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip_finale.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468183944 ""} { "Info" "ISGN_ENTITY_NAME" "1 initialPermutationFinale " "Found entity 1: initialPermutationFinale" {  } { { "3DES VHDL/3des/des/ip_finale.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip_finale.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468183944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468183944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/des/ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initialPermutation-initialPermutation_behav " "Found design unit 1: initialPermutation-initialPermutation_behav" {  } { { "3DES VHDL/3des/des/ip.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468183960 ""} { "Info" "ISGN_ENTITY_NAME" "1 initialPermutation " "Found entity 1: initialPermutation" {  } { { "3DES VHDL/3des/des/ip.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468183960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468183960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/des/des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 des-des_behav " "Found design unit 1: des-des_behav" {  } { { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184007 ""} { "Info" "ISGN_ENTITY_NAME" "1 des " "Found entity 1: des" {  } { { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/t_un_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/t_un_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_un_des-t_un_des_behav " "Found design unit 1: t_un_des-t_un_des_behav" {  } { { "3DES VHDL/3des/t_un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_un_des.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184038 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_un_des " "Found entity 1: t_un_des" {  } { { "3DES VHDL/3des/t_un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_un_des.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/3des/t_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/3des/t_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_des-t_des_behav " "Found design unit 1: t_des-t_des_behav" {  } { { "3DES VHDL/3des/t_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_des.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184053 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_des " "Found entity 1: t_des" {  } { { "3DES VHDL/3des/t_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_des.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/feistel/p_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/feistel/p_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_box-p_box_behav " "Found design unit 1: p_box-p_box_behav" {  } { { "3DES VHDL/feistel/p_box.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/p_box.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184085 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_box " "Found entity 1: p_box" {  } { { "3DES VHDL/feistel/p_box.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/p_box.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/feistel/f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/feistel/f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f-f_behav " "Found design unit 1: f-f_behav" {  } { { "3DES VHDL/feistel/f.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184132 ""} { "Info" "ISGN_ENTITY_NAME" "1 f " "Found entity 1: f" {  } { { "3DES VHDL/feistel/f.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/feistel/e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/feistel/e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expansion-expansion_behav " "Found design unit 1: expansion-expansion_behav" {  } { { "3DES VHDL/feistel/e.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/e.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184163 ""} { "Info" "ISGN_ENTITY_NAME" "1 expansion " "Found entity 1: expansion" {  } { { "3DES VHDL/feistel/e.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/e.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/keys/processkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/keys/processkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processKey-processKey_behav " "Found design unit 1: processKey-processKey_behav" {  } { { "3DES VHDL/keys/processKey.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/processKey.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184194 ""} { "Info" "ISGN_ENTITY_NAME" "1 processKey " "Found entity 1: processKey" {  } { { "3DES VHDL/keys/processKey.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/processKey.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/keys/pc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/keys/pc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 permutedChoice2-permutedChoice2_behav " "Found design unit 1: permutedChoice2-permutedChoice2_behav" {  } { { "3DES VHDL/keys/pc2.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184225 ""} { "Info" "ISGN_ENTITY_NAME" "1 permutedChoice2 " "Found entity 1: permutedChoice2" {  } { { "3DES VHDL/keys/pc2.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/keys/pc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/keys/pc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 permutedChoice1-permutedChoice1_behav " "Found design unit 1: permutedChoice1-permutedChoice1_behav" {  } { { "3DES VHDL/keys/pc1.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184257 ""} { "Info" "ISGN_ENTITY_NAME" "1 permutedChoice1 " "Found entity 1: permutedChoice1" {  } { { "3DES VHDL/keys/pc1.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/ram/ramtexto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/ram/ramtexto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramTexto-ramTexto_arch " "Found design unit 1: ramTexto-ramTexto_arch" {  } { { "3DES VHDL/ram/ramTexto.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/ram/ramTexto.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramTexto " "Found entity 1: ramTexto" {  } { { "3DES VHDL/ram/ramTexto.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/ram/ramTexto.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox8-sbox8_behav " "Found design unit 1: sbox8-sbox8_behav" {  } { { "3DES VHDL/sbox/sbox8.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox8.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184319 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox8 " "Found entity 1: sbox8" {  } { { "3DES VHDL/sbox/sbox8.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox7-sbox7_behav " "Found design unit 1: sbox7-sbox7_behav" {  } { { "3DES VHDL/sbox/sbox7.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184366 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox7 " "Found entity 1: sbox7" {  } { { "3DES VHDL/sbox/sbox7.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox6-sbox6_behav " "Found design unit 1: sbox6-sbox6_behav" {  } { { "3DES VHDL/sbox/sbox6.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184397 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox6 " "Found entity 1: sbox6" {  } { { "3DES VHDL/sbox/sbox6.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox6.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox5-sbox5_behav " "Found design unit 1: sbox5-sbox5_behav" {  } { { "3DES VHDL/sbox/sbox5.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184428 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox5 " "Found entity 1: sbox5" {  } { { "3DES VHDL/sbox/sbox5.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox5.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox4-sbox4_behav " "Found design unit 1: sbox4-sbox4_behav" {  } { { "3DES VHDL/sbox/sbox4.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184491 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox4 " "Found entity 1: sbox4" {  } { { "3DES VHDL/sbox/sbox4.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox3-sbox3_behav " "Found design unit 1: sbox3-sbox3_behav" {  } { { "3DES VHDL/sbox/sbox3.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184522 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox3 " "Found entity 1: sbox3" {  } { { "3DES VHDL/sbox/sbox3.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox2-sbox2_behav " "Found design unit 1: sbox2-sbox2_behav" {  } { { "3DES VHDL/sbox/sbox2.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184569 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox2 " "Found entity 1: sbox2" {  } { { "3DES VHDL/sbox/sbox2.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox1-sbox1_behav " "Found design unit 1: sbox1-sbox1_behav" {  } { { "3DES VHDL/sbox/sbox1.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184616 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox1 " "Found entity 1: sbox1" {  } { { "3DES VHDL/sbox/sbox1.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3des vhdl/sbox/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-sbox_behav " "Found design unit 1: sbox-sbox_behav" {  } { { "3DES VHDL/sbox/sbox.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184663 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "3DES VHDL/sbox/sbox.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display/7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display/7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador7seg-decodificador " "Found design unit 1: decodificador7seg-decodificador" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184725 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador7seg " "Found entity 1: decodificador7seg" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/clock/newclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/clock/newclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 newClock-newClock_behav " "Found design unit 1: newClock-newClock_behav" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184772 ""} { "Info" "ISGN_ENTITY_NAME" "1 newClock " "Found entity 1: newClock" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rx tx/tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/rx tx/tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-tx_behiv " "Found design unit 1: tx-tx_behiv" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184803 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rx tx/rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/rx tx/rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-rx_behiv " "Found design unit 1: rx-rx_behiv" {  } { { "UART/RX TX/rx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/rx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184866 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "UART/RX TX/rx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uart_behav " "Found design unit 1: uart-uart_behav" {  } { { "UART/uart.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184913 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "UART/uart.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468184913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468184913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TDES_Project " "Elaborating entity \"TDES_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455468185225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_reset_comunicacao TDES_Project.vhd(83) " "Verilog HDL or VHDL warning at TDES_Project.vhd(83): object \"s_reset_comunicacao\" assigned a value but never read" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455468185241 "|TDES_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_tundes_textOut64 TDES_Project.vhd(131) " "Verilog HDL or VHDL warning at TDES_Project.vhd(131): object \"s_tundes_textOut64\" assigned a value but never read" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455468185241 "|TDES_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "encripta TDES_Project.vhd(162) " "Verilog HDL or VHDL warning at TDES_Project.vhd(162): object \"encripta\" assigned a value but never read" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455468185241 "|TDES_Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botao_3 TDES_Project.vhd(223) " "VHDL Process Statement warning at TDES_Project.vhd(223): signal \"botao_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185241 "|TDES_Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botao_2 TDES_Project.vhd(223) " "VHDL Process Statement warning at TDES_Project.vhd(223): signal \"botao_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185241 "|TDES_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag TDES_Project.vhd(479) " "Verilog HDL or VHDL warning at TDES_Project.vhd(479): object \"flag\" assigned a value but never read" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 479 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455468185257 "|TDES_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"uart:uart1\"" {  } { { "TDES_Project.vhd" "uart1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newClock uart:uart1\|newClock:c1 " "Elaborating entity \"newClock\" for hierarchy \"uart:uart1\|newClock:c1\"" {  } { { "UART/uart.vhd" "c1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185803 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice newClock.vhd(24) " "VHDL Process Statement warning at newClock.vhd(24): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Intervalo newClock.vhd(22) " "VHDL Process Statement warning at newClock.vhd(22): inferring latch(es) for signal or variable \"Intervalo\", which holds its previous value in one or more paths through the process" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IntervaloHalf newClock.vhd(22) " "VHDL Process Statement warning at newClock.vhd(22): inferring latch(es) for signal or variable \"IntervaloHalf\", which holds its previous value in one or more paths through the process" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[0\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[0\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[1\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[1\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[2\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[2\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[3\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[3\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[4\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[4\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[5\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[5\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[6\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[6\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[7\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[7\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[8\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[8\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[9\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[9\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[10\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[10\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[11\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[11\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[12\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[12\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[13\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[13\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[14\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[14\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[15\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[15\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[16\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[16\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[17\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[17\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[18\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[18\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[19\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[19\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[20\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[20\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[21\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[21\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[22\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[22\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[23\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[23\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[24\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[24\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[25\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[25\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[26\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[26\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[27\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[27\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[28\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[28\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[29\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[29\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IntervaloHalf\[30\] newClock.vhd(22) " "Inferred latch for \"IntervaloHalf\[30\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[0\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[0\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[1\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[1\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[2\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[2\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[3\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[3\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[4\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[4\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[5\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[5\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[6\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[6\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[7\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[7\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[8\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[8\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[9\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[9\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[10\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[10\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[11\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[11\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[12\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[12\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[13\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[13\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[14\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[14\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[15\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[15\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[16\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[16\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[17\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[17\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[18\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[18\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[19\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[19\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[20\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[20\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[21\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[21\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[22\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[22\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[23\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[23\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[24\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[24\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[25\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[25\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[26\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[26\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[27\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[27\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[28\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[28\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[29\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[29\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Intervalo\[30\] newClock.vhd(22) " "Inferred latch for \"Intervalo\[30\]\" at newClock.vhd(22)" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185819 "|TDES_Project|uart:uart1|newClock:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:uart1\|tx:tx1 " "Elaborating entity \"tx\" for hierarchy \"uart:uart1\|tx:tx1\"" {  } { { "UART/uart.vhd" "tx1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185835 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_flg tx.vhd(25) " "VHDL Process Statement warning at tx.vhd(25): signal \"tx_flg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start tx.vhd(26) " "VHDL Process Statement warning at tx.vhd(26): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data tx.vhd(37) " "VHDL Process Statement warning at tx.vhd(37): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start tx.vhd(39) " "VHDL Process Statement warning at tx.vhd(39): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_flg tx.vhd(46) " "VHDL Process Statement warning at tx.vhd(46): signal \"tx_flg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datafll tx.vhd(22) " "VHDL Process Statement warning at tx.vhd(22): inferring latch(es) for signal or variable \"datafll\", which holds its previous value in one or more paths through the process" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[0\] tx.vhd(22) " "Inferred latch for \"datafll\[0\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[1\] tx.vhd(22) " "Inferred latch for \"datafll\[1\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[2\] tx.vhd(22) " "Inferred latch for \"datafll\[2\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[3\] tx.vhd(22) " "Inferred latch for \"datafll\[3\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[4\] tx.vhd(22) " "Inferred latch for \"datafll\[4\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[5\] tx.vhd(22) " "Inferred latch for \"datafll\[5\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[6\] tx.vhd(22) " "Inferred latch for \"datafll\[6\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[7\] tx.vhd(22) " "Inferred latch for \"datafll\[7\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[8\] tx.vhd(22) " "Inferred latch for \"datafll\[8\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datafll\[9\] tx.vhd(22) " "Inferred latch for \"datafll\[9\]\" at tx.vhd(22)" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455468185835 "|TDES_Project|uart:uart1|tx:tx1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:uart1\|rx:rx1 " "Elaborating entity \"rx\" for hierarchy \"uart:uart1\|rx:rx1\"" {  } { { "UART/uart.vhd" "rx1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador7seg decodificador7seg:d1 " "Elaborating entity \"decodificador7seg\" for hierarchy \"decodificador7seg:d1\"" {  } { { "TDES_Project.vhd" "d1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185897 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset 7seg.vhd(31) " "VHDL Process Statement warning at 7seg.vhd(31): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185897 "|TDES_Project|decodificador7seg:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_des t_des:crito1 " "Elaborating entity \"t_des\" for hierarchy \"t_des:crito1\"" {  } { { "TDES_Project.vhd" "crito1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des t_des:crito1\|des:mapDes " "Elaborating entity \"des\" for hierarchy \"t_des:crito1\|des:mapDes\"" {  } { { "3DES VHDL/3des/t_des.vhd" "mapDes" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_des.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185928 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chavesJaCalculadas des.vhd(213) " "VHDL Process Statement warning at des.vhd(213): signal \"chavesJaCalculadas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468185960 "|TDES_Project|t_des:crito1|des:mapDes"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1455468185960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialPermutation t_des:crito1\|des:mapDes\|initialPermutation:mapIp " "Elaborating entity \"initialPermutation\" for hierarchy \"t_des:crito1\|des:mapDes\|initialPermutation:mapIp\"" {  } { { "3DES VHDL/3des/des/des.vhd" "mapIp" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialPermutationFinale t_des:crito1\|des:mapDes\|initialPermutationFinale:mapIpFinale " "Elaborating entity \"initialPermutationFinale\" for hierarchy \"t_des:crito1\|des:mapDes\|initialPermutationFinale:mapIpFinale\"" {  } { { "3DES VHDL/3des/des/des.vhd" "mapIpFinale" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f t_des:crito1\|des:mapDes\|f:mapF " "Elaborating entity \"f\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\"" {  } { { "3DES VHDL/3des/des/des.vhd" "mapF" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468185991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expansion t_des:crito1\|des:mapDes\|f:mapF\|expansion:mapE " "Elaborating entity \"expansion\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|expansion:mapE\"" {  } { { "3DES VHDL/feistel/f.vhd" "mapE" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox " "Elaborating entity \"sbox\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\"" {  } { { "3DES VHDL/feistel/f.vhd" "mapSbox" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186022 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_bus48 sbox.vhd(134) " "Verilog HDL or VHDL warning at sbox.vhd(134): object \"sig_bus48\" assigned a value but never read" {  } { { "3DES VHDL/sbox/sbox.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455468186022 "|TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox1 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox1:mapSbox1 " "Elaborating entity \"sbox1\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox1:mapSbox1\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox2 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox2:mapSbox2 " "Elaborating entity \"sbox2\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox2:mapSbox2\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox2" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox3 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox3:mapSbox3 " "Elaborating entity \"sbox3\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox3:mapSbox3\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox3" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox4 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox4:mapSbox4 " "Elaborating entity \"sbox4\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox4:mapSbox4\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox4" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox5 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox5:mapSbox5 " "Elaborating entity \"sbox5\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox5:mapSbox5\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox5" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox6 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox6:mapSbox6 " "Elaborating entity \"sbox6\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox6:mapSbox6\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox6" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox7 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox7:mapSbox7 " "Elaborating entity \"sbox7\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox7:mapSbox7\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox7" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox8 t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox8:mapSbox8 " "Elaborating entity \"sbox8\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|sbox:mapSbox\|sbox8:mapSbox8\"" {  } { { "3DES VHDL/sbox/sbox.vhd" "mapSbox8" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_box t_des:crito1\|des:mapDes\|f:mapF\|p_box:mapP_box " "Elaborating entity \"p_box\" for hierarchy \"t_des:crito1\|des:mapDes\|f:mapF\|p_box:mapP_box\"" {  } { { "3DES VHDL/feistel/f.vhd" "mapP_box" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processKey t_des:crito1\|des:mapDes\|processKey:mapK " "Elaborating entity \"processKey\" for hierarchy \"t_des:crito1\|des:mapDes\|processKey:mapK\"" {  } { { "3DES VHDL/3des/des/des.vhd" "mapK" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "permutedChoice1 t_des:crito1\|des:mapDes\|processKey:mapK\|permutedChoice1:mapPc1 " "Elaborating entity \"permutedChoice1\" for hierarchy \"t_des:crito1\|des:mapDes\|processKey:mapK\|permutedChoice1:mapPc1\"" {  } { { "3DES VHDL/keys/processKey.vhd" "mapPc1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/processKey.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "permutedChoice2 t_des:crito1\|des:mapDes\|processKey:mapK\|permutedChoice2:mapPc2_k0 " "Elaborating entity \"permutedChoice2\" for hierarchy \"t_des:crito1\|des:mapDes\|processKey:mapK\|permutedChoice2:mapPc2_k0\"" {  } { { "3DES VHDL/keys/processKey.vhd" "mapPc2_k0" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/processKey.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_un_des t_un_des:decrito1 " "Elaborating entity \"t_un_des\" for hierarchy \"t_un_des:decrito1\"" {  } { { "TDES_Project.vhd" "decrito1" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_des t_un_des:decrito1\|un_des:mapUN_Des " "Elaborating entity \"un_des\" for hierarchy \"t_un_des:decrito1\|un_des:mapUN_Des\"" {  } { { "3DES VHDL/3des/t_un_des.vhd" "mapUN_Des" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_un_des.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chavesJaCalculadas un_des.vhd(213) " "VHDL Process Statement warning at un_des.vhd(213): signal \"chavesJaCalculadas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455468186397 "|TDES_Project|t_un_des:decrito1|un_des:mapUN_Des"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1455468186397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramTexto ramTexto:mapram " "Elaborating entity \"ramTexto\" for hierarchy \"ramTexto:mapram\"" {  } { { "TDES_Project.vhd" "mapram" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468186663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:uart1\|newClock:c1\|IntervaloHalf\[2\] " "LATCH primitive \"uart:uart1\|newClock:c1\|IntervaloHalf\[2\]\" is permanently enabled" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1455468187503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:uart1\|newClock:c1\|IntervaloHalf\[5\] " "LATCH primitive \"uart:uart1\|newClock:c1\|IntervaloHalf\[5\]\" is permanently enabled" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1455468187503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:uart1\|newClock:c1\|IntervaloHalf\[7\] " "LATCH primitive \"uart:uart1\|newClock:c1\|IntervaloHalf\[7\]\" is permanently enabled" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1455468187503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:uart1\|newClock:c1\|IntervaloHalf\[10\] " "LATCH primitive \"uart:uart1\|newClock:c1\|IntervaloHalf\[10\]\" is permanently enabled" {  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1455468187503 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ramTexto:mapram\|ram_rtl_0 " "Inferred RAM node \"ramTexto:mapram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1455468190260 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ramTexto:mapram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ramTexto:mapram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif " "Parameter INIT_FILE set to db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1455468198050 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1455468198050 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1455468198050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramTexto:mapram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ramTexto:mapram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramTexto:mapram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ramTexto:mapram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455468198220 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455468198220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qcm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qcm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qcm1 " "Found entity 1: altsyncram_qcm1" {  } { { "db/altsyncram_qcm1.tdf" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/db/altsyncram_qcm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455468198360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455468198360 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } } { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 62 -1 0 } } { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 160 -1 0 } } { "3DES VHDL/3des/des/des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd" 95 -1 0 } } { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 62 -1 0 } } { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 157 -1 0 } } { "3DES VHDL/3des/des/un_des.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd" 95 -1 0 } } { "3DES VHDL/feistel/f.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd" 45 -1 0 } } { "3DES VHDL/sbox/sbox.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd" 132 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1455468200030 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1455468200030 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|tx_line uart:uart1\|tx:tx1\|tx_line~_emulated uart:uart1\|tx:tx1\|tx_line~1 " "Register \"uart:uart1\|tx:tx1\|tx_line\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|tx_line~_emulated\" and latch \"uart:uart1\|tx:tx1\|tx_line~1\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455468200030 "|TDES_Project|uart:uart1|tx:tx1|tx_line"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|index\[3\] uart:uart1\|tx:tx1\|index\[3\]~_emulated uart:uart1\|tx:tx1\|index\[3\]~1 " "Register \"uart:uart1\|tx:tx1\|index\[3\]\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|index\[3\]~_emulated\" and latch \"uart:uart1\|tx:tx1\|index\[3\]~1\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455468200030 "|TDES_Project|uart:uart1|tx:tx1|index[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|index\[2\] uart:uart1\|tx:tx1\|index\[2\]~_emulated uart:uart1\|tx:tx1\|index\[2\]~5 " "Register \"uart:uart1\|tx:tx1\|index\[2\]\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|index\[2\]~_emulated\" and latch \"uart:uart1\|tx:tx1\|index\[2\]~5\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455468200030 "|TDES_Project|uart:uart1|tx:tx1|index[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|index\[1\] uart:uart1\|tx:tx1\|index\[1\]~_emulated uart:uart1\|tx:tx1\|index\[1\]~9 " "Register \"uart:uart1\|tx:tx1\|index\[1\]\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|index\[1\]~_emulated\" and latch \"uart:uart1\|tx:tx1\|index\[1\]~9\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455468200030 "|TDES_Project|uart:uart1|tx:tx1|index[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|index\[0\] uart:uart1\|tx:tx1\|index\[0\]~_emulated uart:uart1\|tx:tx1\|index\[0\]~13 " "Register \"uart:uart1\|tx:tx1\|index\[0\]\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|index\[0\]~_emulated\" and latch \"uart:uart1\|tx:tx1\|index\[0\]~13\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455468200030 "|TDES_Project|uart:uart1|tx:tx1|index[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|tx:tx1\|busy uart:uart1\|tx:tx1\|busy~_emulated uart:uart1\|tx:tx1\|busy~1 " "Register \"uart:uart1\|tx:tx1\|busy\" is converted into an equivalent circuit using register \"uart:uart1\|tx:tx1\|busy~_emulated\" and latch \"uart:uart1\|tx:tx1\|busy~1\"" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455468200030 "|TDES_Project|uart:uart1|tx:tx1|busy"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1455468200030 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[6\] High " "Register decodificador7seg:d1\|bufferOut\[6\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455468203511 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[13\] High " "Register decodificador7seg:d1\|bufferOut\[13\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455468203511 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[20\] High " "Register decodificador7seg:d1\|bufferOut\[20\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455468203511 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[27\] High " "Register decodificador7seg:d1\|bufferOut\[27\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455468203511 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[34\] High " "Register decodificador7seg:d1\|bufferOut\[34\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455468203511 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[41\] High " "Register decodificador7seg:d1\|bufferOut\[41\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455468203511 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[48\] High " "Register decodificador7seg:d1\|bufferOut\[48\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455468203511 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decodificador7seg:d1\|bufferOut\[55\] High " "Register decodificador7seg:d1\|bufferOut\[55\] will power up to High" {  } { { "Display/7seg.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1455468203511 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1455468203511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1455468204114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455468213697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468213697 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botao_1 " "No output dependent on input pin \"botao_1\"" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468214701 "|TDES_Project|botao_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1455468214701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6699 " "Implemented 6699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455468214701 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455468214701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6563 " "Implemented 6563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455468214701 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1455468214701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455468214701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455468214820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 14 14:43:34 2016 " "Processing ended: Sun Feb 14 14:43:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455468214820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455468214820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455468214820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455468214820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455468216589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455468216589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 14 14:43:35 2016 " "Processing started: Sun Feb 14 14:43:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455468216589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1455468216589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 3DES_Project -c 3DES_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 3DES_Project -c 3DES_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1455468216589 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1455468216675 ""}
{ "Info" "0" "" "Project  = 3DES_Project" {  } {  } 0 0 "Project  = 3DES_Project" 0 0 "Fitter" 0 0 1455468216675 ""}
{ "Info" "0" "" "Revision = 3DES_Project" {  } {  } 0 0 "Revision = 3DES_Project" 0 0 "Fitter" 0 0 1455468216675 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1455468216964 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "3DES_Project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"3DES_Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1455468217077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455468217140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455468217140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455468217140 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1455468217390 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1455468217405 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455468218015 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455468218015 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455468218015 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455468218015 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455468218015 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455468218015 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455468218015 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455468218015 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1455468218015 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1455468218015 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 11500 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455468218046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 11502 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455468218046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 11504 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455468218046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 11506 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455468218046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 11508 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1455468218046 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1455468218046 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1455468218046 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1455468218124 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1455468221374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "3DES_Project.sdc " "Synopsys Design Constraints File file not found: '3DES_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1455468221390 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1455468221390 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|tx_line~12\|combout " "Node \"uart1\|tx1\|tx_line~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|tx_line~2\|datad " "Node \"uart1\|tx1\|tx_line~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|tx_line~2\|combout " "Node \"uart1\|tx1\|tx_line~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|tx_line~12\|dataa " "Node \"uart1\|tx1\|tx_line~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1455468221452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[2\]~6\|combout " "Node \"uart1\|tx1\|index\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~24\|dataa " "Node \"uart1\|tx1\|index~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~24\|combout " "Node \"uart1\|tx1\|index~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[2\]~6\|datad " "Node \"uart1\|tx1\|index\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1455468221452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[1\]~10\|combout " "Node \"uart1\|tx1\|index\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~26\|dataa " "Node \"uart1\|tx1\|index~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~26\|combout " "Node \"uart1\|tx1\|index~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[1\]~10\|datad " "Node \"uart1\|tx1\|index\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1455468221452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~27\|combout " "Node \"uart1\|tx1\|index~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[3\]~2\|datad " "Node \"uart1\|tx1\|index\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[3\]~2\|combout " "Node \"uart1\|tx1\|index\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~27\|dataa " "Node \"uart1\|tx1\|index~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 17 -1 0 } } { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1455468221452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~25\|combout " "Node \"uart1\|tx1\|index~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[0\]~14\|datad " "Node \"uart1\|tx1\|index\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[0\]~14\|combout " "Node \"uart1\|tx1\|index\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~25\|dataa " "Node \"uart1\|tx1\|index~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 17 -1 0 } } { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1455468221452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|busy~2\|combout " "Node \"uart1\|tx1\|busy~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|busy~2\|datac " "Node \"uart1\|tx1\|busy~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468221452 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1455468221452 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "uart:uart1\|tx:tx1\|busy~1 uart:uart1\|tx:tx1\|busy~1 " "Clock target uart:uart1\|tx:tx1\|busy~1 of clock uart:uart1\|tx:tx1\|busy~1 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1455468221484 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart1\|tx1\|busy~2  from: datab  to: combout " "Cell: uart1\|tx1\|busy~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1455468221484 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1455468221484 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1455468221530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1455468221530 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1455468221546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx_start " "Destination node uart:uart1\|tx_start" {  } { { "UART/uart.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 24 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 4879 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1455468222077 ""}  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 14 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 11491 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455468222077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:uart1\|newClock:c1\|newClock  " "Automatically promoted node uart:uart1\|newClock:c1\|newClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx:tx1\|busy~_emulated " "Destination node uart:uart1\|tx:tx1\|busy~_emulated" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|busy~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6474 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1455468222077 ""}  } { { "UART/Clock/newClock.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|newClock:c1|newClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 4854 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455468222077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:uart1\|tx:tx1\|datafll\[1\]~0  " "Automatically promoted node uart:uart1\|tx:tx1\|datafll\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|datafll[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6850 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455468222077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:uart1\|tx:tx1\|busy~2  " "Automatically promoted node uart:uart1\|tx:tx1\|busy~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx:tx1\|tx_line~2 " "Destination node uart:uart1\|tx:tx1\|tx_line~2" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 12 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|tx_line~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6452 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx:tx1\|busy~2 " "Destination node uart:uart1\|tx:tx1\|busy~2" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|busy~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6472 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|Selector4~0 " "Destination node uart:uart1\|Selector4~0" {  } { { "UART/uart.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 194 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6750 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx:tx1\|index\[2\]~6 " "Destination node uart:uart1\|tx:tx1\|index\[2\]~6" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|index[2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx:tx1\|datafll\[1\]~0 " "Destination node uart:uart1\|tx:tx1\|datafll\[1\]~0" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 22 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|datafll[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6850 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx:tx1\|index\[0\]~14 " "Destination node uart:uart1\|tx:tx1\|index\[0\]~14" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|index[0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6468 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx:tx1\|index\[1\]~10 " "Destination node uart:uart1\|tx:tx1\|index\[1\]~10" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|index[1]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6464 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx:tx1\|index\[3\]~2 " "Destination node uart:uart1\|tx:tx1\|index\[3\]~2" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|index[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6456 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|tx:tx1\|busy~3 " "Destination node uart:uart1\|tx:tx1\|busy~3" {  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|busy~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6473 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|Selector8~0 " "Destination node uart:uart1\|Selector8~0" {  } { { "UART/uart.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd" 194 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6859 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1455468222077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1455468222077 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|tx:tx1|busy~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6472 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455468222077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~1  " "Automatically promoted node process_0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle_recebido~0 " "Destination node controle_recebido~0" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 220 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle_recebido~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6779 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle_recebido~2 " "Destination node controle_recebido~2" {  } { { "TDES_Project.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd" 220 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle_recebido~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6781 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1455468222077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1455468222077 ""}  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 0 { 0 ""} 0 6554 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1455468222077 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1455468223499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1455468223515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1455468223515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455468223530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455468223562 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1455468223577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1455468223577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1455468223609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1455468225202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1455468225218 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1455468225218 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455468225499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1455468232968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455468237702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1455468237796 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1455468260280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455468260280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1455468262030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1455468275187 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1455468275187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455468289390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1455468289390 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1455468289390 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "14.23 " "Total time spent on timing analysis during the Fitter is 14.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1455468289718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1455468289827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1455468291593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1455468291671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1455468293437 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455468295780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/output_files/3DES_Project.fit.smsg " "Generated suppressed messages file E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/output_files/3DES_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1455468299187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455468301437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 14 14:45:01 2016 " "Processing ended: Sun Feb 14 14:45:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455468301437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455468301437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455468301437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1455468301437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1455468303359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455468303359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 14 14:45:03 2016 " "Processing started: Sun Feb 14 14:45:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455468303359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1455468303359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 3DES_Project -c 3DES_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 3DES_Project -c 3DES_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1455468303359 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1455468307577 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1455468307718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455468309702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 14 14:45:09 2016 " "Processing ended: Sun Feb 14 14:45:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455468309702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455468309702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455468309702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1455468309702 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1455468310530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1455468311124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455468311124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 14 14:45:10 2016 " "Processing started: Sun Feb 14 14:45:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455468311124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455468311124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 3DES_Project -c 3DES_Project " "Command: quartus_sta 3DES_Project -c 3DES_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455468311124 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1455468311187 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455468311593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1455468311593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1455468311655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1455468311655 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1455468312546 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "3DES_Project.sdc " "Synopsys Design Constraints File file not found: '3DES_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1455468312734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1455468312734 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1455468312765 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:uart1\|newClock:c1\|newClock uart:uart1\|newClock:c1\|newClock " "create_clock -period 1.000 -name uart:uart1\|newClock:c1\|newClock uart:uart1\|newClock:c1\|newClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1455468312765 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:uart1\|tx:tx1\|busy~1 uart:uart1\|tx:tx1\|busy~1 " "create_clock -period 1.000 -name uart:uart1\|tx:tx1\|busy~1 uart:uart1\|tx:tx1\|busy~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1455468312765 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1455468312765 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|tx_line~12\|combout " "Node \"uart1\|tx1\|tx_line~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|tx_line~2\|datab " "Node \"uart1\|tx1\|tx_line~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|tx_line~2\|combout " "Node \"uart1\|tx1\|tx_line~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|tx_line~12\|datad " "Node \"uart1\|tx1\|tx_line~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1455468312780 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[3\]~2\|combout " "Node \"uart1\|tx1\|index\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~27\|dataa " "Node \"uart1\|tx1\|index~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~27\|combout " "Node \"uart1\|tx1\|index~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[3\]~2\|datab " "Node \"uart1\|tx1\|index\[3\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1455468312780 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[0\]~14\|combout " "Node \"uart1\|tx1\|index\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~25\|datab " "Node \"uart1\|tx1\|index~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~25\|combout " "Node \"uart1\|tx1\|index~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[0\]~14\|dataa " "Node \"uart1\|tx1\|index\[0\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1455468312780 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[2\]~6\|combout " "Node \"uart1\|tx1\|index\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~24\|datab " "Node \"uart1\|tx1\|index~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~24\|combout " "Node \"uart1\|tx1\|index~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[2\]~6\|dataa " "Node \"uart1\|tx1\|index\[2\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1455468312780 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[1\]~10\|combout " "Node \"uart1\|tx1\|index\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~26\|dataa " "Node \"uart1\|tx1\|index~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index~26\|combout " "Node \"uart1\|tx1\|index~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|index\[1\]~10\|dataa " "Node \"uart1\|tx1\|index\[1\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 49 -1 0 } } { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1455468312780 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|busy~2\|combout " "Node \"uart1\|tx1\|busy~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""} { "Warning" "WSTA_SCC_NODE" "uart1\|tx1\|busy~2\|dataa " "Node \"uart1\|tx1\|busy~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455468312780 ""}  } { { "UART/RX TX/tx.vhd" "" { Text "E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1455468312780 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "uart:uart1\|tx:tx1\|busy~1 uart:uart1\|tx:tx1\|busy~1 " "Clock target uart:uart1\|tx:tx1\|busy~1 of clock uart:uart1\|tx:tx1\|busy~1 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1455468313265 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart1\|tx1\|busy~2  from: datab  to: combout " "Cell: uart1\|tx1\|busy~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1455468313265 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1455468313265 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1455468313296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455468313296 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1455468313296 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1455468313343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1455468313968 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1455468313968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.085 " "Worst-case setup slack is -5.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468313968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468313968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.085       -47.867 uart:uart1\|newClock:c1\|newClock  " "   -5.085       -47.867 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468313968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.013    -11416.498 clock  " "   -4.013    -11416.498 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468313968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.345       -13.756 uart:uart1\|tx:tx1\|busy~1  " "   -2.345       -13.756 uart:uart1\|tx:tx1\|busy~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468313968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468313968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.910 " "Worst-case hold slack is -2.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.910       -15.144 uart:uart1\|tx:tx1\|busy~1  " "   -2.910       -15.144 uart:uart1\|tx:tx1\|busy~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.292       -12.560 clock  " "   -2.292       -12.560 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.738        -4.904 uart:uart1\|newClock:c1\|newClock  " "   -1.738        -4.904 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468314046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.068 " "Worst-case recovery slack is -6.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.068       -24.988 uart:uart1\|newClock:c1\|newClock  " "   -6.068       -24.988 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249      -221.503 clock  " "   -1.249      -221.503 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468314077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.557 " "Worst-case removal slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557         0.000 clock  " "    0.557         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747         0.000 uart:uart1\|newClock:c1\|newClock  " "    0.747         0.000 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468314093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -6231.476 clock  " "   -3.000     -6231.476 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -41.120 uart:uart1\|newClock:c1\|newClock  " "   -1.285       -41.120 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 uart:uart1\|tx:tx1\|busy~1  " "    0.417         0.000 uart:uart1\|tx:tx1\|busy~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468314109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468314109 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1455468314765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1455468314827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1455468316546 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "uart:uart1\|tx:tx1\|busy~1 uart:uart1\|tx:tx1\|busy~1 " "Clock target uart:uart1\|tx:tx1\|busy~1 of clock uart:uart1\|tx:tx1\|busy~1 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1455468317046 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart1\|tx1\|busy~2  from: datab  to: combout " "Cell: uart1\|tx1\|busy~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317046 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1455468317046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317046 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1455468317218 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1455468317218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.458 " "Worst-case setup slack is -4.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.458       -40.037 uart:uart1\|newClock:c1\|newClock  " "   -4.458       -40.037 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.584    -10123.349 clock  " "   -3.584    -10123.349 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225       -13.540 uart:uart1\|tx:tx1\|busy~1  " "   -2.225       -13.540 uart:uart1\|tx:tx1\|busy~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468317234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.553 " "Worst-case hold slack is -2.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.553       -12.252 uart:uart1\|tx:tx1\|busy~1  " "   -2.553       -12.252 uart:uart1\|tx:tx1\|busy~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.122       -11.537 clock  " "   -2.122       -11.537 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.603        -4.577 uart:uart1\|newClock:c1\|newClock  " "   -1.603        -4.577 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468317296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.406 " "Worst-case recovery slack is -5.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.406       -22.176 uart:uart1\|newClock:c1\|newClock  " "   -5.406       -22.176 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024      -167.054 clock  " "   -1.024      -167.054 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468317327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.503 " "Worst-case removal slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503         0.000 clock  " "    0.503         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629         0.000 uart:uart1\|newClock:c1\|newClock  " "    0.629         0.000 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468317359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -6230.068 clock  " "   -3.000     -6230.068 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -41.120 uart:uart1\|newClock:c1\|newClock  " "   -1.285       -41.120 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386         0.000 uart:uart1\|tx:tx1\|busy~1  " "    0.386         0.000 uart:uart1\|tx:tx1\|busy~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468317374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468317374 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1455468317890 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "uart:uart1\|tx:tx1\|busy~1 uart:uart1\|tx:tx1\|busy~1 " "Clock target uart:uart1\|tx:tx1\|busy~1 of clock uart:uart1\|tx:tx1\|busy~1 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1455468318405 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart1\|tx1\|busy~2  from: datab  to: combout " "Cell: uart1\|tx1\|busy~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318405 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1455468318405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318405 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1455468318468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1455468318468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.503 " "Worst-case setup slack is -2.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.503       -11.821 uart:uart1\|newClock:c1\|newClock  " "   -2.503       -11.821 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.538     -3518.109 clock  " "   -1.538     -3518.109 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.798        -4.136 uart:uart1\|tx:tx1\|busy~1  " "   -0.798        -4.136 uart:uart1\|tx:tx1\|busy~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468318484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.700 " "Worst-case hold slack is -1.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.700        -8.058 uart:uart1\|tx:tx1\|busy~1  " "   -1.700        -8.058 uart:uart1\|tx:tx1\|busy~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330        -8.638 clock  " "   -1.330        -8.638 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042        -3.462 uart:uart1\|newClock:c1\|newClock  " "   -1.042        -3.462 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468318562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.836 " "Worst-case recovery slack is -2.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.836       -10.786 uart:uart1\|newClock:c1\|newClock  " "   -2.836       -10.786 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174        -4.488 clock  " "   -0.174        -4.488 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468318609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.266 " "Worst-case removal slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266         0.000 clock  " "    0.266         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349         0.000 uart:uart1\|newClock:c1\|newClock  " "    0.349         0.000 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468318655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -5120.857 clock  " "   -3.000     -5120.857 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 uart:uart1\|newClock:c1\|newClock  " "   -1.000       -32.000 uart:uart1\|newClock:c1\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292         0.000 uart:uart1\|tx:tx1\|busy~1  " "    0.292         0.000 uart:uart1\|tx:tx1\|busy~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455468318671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455468318671 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1455468319921 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1455468319921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455468320265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 14 14:45:20 2016 " "Processing ended: Sun Feb 14 14:45:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455468320265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455468320265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455468320265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455468320265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455468322640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455468322640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 14 14:45:22 2016 " "Processing started: Sun Feb 14 14:45:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455468322640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455468322640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 3DES_Project -c 3DES_Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 3DES_Project -c 3DES_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455468322640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "3DES_Project_7_1200mv_85c_slow.vho E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/ simulation " "Generated file 3DES_Project_7_1200mv_85c_slow.vho in folder \"E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455468326593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "3DES_Project_7_1200mv_0c_slow.vho E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/ simulation " "Generated file 3DES_Project_7_1200mv_0c_slow.vho in folder \"E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455468328624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "3DES_Project_min_1200mv_0c_fast.vho E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/ simulation " "Generated file 3DES_Project_min_1200mv_0c_fast.vho in folder \"E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455468330468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "3DES_Project.vho E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/ simulation " "Generated file 3DES_Project.vho in folder \"E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455468332265 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "3DES_Project_7_1200mv_85c_vhd_slow.sdo E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/ simulation " "Generated file 3DES_Project_7_1200mv_85c_vhd_slow.sdo in folder \"E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455468333530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "3DES_Project_7_1200mv_0c_vhd_slow.sdo E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/ simulation " "Generated file 3DES_Project_7_1200mv_0c_vhd_slow.sdo in folder \"E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455468334859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "3DES_Project_min_1200mv_0c_vhd_fast.sdo E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/ simulation " "Generated file 3DES_Project_min_1200mv_0c_vhd_fast.sdo in folder \"E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455468336140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "3DES_Project_vhd.sdo E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/ simulation " "Generated file 3DES_Project_vhd.sdo in folder \"E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455468337405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455468337609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 14 14:45:37 2016 " "Processing ended: Sun Feb 14 14:45:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455468337609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455468337609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455468337609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455468337609 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus II Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455468338374 ""}
