#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug  5 18:16:31 2024
# Process ID: 7260
# Current directory: C:/Users/fssal/Desktop/SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12392 C:\Users\fssal\Desktop\SPI\SPI_slave.xpr
# Log file: C:/Users/fssal/Desktop/SPI/vivado.log
# Journal file: C:/Users/fssal/Desktop/SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fssal/Desktop/SPI/SPI_slave.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
write_verilog {D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/SPI slave interface/SPI_slave_netlist.v}
open_hw
