Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jan 23 17:35:18 2020
| Host         : HIH-D-6446 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file embedded_design_timing_summary_routed.rpt -rpx embedded_design_timing_summary_routed.rpx -warn_on_violation
| Design       : embedded_design
| Device       : 7z100-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.494        0.000                      0                11620        0.054        0.000                      0                11620        1.100        0.000                       0                  5214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
clk_fpga_1                          {0.000 2.500}        5.000           200.000         
  mmcm_clk_0_s                      {0.000 3.367}        6.735           148.485         
  mmcm_fb_clk_s                     {0.000 27.500}       55.000          18.182          
ps_subsys_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_ps_subsys_clk_wiz_0_0_1  {0.000 40.690}       81.380          12.288          
  clkfbout_ps_subsys_clk_wiz_0_0_1  {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                4.435        0.000                      0                 9098        0.054        0.000                      0                 9098        2.500        0.000                       0                  4212  
clk_fpga_1                                                                                                                                                                            1.100        0.000                       0                     2  
  mmcm_clk_0_s                            2.494        0.000                      0                 1536        0.093        0.000                      0                 1536        2.725        0.000                       0                   989  
  mmcm_fb_clk_s                                                                                                                                                                      45.000        0.000                       0                     3  
ps_subsys_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_ps_subsys_clk_wiz_0_0_1       80.708        0.000                      0                    1        0.206        0.000                      0                    1       40.340        0.000                       0                     4  
  clkfbout_ps_subsys_clk_wiz_0_0_1                                                                                                                                                   43.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.275        0.000                      0                  985        0.361        0.000                      0                  985  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[2]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.259ns (6.562%)  route 3.688ns (93.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.373     2.859    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_clk
    SLICE_X8Y198         FDRE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_fdre_C_Q)         0.259     3.118 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[2]/Q
                         net (fo=1, routed)           3.688     6.806    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/DI[2]
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.307    12.684    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/drp_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
                         clock pessimism              0.109    12.793    
                         clock uncertainty           -0.154    12.639    
    MMCME2_ADV_X0Y2      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DI[2])
                                                     -1.398    11.241    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_arm/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.127ns (22.638%)  route 3.851ns (77.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.690     3.176    ps_subsys_i/proc_arm/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps_subsys_i/proc_arm/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.127     4.303 r  ps_subsys_i/proc_arm/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=20, routed)          3.851     8.154    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_wdata[5]
    SLICE_X19Y234        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.354    12.731    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X19Y234        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[5]/C
                         clock pessimism              0.152    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X19Y234        FDCE (Setup_fdce_C_D)       -0.031    12.698    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[15]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.259ns (7.013%)  route 3.434ns (92.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.428     2.914    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_clk
    SLICE_X6Y198         FDRE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y198         FDRE (Prop_fdre_C_Q)         0.259     3.173 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[15]/Q
                         net (fo=1, routed)           3.434     6.607    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/DI[15]
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.307    12.684    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/drp_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
                         clock pessimism              0.109    12.793    
                         clock uncertainty           -0.154    12.639    
    MMCME2_ADV_X0Y2      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DI[15])
                                                     -1.398    11.241    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DADDR[5]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.259ns (7.126%)  route 3.376ns (92.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.428     2.914    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_clk
    SLICE_X6Y197         FDRE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.259     3.173 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_addr_reg[5]/Q
                         net (fo=1, routed)           3.376     6.549    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/DADDR[5]
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.307    12.684    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/drp_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
                         clock pessimism              0.109    12.793    
                         clock uncertainty           -0.154    12.639    
    MMCME2_ADV_X0Y2      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DADDR[5])
                                                     -1.398    11.241    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[8]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.259ns (7.083%)  route 3.398ns (92.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.373     2.859    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_clk
    SLICE_X8Y198         FDRE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_fdre_C_Q)         0.259     3.118 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[8]/Q
                         net (fo=1, routed)           3.398     6.516    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/DI[8]
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.307    12.684    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/drp_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
                         clock pessimism              0.109    12.793    
                         clock uncertainty           -0.154    12.639    
    MMCME2_ADV_X0Y2      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DI[8])
                                                     -1.398    11.241    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DADDR[6]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.223ns (6.197%)  route 3.376ns (93.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.428     2.914    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_clk
    SLICE_X7Y198         FDRE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.223     3.137 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_addr_reg[6]/Q
                         net (fo=1, routed)           3.376     6.513    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/DADDR[6]
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.307    12.684    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/drp_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
                         clock pessimism              0.109    12.793    
                         clock uncertainty           -0.154    12.639    
    MMCME2_ADV_X0Y2      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DADDR[6])
                                                     -1.398    11.241    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 0.373ns (7.347%)  route 4.704ns (92.653%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.655     3.141    ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y282        FDRE                                         r  ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.204     3.345 r  ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=86, routed)          2.697     6.042    ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X32Y240        LUT6 (Prop_lut6_I1_O)        0.126     6.168 r  ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2/O
                         net (fo=2, routed)           1.642     7.810    ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2_n_0
    SLICE_X31Y280        LUT4 (Prop_lut4_I0_O)        0.043     7.853 r  ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.365     8.218    ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X29Y282        FDRE                                         r  ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.454    12.831    ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y282        FDRE                                         r  ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.289    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X29Y282        FDRE (Setup_fdre_C_D)       -0.008    12.958    ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[9]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.259ns (7.264%)  route 3.306ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.373     2.859    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_clk
    SLICE_X8Y197         FDRE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_fdre_C_Q)         0.259     3.118 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[9]/Q
                         net (fo=1, routed)           3.306     6.424    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/DI[9]
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.307    12.684    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/drp_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
                         clock pessimism              0.109    12.793    
                         clock uncertainty           -0.154    12.639    
    MMCME2_ADV_X0Y2      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DI[9])
                                                     -1.398    11.241    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[1]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.259ns (7.410%)  route 3.236ns (92.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.373     2.859    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_clk
    SLICE_X8Y198         FDRE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_fdre_C_Q)         0.259     3.118 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[1]/Q
                         net (fo=1, routed)           3.236     6.354    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/DI[1]
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.307    12.684    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/drp_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
                         clock pessimism              0.109    12.793    
                         clock uncertainty           -0.154    12.639    
    MMCME2_ADV_X0Y2      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DI[1])
                                                     -1.398    11.241    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[4]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.259ns (7.491%)  route 3.198ns (92.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.373     2.859    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_clk
    SLICE_X8Y197         FDRE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_fdre_C_Q)         0.259     3.118 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_wdata_reg[4]/Q
                         net (fo=1, routed)           3.198     6.316    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/DI[4]
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.307    12.684    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/drp_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
                         clock pessimism              0.109    12.793    
                         clock uncertainty           -0.154    12.639    
    MMCME2_ADV_X0Y2      MMCME2_ADV (Setup_mmcme2_adv_DCLK_DI[4])
                                                     -1.398    11.241    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  4.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.432%)  route 0.115ns (53.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.749     1.538    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X35Y250        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y250        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]/Q
                         net (fo=2, routed)           0.115     1.753    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15][12]
    SLICE_X35Y249        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.897     1.735    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X35Y249        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[12]/C
                         clock pessimism             -0.077     1.658    
    SLICE_X35Y249        FDRE (Hold_fdre_C_D)         0.041     1.699    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.313ns (69.360%)  route 0.138ns (30.640%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.670     1.459    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X35Y247        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y247        FDRE (Prop_fdre_C_Q)         0.091     1.550 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/Q
                         net (fo=2, routed)           0.138     1.688    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/crnt_stride[11]
    SLICE_X34Y247        LUT2 (Prop_lut2_I0_O)        0.062     1.750 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[11]_i_2/O
                         net (fo=1, routed)           0.000     1.750    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[11]_i_2_n_0
    SLICE_X34Y247        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     1.815 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0
    SLICE_X34Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.842 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.842    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/CO[0]
    SLICE_X34Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.869 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0
    SLICE_X34Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.910 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7
    SLICE_X34Y250        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.996     1.834    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X34Y250        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[20]/C
                         clock pessimism             -0.077     1.757    
    SLICE_X34Y250        FDRE (Hold_fdre_C_D)         0.092     1.849    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.626%)  route 0.135ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.701     1.490    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X27Y248        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y248        FDRE (Prop_fdre_C_Q)         0.100     1.590 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.135     1.725    ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tdata_reg[63][10]
    SLICE_X26Y248        SRL16E                                       r  ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.929     1.767    ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X26Y248        SRL16E                                       r  ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism             -0.266     1.501    
    SLICE_X26Y248        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.655    ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.325ns (70.153%)  route 0.138ns (29.847%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.670     1.459    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X35Y247        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y247        FDRE (Prop_fdre_C_Q)         0.091     1.550 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/Q
                         net (fo=2, routed)           0.138     1.688    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/crnt_stride[11]
    SLICE_X34Y247        LUT2 (Prop_lut2_I0_O)        0.062     1.750 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[11]_i_2/O
                         net (fo=1, routed)           0.000     1.750    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[11]_i_2_n_0
    SLICE_X34Y247        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     1.815 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0
    SLICE_X34Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.842 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.842    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/CO[0]
    SLICE_X34Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.869 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0
    SLICE_X34Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.922 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5
    SLICE_X34Y250        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.996     1.834    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X34Y250        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[22]/C
                         clock pessimism             -0.077     1.757    
    SLICE_X34Y250        FDRE (Hold_fdre_C_D)         0.092     1.849    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.820%)  route 0.145ns (55.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.737     1.526    ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X46Y279        FDRE                                         r  ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y279        FDRE (Prop_fdre_C_Q)         0.118     1.644 r  ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.145     1.789    ps_subsys_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X44Y278        SRL16E                                       r  ps_subsys_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.982     1.820    ps_subsys_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X44Y278        SRL16E                                       r  ps_subsys_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.262     1.558    
    SLICE_X44Y278        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.712    ps_subsys_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.769     1.558    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y295        FDRE                                         r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y295        FDRE (Prop_fdre_C_Q)         0.091     1.649 r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.054     1.703    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y295        SRLC32E                                      r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.016     1.854    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y295        SRLC32E                                      r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.285     1.569    
    SLICE_X30Y295        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.625    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.372%)  route 0.107ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.850     1.639    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y301        FDRE                                         r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y301        FDRE (Prop_fdre_C_Q)         0.100     1.739 r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.107     1.846    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y302        SRL16E                                       r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.116     1.954    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y302        SRL16E                                       r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     1.672    
    SLICE_X26Y302        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.767    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.332ns (70.598%)  route 0.138ns (29.402%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.670     1.459    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X35Y247        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y247        FDRE (Prop_fdre_C_Q)         0.091     1.550 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/Q
                         net (fo=2, routed)           0.138     1.688    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/crnt_stride[11]
    SLICE_X34Y247        LUT2 (Prop_lut2_I0_O)        0.062     1.750 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[11]_i_2/O
                         net (fo=1, routed)           0.000     1.750    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[11]_i_2_n_0
    SLICE_X34Y247        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     1.815 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0
    SLICE_X34Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.842 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.842    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/CO[0]
    SLICE_X34Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.869 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0
    SLICE_X34Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.929 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.929    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6
    SLICE_X34Y250        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.996     1.834    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X34Y250        FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[21]/C
                         clock pessimism             -0.077     1.757    
    SLICE_X34Y250        FDRE (Hold_fdre_C_D)         0.092     1.849    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.178%)  route 0.162ns (55.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.829     1.618    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X35Y300        FDRE                                         r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y300        FDRE (Prop_fdre_C_Q)         0.100     1.718 r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/Q
                         net (fo=28, routed)          0.162     1.880    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_awid_r_reg[11][36]
    SLICE_X36Y299        LUT4 (Prop_lut4_I1_O)        0.028     1.908 r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][0]
    SLICE_X36Y299        FDRE                                         r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.996     1.834    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y299        FDRE                                         r  ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                         clock pessimism             -0.097     1.737    
    SLICE_X36Y299        FDRE (Hold_fdre_C_D)         0.087     1.824    ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.705     1.494    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X9Y240         FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y240         FDRE (Prop_fdre_C_Q)         0.100     1.594 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.650    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[1]
    SLICE_X8Y240         LUT3 (Prop_lut3_I2_O)        0.028     1.678 r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.678    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_mux_out[1]
    SLICE_X8Y240         FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.933     1.771    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X8Y240         FDRE                                         r  ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[1]/C
                         clock pessimism             -0.266     1.505    
    SLICE_X8Y240         FDRE (Hold_fdre_C_D)         0.087     1.592    ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y49     ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y49     ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X0Y47     ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16   ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X34Y275    ps_subsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X29Y277    ps_subsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X34Y257    ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y273    ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X32Y263    ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X30Y273    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X30Y273    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X30Y273    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X30Y273    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X30Y273    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X30Y273    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X30Y273    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X30Y273    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y253    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y253    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y274    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y274    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y274    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y274    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y274    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y274    ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/data_fifo_reg_0_7_18_23/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        2.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.266ns (7.243%)  route 3.406ns (92.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.465 - 6.735 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.511     2.999    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X24Y225        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y225        FDRE (Prop_fdre_C_Q)         0.223     3.222 f  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/Q
                         net (fo=2, routed)           0.227     3.449    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d[0]
    SLICE_X24Y225        LUT1 (Prop_lut1_I0_O)        0.043     3.492 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1/O
                         net (fo=17, routed)          3.179     6.671    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0
    SLICE_X125Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.351     9.465    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X125Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]/C
                         clock pessimism              0.152     9.617    
                         clock uncertainty           -0.147     9.469    
    SLICE_X125Y261       FDRE (Setup_fdre_C_R)       -0.304     9.165    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.266ns (7.243%)  route 3.406ns (92.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.465 - 6.735 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.511     2.999    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X24Y225        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y225        FDRE (Prop_fdre_C_Q)         0.223     3.222 f  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/Q
                         net (fo=2, routed)           0.227     3.449    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d[0]
    SLICE_X24Y225        LUT1 (Prop_lut1_I0_O)        0.043     3.492 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1/O
                         net (fo=17, routed)          3.179     6.671    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0
    SLICE_X125Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.351     9.465    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X125Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[1]/C
                         clock pessimism              0.152     9.617    
                         clock uncertainty           -0.147     9.469    
    SLICE_X125Y261       FDRE (Setup_fdre_C_R)       -0.304     9.165    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.266ns (7.243%)  route 3.406ns (92.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.465 - 6.735 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.511     2.999    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X24Y225        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y225        FDRE (Prop_fdre_C_Q)         0.223     3.222 f  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/Q
                         net (fo=2, routed)           0.227     3.449    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d[0]
    SLICE_X24Y225        LUT1 (Prop_lut1_I0_O)        0.043     3.492 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1/O
                         net (fo=17, routed)          3.179     6.671    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0
    SLICE_X124Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.351     9.465    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X124Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[2]/C
                         clock pessimism              0.152     9.617    
                         clock uncertainty           -0.147     9.469    
    SLICE_X124Y261       FDRE (Setup_fdre_C_R)       -0.281     9.188    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.266ns (7.243%)  route 3.406ns (92.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.465 - 6.735 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.511     2.999    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X24Y225        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y225        FDRE (Prop_fdre_C_Q)         0.223     3.222 f  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/Q
                         net (fo=2, routed)           0.227     3.449    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d[0]
    SLICE_X24Y225        LUT1 (Prop_lut1_I0_O)        0.043     3.492 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1/O
                         net (fo=17, routed)          3.179     6.671    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0
    SLICE_X124Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.351     9.465    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X124Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[3]/C
                         clock pessimism              0.152     9.617    
                         clock uncertainty           -0.147     9.469    
    SLICE_X124Y261       FDRE (Setup_fdre_C_R)       -0.281     9.188    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.266ns (7.243%)  route 3.406ns (92.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.465 - 6.735 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.511     2.999    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X24Y225        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y225        FDRE (Prop_fdre_C_Q)         0.223     3.222 f  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/Q
                         net (fo=2, routed)           0.227     3.449    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d[0]
    SLICE_X24Y225        LUT1 (Prop_lut1_I0_O)        0.043     3.492 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1/O
                         net (fo=17, routed)          3.179     6.671    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0
    SLICE_X124Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.351     9.465    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X124Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[4]/C
                         clock pessimism              0.152     9.617    
                         clock uncertainty           -0.147     9.469    
    SLICE_X124Y261       FDRE (Setup_fdre_C_R)       -0.281     9.188    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.266ns (7.243%)  route 3.406ns (92.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.465 - 6.735 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.511     2.999    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X24Y225        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y225        FDRE (Prop_fdre_C_Q)         0.223     3.222 f  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/Q
                         net (fo=2, routed)           0.227     3.449    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d[0]
    SLICE_X24Y225        LUT1 (Prop_lut1_I0_O)        0.043     3.492 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1/O
                         net (fo=17, routed)          3.179     6.671    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0
    SLICE_X124Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.351     9.465    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X124Y261       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[5]/C
                         clock pessimism              0.152     9.617    
                         clock uncertainty           -0.147     9.469    
    SLICE_X124Y261       FDRE (Setup_fdre_C_R)       -0.281     9.188    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.266ns (7.429%)  route 3.315ns (92.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 9.448 - 6.735 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.511     2.999    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X24Y225        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y225        FDRE (Prop_fdre_C_Q)         0.223     3.222 f  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/Q
                         net (fo=2, routed)           0.227     3.449    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d[0]
    SLICE_X24Y225        LUT1 (Prop_lut1_I0_O)        0.043     3.492 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1/O
                         net (fo=17, routed)          3.088     6.580    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0
    SLICE_X109Y278       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.334     9.448    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X109Y278       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[6]/C
                         clock pessimism              0.152     9.600    
                         clock uncertainty           -0.147     9.452    
    SLICE_X109Y278       FDRE (Setup_fdre_C_R)       -0.304     9.148    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.266ns (7.429%)  route 3.315ns (92.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 9.448 - 6.735 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.511     2.999    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X24Y225        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y225        FDRE (Prop_fdre_C_Q)         0.223     3.222 f  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]/Q
                         net (fo=2, routed)           0.227     3.449    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d[0]
    SLICE_X24Y225        LUT1 (Prop_lut1_I0_O)        0.043     3.492 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1/O
                         net (fo=17, routed)          3.088     6.580    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0
    SLICE_X109Y278       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.334     9.448    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X109Y278       FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[7]/C
                         clock pessimism              0.152     9.600    
                         clock uncertainty           -0.147     9.452    
    SLICE_X109Y278       FDRE (Setup_fdre_C_R)       -0.304     9.148    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.083ns (33.089%)  route 2.190ns (66.911%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 9.402 - 6.735 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.456     2.944    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X34Y224        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y224        FDRE (Prop_fdre_C_Q)         0.259     3.203 f  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[49]/Q
                         net (fo=2, routed)           0.474     3.677    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_es_data_reg[0][49]
    SLICE_X41Y223        LUT1 (Prop_lut1_I0_O)        0.043     3.720 r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_vf_width_s_carry_i_4/O
                         net (fo=1, routed)           0.000     3.720    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[52][0]
    SLICE_X41Y223        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.979 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vf_width_s_carry/CO[3]
                         net (fo=1, routed)           0.000     3.979    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vf_width_s_carry_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.090 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vf_width_s_carry__0/O[2]
                         net (fo=2, routed)           0.566     4.657    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vf_width_s[7]
    SLICE_X40Y225        LUT4 (Prop_lut4_I0_O)        0.122     4.779 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.779    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry_i_5_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.972 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.972    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry_n_0
    SLICE_X40Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.025 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.576     5.601    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry__0_n_0
    SLICE_X38Y229        LUT2 (Prop_lut2_I0_O)        0.043     5.644 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.573     6.217    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y224        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.288     9.402    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y224        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/C
                         clock pessimism              0.232     9.634    
                         clock uncertainty           -0.147     9.486    
    SLICE_X39Y224        FDRE (Setup_fdre_C_R)       -0.304     9.182    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.083ns (33.089%)  route 2.190ns (66.911%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 9.402 - 6.735 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.507     2.993    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.147    -0.154 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.549     1.395    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.488 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.456     2.944    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X34Y224        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y224        FDRE (Prop_fdre_C_Q)         0.259     3.203 f  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[49]/Q
                         net (fo=2, routed)           0.474     3.677    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_es_data_reg[0][49]
    SLICE_X41Y223        LUT1 (Prop_lut1_I0_O)        0.043     3.720 r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_vf_width_s_carry_i_4/O
                         net (fo=1, routed)           0.000     3.720    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[52][0]
    SLICE_X41Y223        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.979 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vf_width_s_carry/CO[3]
                         net (fo=1, routed)           0.000     3.979    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vf_width_s_carry_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     4.090 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vf_width_s_carry__0/O[2]
                         net (fo=2, routed)           0.566     4.657    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vf_width_s[7]
    SLICE_X40Y225        LUT4 (Prop_lut4_I0_O)        0.122     4.779 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.779    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry_i_5_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.972 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.972    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry_n_0
    SLICE_X40Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.025 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.576     5.601    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count0_carry__0_n_0
    SLICE_X38Y229        LUT2 (Prop_lut2_I0_O)        0.043     5.644 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.573     6.217    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y224        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.294     8.029    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.112 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.349     9.461    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.861     6.600 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.431     8.031    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.114 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         1.288     9.402    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y224        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/C
                         clock pessimism              0.232     9.634    
                         clock uncertainty           -0.147     9.486    
    SLICE_X39Y224        FDRE (Setup_fdre_C_R)       -0.304     9.182    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  2.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.327%)  route 0.063ns (38.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.690     1.481    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X31Y227        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y227        FDRE (Prop_fdre_C_Q)         0.100     1.581 r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[5]/Q
                         net (fo=2, routed)           0.063     1.644    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg_n_0_[5]
    SLICE_X30Y227        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.916     1.756    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X30Y227        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[5]/C
                         clock pessimism             -0.264     1.492    
    SLICE_X30Y227        FDRE (Hold_fdre_C_D)         0.059     1.551    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.953%)  route 0.064ns (39.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.691     1.482    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X31Y228        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y228        FDRE (Prop_fdre_C_Q)         0.100     1.582 r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[10]/Q
                         net (fo=2, routed)           0.064     1.646    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg_n_0_[10]
    SLICE_X30Y228        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.917     1.757    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X30Y228        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[10]/C
                         clock pessimism             -0.264     1.493    
    SLICE_X30Y228        FDRE (Hold_fdre_C_D)         0.059     1.552    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.701     1.492    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X11Y218        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y218        FDRE (Prop_fdre_C_Q)         0.100     1.592 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[3]/Q
                         net (fo=1, routed)           0.055     1.647    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg_n_0_[3]
    SLICE_X11Y218        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.927     1.767    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X11Y218        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[3]/C
                         clock pessimism             -0.275     1.492    
    SLICE_X11Y218        FDRE (Hold_fdre_C_D)         0.047     1.539    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.701     1.492    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X11Y218        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y218        FDRE (Prop_fdre_C_Q)         0.100     1.592 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[9]/Q
                         net (fo=1, routed)           0.055     1.647    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg_n_0_[9]
    SLICE_X11Y218        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.927     1.767    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X11Y218        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[9]/C
                         clock pessimism             -0.275     1.492    
    SLICE_X11Y218        FDRE (Hold_fdre_C_D)         0.044     1.536    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.188%)  route 0.081ns (38.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.704     1.495    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X13Y234        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y234        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[3]/Q
                         net (fo=6, routed)           0.081     1.676    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/p_2_in__0
    SLICE_X12Y234        LUT2 (Prop_lut2_I0_O)        0.028     1.704 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g[2]_i_1/O
                         net (fo=1, routed)           0.000     1.704    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/b2g_return[2]
    SLICE_X12Y234        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.930     1.770    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X12Y234        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g_reg[2]/C
                         clock pessimism             -0.264     1.506    
    SLICE_X12Y234        FDRE (Hold_fdre_C_D)         0.087     1.593    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.680%)  route 0.152ns (56.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.697     1.488    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X18Y228        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y228        FDRE (Prop_fdre_C_Q)         0.118     1.606 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[12]/Q
                         net (fo=4, routed)           0.152     1.758    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/Q[4]
    DSP48_X1Y90          DSP48E1                                      r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.976     1.816    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/hdmi_clk
    DSP48_X1Y90          DSP48E1                                      r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism             -0.242     1.574    
    DSP48_X1Y90          DSP48E1 (Hold_dsp48e1_CLK_B[13])
                                                      0.070     1.644    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.890%)  route 0.089ns (41.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.704     1.495    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X13Y235        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y235        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/Q
                         net (fo=7, routed)           0.089     1.684    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/p_5_in
    SLICE_X12Y235        LUT6 (Prop_lut6_I3_O)        0.028     1.712 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.712    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/p_2_in[8]
    SLICE_X12Y235        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.931     1.771    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X12Y235        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[8]/C
                         clock pessimism             -0.265     1.506    
    SLICE_X12Y235        FDRE (Hold_fdre_C_D)         0.087     1.593    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.791%)  route 0.090ns (41.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.698     1.489    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X13Y221        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y221        FDRE (Prop_fdre_C_Q)         0.100     1.589 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg[21]/Q
                         net (fo=8, routed)           0.090     1.679    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg_n_0_[21]
    SLICE_X12Y221        LUT5 (Prop_lut5_I4_O)        0.028     1.707 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p[0]_i_1/O
                         net (fo=1, routed)           0.000     1.707    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p[0]_i_1_n_0
    SLICE_X12Y221        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.924     1.764    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X12Y221        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[0]/C
                         clock pessimism             -0.264     1.500    
    SLICE_X12Y221        FDRE (Hold_fdre_C_D)         0.087     1.587    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_tpm_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.701     1.492    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X19Y232        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_tpm_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y232        FDRE (Prop_fdre_C_Q)         0.100     1.592 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_tpm_data_reg[19]/Q
                         net (fo=3, routed)           0.090     1.682    ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_tpm_data_reg[23][19]
    SLICE_X18Y232        LUT5 (Prop_lut5_I4_O)        0.028     1.710 r  ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_data[19]_i_1/O
                         net (fo=1, routed)           0.000     1.710    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/D[19]
    SLICE_X18Y232        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.927     1.767    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X18Y232        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[19]/C
                         clock pessimism             -0.264     1.503    
    SLICE_X18Y232        FDRE (Hold_fdre_C_D)         0.087     1.590    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.620%)  route 0.090ns (41.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.657     1.446    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.300     0.146 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.619     0.765    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.791 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.704     1.495    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X13Y235        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y235        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/Q
                         net (fo=7, routed)           0.090     1.685    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/p_5_in
    SLICE_X12Y235        LUT5 (Prop_lut5_I4_O)        0.028     1.713 r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.713    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/p_2_in[7]
    SLICE_X12Y235        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.869     1.707    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.586     0.121 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.689     0.810    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.840 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=987, routed)         0.931     1.771    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X12Y235        FDRE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[7]/C
                         clock pessimism             -0.265     1.506    
    SLICE_X12Y235        FDRE (Hold_fdre_C_D)         0.087     1.593    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.735       4.896      RAMB36_X0Y47     ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         6.735       5.197      DSP48_X0Y87      ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         6.735       5.197      DSP48_X0Y88      ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         6.735       5.197      DSP48_X1Y86      ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         6.735       5.197      DSP48_X0Y85      ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         6.735       5.197      DSP48_X1Y90      ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         6.735       5.197      DSP48_X0Y91      ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         6.735       5.197      DSP48_X0Y90      ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         6.735       5.197      DSP48_X1Y87      ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         6.735       5.197      DSP48_X0Y86      ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X20Y218    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y235    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y235    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y226    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X22Y230    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X22Y230    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y226    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y226    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y235    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y235    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X20Y218    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y226    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X22Y230    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X22Y230    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y226    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y226    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y235    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y235    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X20Y218    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         3.367       2.725      SLICE_X30Y235    ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[3]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         55.000      53.591     BUFGCTRL_X0Y2    ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         55.000      53.929     MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         55.000      53.929     MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       55.000      45.000     MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       55.000      158.360    MMCME2_ADV_X0Y2  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ps_subsys_i/clk_wiz_0/inst/clk_in1
  To Clock:  ps_subsys_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ps_subsys_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps_subsys_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ps_subsys_clk_wiz_0_0_1
  To Clock:  clk_out1_ps_subsys_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.708ns  (required time - arrival time)
  Source:                 ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ps_subsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ps_subsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ps_subsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ps_subsys_clk_wiz_0_0_1 rise@81.380ns - clk_out1_ps_subsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.266ns (49.405%)  route 0.272ns (50.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 82.801 - 81.380 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ps_subsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.851     1.851    ps_subsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.169    -2.318 r  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.227    -0.091    ps_subsys_i/clk_wiz_0/inst/clk_out1_ps_subsys_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ps_subsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.618     1.620    ps_subsys_i/axi_spdif_tx_core/U0/TENC/spdif_data_clk
    SLICE_X33Y272        FDRE                                         r  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y272        FDRE (Prop_fdre_C_Q)         0.223     1.843 f  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/Q
                         net (fo=2, routed)           0.272     2.115    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter
    SLICE_X33Y272        LUT1 (Prop_lut1_I0_O)        0.043     2.158 r  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_i_1/O
                         net (fo=1, routed)           0.000     2.158    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_i_1_n_0
    SLICE_X33Y272        FDRE                                         r  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ps_subsys_clk_wiz_0_0_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.380 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.689    83.069    ps_subsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.863    79.206 r  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.093    81.299    ps_subsys_i/clk_wiz_0/inst/clk_out1_ps_subsys_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    81.382 r  ps_subsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.419    82.801    ps_subsys_i/axi_spdif_tx_core/U0/TENC/spdif_data_clk
    SLICE_X33Y272        FDRE                                         r  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
                         clock pessimism              0.199    83.000    
                         clock uncertainty           -0.168    82.833    
    SLICE_X33Y272        FDRE (Setup_fdre_C_D)        0.034    82.867    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg
  -------------------------------------------------------------------
                         required time                         82.867    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 80.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ps_subsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ps_subsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ps_subsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ps_subsys_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ps_subsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.046%)  route 0.138ns (51.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ps_subsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.761     0.761    ps_subsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.778    -1.017 r  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.993    -0.024    ps_subsys_i/clk_wiz_0/inst/clk_out1_ps_subsys_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ps_subsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.739     0.741    ps_subsys_i/axi_spdif_tx_core/U0/TENC/spdif_data_clk
    SLICE_X33Y272        FDRE                                         r  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y272        FDRE (Prop_fdre_C_Q)         0.100     0.841 f  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/Q
                         net (fo=2, routed)           0.138     0.979    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter
    SLICE_X33Y272        LUT1 (Prop_lut1_I0_O)        0.028     1.007 r  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_i_1/O
                         net (fo=1, routed)           0.000     1.007    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_i_1_n_0
    SLICE_X33Y272        FDRE                                         r  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ps_subsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.013     1.013    ps_subsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.108    -1.095 r  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.067    -0.028    ps_subsys_i/clk_wiz_0/inst/clk_out1_ps_subsys_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ps_subsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.984     0.986    ps_subsys_i/axi_spdif_tx_core/U0/TENC/spdif_data_clk
    SLICE_X33Y272        FDRE                                         r  ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
                         clock pessimism             -0.245     0.741    
    SLICE_X33Y272        FDRE (Hold_fdre_C_D)         0.060     0.801    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ps_subsys_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         81.380      79.972     BUFGCTRL_X0Y1    ps_subsys_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         81.380      80.309     MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         81.380      80.680     SLICE_X31Y276    ps_subsys_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         81.380      80.680     SLICE_X33Y272    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X33Y272    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X31Y276    ps_subsys_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X31Y276    ps_subsys_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X33Y272    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X31Y276    ps_subsys_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X31Y276    ps_subsys_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X33Y272    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X33Y272    ps_subsys_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ps_subsys_clk_wiz_0_0_1
  To Clock:  clkfbout_ps_subsys_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ps_subsys_clk_wiz_0_0_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         45.000      43.591     BUFGCTRL_X0Y3    ps_subsys_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         45.000      43.929     MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         45.000      43.929     MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X0Y0  ps_subsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wreq_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.266ns (4.970%)  route 5.086ns (95.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.973     6.301    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/s_axi_aresetn
    SLICE_X11Y231        LUT1 (Prop_lut1_I0_O)        0.043     6.344 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_waddr[13]_i_2/O
                         net (fo=128, routed)         2.113     8.457    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y260        FDCE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wreq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.459    12.836    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X28Y260        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wreq_reg/C
                         clock pessimism              0.262    13.098    
                         clock uncertainty           -0.154    12.944    
    SLICE_X28Y260        FDCE (Recov_fdce_C_CLR)     -0.212    12.732    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wreq_reg
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.266ns (5.048%)  route 5.003ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.973     6.301    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/s_axi_aresetn
    SLICE_X11Y231        LUT1 (Prop_lut1_I0_O)        0.043     6.344 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_waddr[13]_i_2/O
                         net (fo=128, routed)         2.030     8.374    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y259        FDCE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.460    12.837    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X28Y259        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[8]/C
                         clock pessimism              0.262    13.099    
                         clock uncertainty           -0.154    12.945    
    SLICE_X28Y259        FDCE (Recov_fdce_C_CLR)     -0.212    12.733    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.266ns (5.048%)  route 5.003ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.973     6.301    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/s_axi_aresetn
    SLICE_X11Y231        LUT1 (Prop_lut1_I0_O)        0.043     6.344 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_waddr[13]_i_2/O
                         net (fo=128, routed)         2.030     8.374    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y259        FDCE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.460    12.837    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X28Y259        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[9]/C
                         clock pessimism              0.262    13.099    
                         clock uncertainty           -0.154    12.945    
    SLICE_X28Y259        FDCE (Recov_fdce_C_CLR)     -0.212    12.733    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_up/up_vs_width_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.266ns (5.337%)  route 4.718ns (94.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.790     5.118    ps_subsys_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X30Y255        LUT1 (Prop_lut1_I0_O)        0.043     5.161 f  ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_axi_awready_i_2/O
                         net (fo=103, routed)         2.928     8.089    ps_subsys_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X43Y229        FDCE                                         f  ps_subsys_i/axi_hdmi_core/inst/i_up/up_vs_width_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.290    12.667    ps_subsys_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X43Y229        FDCE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/up_vs_width_reg[9]/C
                         clock pessimism              0.152    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X43Y229        FDCE (Recov_fdce_C_CLR)     -0.212    12.453    ps_subsys_i/axi_hdmi_core/inst/i_up/up_vs_width_reg[9]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 0.266ns (5.278%)  route 4.774ns (94.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.567     5.895    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X14Y233        LUT1 (Prop_lut1_I0_O)        0.043     5.938 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_i_2/O
                         net (fo=128, routed)         2.206     8.145    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0
    SLICE_X28Y263        FDCE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.458    12.835    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X28Y263        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_reg/C
                         clock pessimism              0.262    13.097    
                         clock uncertainty           -0.154    12.943    
    SLICE_X28Y263        FDCE (Recov_fdce_C_CLR)     -0.212    12.731    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_reg
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_bvalid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 0.266ns (5.278%)  route 4.774ns (94.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.567     5.895    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X14Y233        LUT1 (Prop_lut1_I0_O)        0.043     5.938 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_i_2/O
                         net (fo=128, routed)         2.206     8.145    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0
    SLICE_X28Y263        FDCE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_bvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.458    12.835    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X28Y263        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_bvalid_reg/C
                         clock pessimism              0.262    13.097    
                         clock uncertainty           -0.154    12.943    
    SLICE_X28Y263        FDCE (Recov_fdce_C_CLR)     -0.212    12.731    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wsel_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 0.266ns (5.278%)  route 4.774ns (94.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.567     5.895    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aresetn
    SLICE_X14Y233        LUT1 (Prop_lut1_I0_O)        0.043     5.938 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_awready_i_2/O
                         net (fo=128, routed)         2.206     8.145    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0
    SLICE_X28Y263        FDCE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wsel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.458    12.835    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X28Y263        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wsel_reg/C
                         clock pessimism              0.262    13.097    
                         clock uncertainty           -0.154    12.943    
    SLICE_X28Y263        FDCE (Recov_fdce_C_CLR)     -0.212    12.731    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_wsel_reg
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_core/inst/i_up/up_vs_width_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.266ns (5.597%)  route 4.487ns (94.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.790     5.118    ps_subsys_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X30Y255        LUT1 (Prop_lut1_I0_O)        0.043     5.161 f  ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_axi_awready_i_2/O
                         net (fo=103, routed)         2.697     7.858    ps_subsys_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X41Y226        FDCE                                         f  ps_subsys_i/axi_hdmi_core/inst/i_up/up_vs_width_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.286    12.663    ps_subsys_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X41Y226        FDCE                                         r  ps_subsys_i/axi_hdmi_core/inst/i_up/up_vs_width_reg[8]/C
                         clock pessimism              0.152    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X41Y226        FDCE (Recov_fdce_C_CLR)     -0.212    12.449    ps_subsys_i/axi_hdmi_core/inst/i_up/up_vs_width_reg[8]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.266ns (5.257%)  route 4.794ns (94.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.973     6.301    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/s_axi_aresetn
    SLICE_X11Y231        LUT1 (Prop_lut1_I0_O)        0.043     6.344 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_waddr[13]_i_2/O
                         net (fo=128, routed)         1.821     8.165    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y259        FDCE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.458    12.835    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X26Y259        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[10]/C
                         clock pessimism              0.262    13.097    
                         clock uncertainty           -0.154    12.943    
    SLICE_X26Y259        FDCE (Recov_fdce_C_CLR)     -0.154    12.789    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.266ns (5.257%)  route 4.794ns (94.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.619     3.105    ps_subsys_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y269        FDRE                                         r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y269        FDRE (Prop_fdre_C_Q)         0.223     3.328 r  ps_subsys_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.973     6.301    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/s_axi_aresetn
    SLICE_X11Y231        LUT1 (Prop_lut1_I0_O)        0.043     6.344 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_waddr[13]_i_2/O
                         net (fo=128, routed)         1.821     8.165    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y259        FDCE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    11.294    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.377 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.458    12.835    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X26Y259        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[11]/C
                         clock pessimism              0.262    13.097    
                         clock uncertainty           -0.154    12.943    
    SLICE_X26Y259        FDCE (Recov_fdce_C_CLR)     -0.154    12.789    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  4.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.146ns (33.144%)  route 0.295ns (66.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.769     1.558    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y250        FDRE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y250        FDRE (Prop_fdre_C_Q)         0.118     1.676 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.151     1.827    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y250        LUT3 (Prop_lut3_I1_O)        0.028     1.855 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.999    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y249        FDPE                                         f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.929     1.767    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y249        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.077     1.690    
    SLICE_X26Y249        FDPE (Remov_fdpe_C_PRE)     -0.052     1.638    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.171ns (24.992%)  route 0.513ns (75.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.705     1.494    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y249        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDPE (Prop_fdpe_C_Q)         0.107     1.601 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.356     1.957    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y250        LUT3 (Prop_lut3_I2_O)        0.064     2.021 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.157     2.178    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X26Y251        FDPE                                         f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.016     1.854    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y251        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.077     1.777    
    SLICE_X26Y251        FDPE (Remov_fdpe_C_PRE)     -0.052     1.725    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_resetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_p_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.371%)  route 0.357ns (73.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.700     1.489    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X17Y233        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y233        FDCE (Prop_fdce_C_Q)         0.100     1.589 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_resetn_reg/Q
                         net (fo=3, routed)           0.215     1.804    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/up_resetn
    SLICE_X8Y232         LUT1 (Prop_lut1_I0_O)        0.028     1.832 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_p_i_1/O
                         net (fo=2, routed)           0.143     1.974    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/up_preset_s
    SLICE_X8Y232         FDPE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_p_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.926     1.764    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/drp_clk
    SLICE_X8Y232         FDPE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_p_reg/C
                         clock pessimism             -0.242     1.522    
    SLICE_X8Y232         FDPE (Remov_fdpe_C_PRE)     -0.052     1.470    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_p_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_resetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.371%)  route 0.357ns (73.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.700     1.489    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X17Y233        FDCE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y233        FDCE (Prop_fdce_C_Q)         0.100     1.589 r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_resetn_reg/Q
                         net (fo=3, routed)           0.215     1.804    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/up_resetn
    SLICE_X8Y232         LUT1 (Prop_lut1_I0_O)        0.028     1.832 f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_p_i_1/O
                         net (fo=2, routed)           0.143     1.974    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/up_preset_s
    SLICE_X8Y232         FDPE                                         f  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.926     1.764    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/drp_clk
    SLICE_X8Y232         FDPE                                         r  ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_reg/C
                         clock pessimism             -0.242     1.522    
    SLICE_X8Y232         FDPE (Remov_fdpe_C_PRE)     -0.052     1.470    ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.171ns (23.160%)  route 0.567ns (76.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.705     1.494    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y249        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDPE (Prop_fdpe_C_Q)         0.107     1.601 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.356     1.957    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y250        LUT3 (Prop_lut3_I2_O)        0.064     2.021 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.232    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y252        FDCE                                         f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.016     1.854    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y252        FDCE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.077     1.777    
    SLICE_X26Y252        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.171ns (23.160%)  route 0.567ns (76.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.705     1.494    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y249        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDPE (Prop_fdpe_C_Q)         0.107     1.601 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.356     1.957    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y250        LUT3 (Prop_lut3_I2_O)        0.064     2.021 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.232    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y252        FDCE                                         f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.016     1.854    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y252        FDCE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.077     1.777    
    SLICE_X26Y252        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.171ns (23.160%)  route 0.567ns (76.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.705     1.494    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y249        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDPE (Prop_fdpe_C_Q)         0.107     1.601 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.356     1.957    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y250        LUT3 (Prop_lut3_I2_O)        0.064     2.021 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.232    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y252        FDCE                                         f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.016     1.854    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y252        FDCE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.077     1.777    
    SLICE_X26Y252        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.171ns (23.160%)  route 0.567ns (76.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.705     1.494    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y249        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDPE (Prop_fdpe_C_Q)         0.107     1.601 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.356     1.957    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y250        LUT3 (Prop_lut3_I2_O)        0.064     2.021 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.232    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y252        FDPE                                         f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.016     1.854    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y252        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.077     1.777    
    SLICE_X26Y252        FDPE (Remov_fdpe_C_PRE)     -0.052     1.725    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.171ns (23.160%)  route 0.567ns (76.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.705     1.494    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y249        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDPE (Prop_fdpe_C_Q)         0.107     1.601 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.356     1.957    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y250        LUT3 (Prop_lut3_I2_O)        0.064     2.021 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.232    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y252        FDPE                                         f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.016     1.854    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y252        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.077     1.777    
    SLICE_X26Y252        FDPE (Remov_fdpe_C_PRE)     -0.052     1.725    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.171ns (23.160%)  route 0.567ns (76.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.705     1.494    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y249        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDPE (Prop_fdpe_C_Q)         0.107     1.601 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.356     1.957    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y250        LUT3 (Prop_lut3_I2_O)        0.064     2.021 f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.232    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y252        FDPE                                         f  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps_subsys_i/proc_arm/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  ps_subsys_i/proc_arm/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.016     1.854    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y252        FDPE                                         r  ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.077     1.777    
    SLICE_X26Y252        FDPE (Remov_fdpe_C_PRE)     -0.052     1.725    ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.507    





