// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

/// @file vop3_modifier_simd_test.cpp
/// @brief Bit-exactness of the in-vector VOP3 source/destination modifier
/// helpers against the scalar reference the generated bodies use. VOP3 ops
/// carry per-source abs/neg and per-instruction omod/clamp; the SIMD fast path
/// must apply them identically to the scalar lambda nest
/// (execute_shared.h: abs(std::fabs) -> neg(-x) per source, then omod(*2/*4/*0.5)
/// -> architecture/MODE-aware clamp on the result). These tests pin every
/// modifier combination over normal/NaN/Inf/denormal/signed-zero inputs.

#include "rocjitsu/isa/arch/amdgpu/shared/simd_glue.h"

#include "util/simd.h"

#include <gtest/gtest.h>

#include <algorithm>
#include <array>
#include <bit>
#include <cmath>
#include <cstdint>

namespace {

using rocjitsu::amdgpu::apply_vop3_dst_mod_f32;
using rocjitsu::amdgpu::apply_vop3_dst_mod_f64;
using rocjitsu::amdgpu::apply_vop3_src_mod_f32;
using rocjitsu::amdgpu::apply_vop3_src_mod_f64;

#define SKIP_IF_NO_SIMD()                                                                          \
  if constexpr (!util::has_stdx_simd) {                                                            \
    GTEST_SKIP() << "<experimental/simd> unavailable; VOP3 modifier helpers skipped.";             \
    return;                                                                                        \
  }

// Curated bit patterns: ±normal, ±0, ±Inf, qNaN, sNaN, ±denormal, >1 and in [0,1].
constexpr std::array<uint32_t, 12> kPatterns = {
    0x3F000000u, // 0.5
    0x40490FDBu, // pi (~3.14, > 1)
    0xC0490FDBu, // -pi
    0x00000000u, // +0
    0x80000000u, // -0
    0x7F800000u, // +Inf
    0xFF800000u, // -Inf
    0x7FC00000u, // qNaN
    0x7F800001u, // sNaN
    0x00000001u, // +denormal
    0x80000001u, // -denormal
    0x3DCCCCCDu, // 0.1 (in [0,1])
};

constexpr std::array<uint64_t, 12> kF64SrcPatterns = {
    0x3FE0000000000000ull, // 0.5
    0x400921FB54442D18ull, // pi (> 1)
    0xC00921FB54442D18ull, // -pi
    0x0000000000000000ull, // +0
    0x8000000000000000ull, // -0
    0x7FF0000000000000ull, // +Inf
    0xFFF0000000000000ull, // -Inf
    0x7FF8000000000000ull, // qNaN
    0x7FF0000000000001ull, // sNaN
    0x0000000000000001ull, // +denormal
    0x8000000000000001ull, // -denormal
    0x3FB999999999999Aull, // 0.1 (in [0,1])
};

constexpr std::array<uint64_t, 12> kF64DstPatterns = {
    0x3FE0000000000000ull, // 0.5
    0x400921FB54442D18ull, // pi (> 1)
    0xC00921FB54442D18ull, // -pi
    0x0000000000000000ull, // +0
    0x8000000000000000ull, // -0
    0x7FF0000000000000ull, // +Inf
    0xFFF0000000000000ull, // -Inf
    0x7FF8000000000000ull, // qNaN
    0x7FF0000000000001ull, // sNaN
    0x0000000000000001ull, // +denormal
    0x8000000000000001ull, // -denormal
    0x3FB999999999999Aull, // 0.1 (in [0,1])
};

float ref_src(float x, bool abs, bool neg) {
  if (abs)
    x = std::fabs(x);
  if (neg)
    x = -x;
  return x;
}

double ref_src(double x, bool abs, bool neg) {
  if (abs)
    x = std::fabs(x);
  if (neg)
    x = -x;
  return x;
}

float ref_dst(float v, uint32_t omod, bool clamp, bool clamp_nan_to_zero) {
  // Output scaling preserves the operation's selected NaN payload, including
  // signaling NaNs passed through with IEEE mode disabled on older targets.
  if (std::isnan(v))
    return clamp && clamp_nan_to_zero ? 0.0f : v;
  if (omod == 1)
    v *= 2.0f;
  else if (omod == 2)
    v *= 4.0f;
  else if (omod == 3)
    v *= 0.5f;
  if (clamp) {
    if (std::isnan(v))
      v = clamp_nan_to_zero ? 0.0f : v;
    else if (v <= 0.0f)
      v = 0.0f;
    else if (v > 1.0f)
      v = 1.0f;
  }
  if (omod != 0) {
    uint32_t bits = std::bit_cast<uint32_t>(v);
    if ((bits & 0x7f800000u) == 0 && (bits & 0x007fffffu) != 0)
      bits &= 0x80000000u;
    if ((bits & 0x7fffffffu) == 0)
      bits = 0;
    v = std::bit_cast<float>(bits);
  }
  return v;
}

double ref_dst(double v, uint32_t omod, bool clamp, bool clamp_nan_to_zero) {
  if (omod == 1)
    v *= 2.0;
  else if (omod == 2)
    v *= 4.0;
  else if (omod == 3)
    v *= 0.5;
  if (clamp) {
    if (std::isnan(v))
      v = clamp_nan_to_zero ? 0.0 : v;
    else if (v <= 0.0)
      v = 0.0;
    else if (v > 1.0)
      v = 1.0;
  }
  if (omod != 0) {
    uint64_t bits = std::bit_cast<uint64_t>(v);
    if ((bits & 0x7ff0000000000000ULL) == 0 && (bits & 0x000fffffffffffffULL) != 0)
      bits &= 0x8000000000000000ULL;
    if ((bits & 0x7fffffffffffffffULL) == 0)
      bits = 0;
    v = std::bit_cast<double>(bits);
  }
  return v;
}

TEST(Vop3ModifierPolicy, NanClampFollowsArchitectureAndDx10Mode) {
  using rocjitsu::amdgpu::floating_clamp_nan_to_zero;

  EXPECT_FALSE(floating_clamp_nan_to_zero(ROCJITSU_CODE_ARCH_CDNA4, false));
  EXPECT_TRUE(floating_clamp_nan_to_zero(ROCJITSU_CODE_ARCH_CDNA4, true));
  EXPECT_TRUE(floating_clamp_nan_to_zero(ROCJITSU_CODE_ARCH_RDNA4, false));
  EXPECT_TRUE(floating_clamp_nan_to_zero(ROCJITSU_CODE_ARCH_CDNA5, false));
}

TEST(Vop3ModifierPolicy, ScalarClampHandlesQuietSignalingNanAndSignedZero) {
  using rocjitsu::amdgpu::clamp_floating_result;

  constexpr uint32_t kQuietNan = 0x7FC12345u;
  constexpr uint32_t kSignalingNan = 0x7F812345u;
  constexpr uint32_t kNegativeZero = 0x80000000u;
  for (uint32_t bits : {kQuietNan, kSignalingNan}) {
    const float value = std::bit_cast<float>(bits);
    EXPECT_EQ(std::bit_cast<uint32_t>(clamp_floating_result(value, false)), bits);
    EXPECT_EQ(std::bit_cast<uint32_t>(clamp_floating_result(value, true)), 0u);
  }
  EXPECT_EQ(
      std::bit_cast<uint32_t>(clamp_floating_result(std::bit_cast<float>(kNegativeZero), false)),
      0u);
}

TEST(Vop3ModifierSimd, SrcMod_AllAbsNegCombos_BitExact) {
  SKIP_IF_NO_SIMD();
  constexpr std::size_t W = util::native_width_v<float>;
  alignas(util::native<float>) float in[W];
  for (std::size_t i = 0; i < W; ++i)
    in[i] = std::bit_cast<float>(kPatterns[i % kPatterns.size()]);
  const util::native<float> v(in, util::stdx::element_aligned);

  for (uint32_t abs = 0; abs < 2; ++abs) {
    for (uint32_t neg = 0; neg < 2; ++neg) {
      // SrcIdx 0 reads abs/neg bit 0.
      auto out0 = apply_vop3_src_mod_f32<0>(v, abs ? 1u : 0u, neg ? 1u : 0u);
      alignas(util::native<float>) float o0[W];
      out0.copy_to(o0, util::stdx::element_aligned);
      // SrcIdx 1 reads abs/neg bit 1.
      auto out1 = apply_vop3_src_mod_f32<1>(v, abs ? 2u : 0u, neg ? 2u : 0u);
      alignas(util::native<float>) float o1[W];
      out1.copy_to(o1, util::stdx::element_aligned);
      for (std::size_t i = 0; i < W; ++i) {
        const float r = ref_src(in[i], abs != 0, neg != 0);
        EXPECT_EQ(std::bit_cast<uint32_t>(o0[i]), std::bit_cast<uint32_t>(r))
            << "src0 abs=" << abs << " neg=" << neg << " lane " << i;
        EXPECT_EQ(std::bit_cast<uint32_t>(o1[i]), std::bit_cast<uint32_t>(r))
            << "src1 abs=" << abs << " neg=" << neg << " lane " << i;
      }
    }
  }
}

TEST(Vop3ModifierSimd, SrcModF64_AllAbsNegCombos_BitExact) {
  SKIP_IF_NO_SIMD();
  constexpr std::size_t W = util::native_width64;
  alignas(util::native<double>) double in[W];
  for (std::size_t i = 0; i < W; ++i)
    in[i] = std::bit_cast<double>(kF64SrcPatterns[i % kF64SrcPatterns.size()]);
  const util::native<double> v(in, util::stdx::element_aligned);

  for (uint32_t abs = 0; abs < 2; ++abs) {
    for (uint32_t neg = 0; neg < 2; ++neg) {
      auto out0 = apply_vop3_src_mod_f64<0>(v, abs ? 1u : 0u, neg ? 1u : 0u);
      alignas(util::native<double>) double o0[W];
      out0.copy_to(o0, util::stdx::element_aligned);
      auto out1 = apply_vop3_src_mod_f64<1>(v, abs ? 2u : 0u, neg ? 2u : 0u);
      alignas(util::native<double>) double o1[W];
      out1.copy_to(o1, util::stdx::element_aligned);
      for (std::size_t i = 0; i < W; ++i) {
        const double r = ref_src(in[i], abs != 0, neg != 0);
        EXPECT_EQ(std::bit_cast<uint64_t>(o0[i]), std::bit_cast<uint64_t>(r))
            << "src0 abs=" << abs << " neg=" << neg << " lane " << i;
        EXPECT_EQ(std::bit_cast<uint64_t>(o1[i]), std::bit_cast<uint64_t>(r))
            << "src1 abs=" << abs << " neg=" << neg << " lane " << i;
      }
    }
  }
}

TEST(Vop3ModifierSimd, DstMod_AllOmodClampCombos_BitExact) {
  SKIP_IF_NO_SIMD();
  constexpr std::size_t W = util::native_width_v<float>;
  for (std::size_t base = 0; base < kPatterns.size(); base += W) {
    alignas(util::native<float>) float in[W];
    for (std::size_t i = 0; i < W; ++i)
      in[i] = std::bit_cast<float>(kPatterns[std::min(base + i, kPatterns.size() - 1)]);
    const util::native<float> v(in, util::stdx::element_aligned);

    for (uint32_t omod = 0; omod < 4; ++omod) {
      for (uint32_t clamp = 0; clamp < 2; ++clamp) {
        for (uint32_t clamp_nan = 0; clamp_nan < 2; ++clamp_nan) {
          auto out = apply_vop3_dst_mod_f32(v, omod, clamp, clamp_nan != 0);
          alignas(util::native<float>) float o[W];
          out.copy_to(o, util::stdx::element_aligned);
          const std::size_t count = std::min(W, kPatterns.size() - base);
          for (std::size_t i = 0; i < count; ++i) {
            const float r = ref_dst(in[i], omod, clamp != 0, clamp_nan != 0);
            EXPECT_EQ(std::bit_cast<uint32_t>(o[i]), std::bit_cast<uint32_t>(r))
                << "omod=" << omod << " clamp=" << clamp << " clamp_nan=" << clamp_nan
                << " pattern " << base + i;
          }
        }
      }
    }
  }
}

TEST(Vop3ModifierSimd, DstModF64_AllOmodClampCombos_BitExact) {
  SKIP_IF_NO_SIMD();
  constexpr std::size_t W = util::native_width64;
  for (std::size_t base = 0; base < kF64DstPatterns.size(); base += W) {
    alignas(util::native<double>) double in[W];
    for (std::size_t i = 0; i < W; ++i)
      in[i] =
          std::bit_cast<double>(kF64DstPatterns[std::min(base + i, kF64DstPatterns.size() - 1)]);
    const util::native<double> v(in, util::stdx::element_aligned);

    for (uint32_t omod = 0; omod < 4; ++omod) {
      for (uint32_t clamp = 0; clamp < 2; ++clamp) {
        for (uint32_t clamp_nan = 0; clamp_nan < 2; ++clamp_nan) {
          auto out = apply_vop3_dst_mod_f64(v, omod, clamp, clamp_nan != 0);
          alignas(util::native<double>) double o[W];
          out.copy_to(o, util::stdx::element_aligned);
          const std::size_t count = std::min(W, kF64DstPatterns.size() - base);
          for (std::size_t i = 0; i < count; ++i) {
            const double r = ref_dst(in[i], omod, clamp != 0, clamp_nan != 0);
            EXPECT_EQ(std::bit_cast<uint64_t>(o[i]), std::bit_cast<uint64_t>(r))
                << "omod=" << omod << " clamp=" << clamp << " clamp_nan=" << clamp_nan
                << " pattern " << base + i;
          }
        }
      }
    }
  }
}

} // namespace
