  At end of instruction 1
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     4    5    6    2    0    2    0    0    0    0    0   92   92 1101 
 memory write::    4->M(   5)
  At end of instruction 2
    ac    x   sp   pc   t1    q   t2   t3   t4   t5  mar  mdr   ir cvzn
     2    5    6    3    0    3    5    4    2    4    5    4 4104 1101 
