# NMOS 6510 - Labels and brief notes for the opcode matrix: definitions for block C (RMW Operations + Load/Store X) and block D (Unintended Operations), a page marker and a concluding note that variants of the same instruction within a block are mostly in the same row.

C: RMW Operations + Load/Store X

D: Unintended Operations

-1-

â€¢

Variants of the same instruction in a block are mostly in the same row.


---
Additional information can be found by searching:
- "opcode_matrix_row_00" which expands on opcode row 00..1F containing ASL/SLO/ANC entries
- "opcode_matrix_row_20" which expands on opcode row 20..3F containing ROL/RLA/ANC entries
- "opcode_matrix_row_40" which expands on opcode row 40..5F containing LSR/SRE/ALR entries
- "opcode_matrix_row_60" which expands on opcode row 60..7F containing ROR/RRA/ARR entries
- "opcode_matrix_row_80" which expands on opcode row 80..9F containing store/transfer and SAX/SHA variants
- "opcode_matrix_row_a0" which expands on opcode row A0..BF containing LDX/LAX/LAS variants
- "opcode_matrix_row_c0" which expands on opcode row C0..DF containing DEC/DCP/SBX variants
- "opcode_matrix_row_e0" which expands on opcode row E0..FF containing INC/ISC/SBC variants
