
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.89000000000000000000;
1.89000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:19  407038.2      1.07   20529.8   89417.5                          
    0:01:19  407038.2      1.07   20529.8   89417.5                          
    0:01:19  407639.9      1.07   20526.7   88998.0                          
    0:01:19  408233.7      1.07   20523.6   88578.5                          
    0:01:20  408827.4      1.07   20520.5   88159.0                          
    0:01:20  409421.1      1.07   20517.4   87739.5                          
    0:01:21  410014.8      1.07   20514.4   87320.0                          
    0:01:21  410608.5      1.07   20511.3   86900.6                          
    0:01:21  411202.2      1.07   20508.2   86481.1                          
    0:01:22  411795.9      1.07   20505.1   86061.6                          
    0:01:23  412534.9      1.07   15849.8   67842.8                          
    0:01:24  413283.4      1.07   10879.1   48909.7                          
    0:01:25  414032.5      1.07    5908.5   29863.7                          
    0:01:26  414760.0      1.07    1249.1   11465.4                          
    0:02:00  406836.4      0.49     184.3      48.7                          
    0:02:01  406836.4      0.49     184.3      48.7                          
    0:02:01  406836.4      0.49     184.3      48.7                          
    0:02:02  406836.6      0.49     184.3      48.7                          
    0:02:04  406836.6      0.49     184.3      48.7                          
    0:02:34  349336.2      0.51     137.2       0.0                          
    0:02:38  349247.1      0.50     137.0       0.0                          
    0:02:42  349258.8      0.50     135.9       0.0                          
    0:02:44  349260.7      0.49     134.9       0.0                          
    0:02:55  349263.3      0.49     134.2       0.0                          
    0:02:57  349266.0      0.48     132.3       0.0                          
    0:02:59  349270.5      0.48     131.7       0.0                          
    0:03:01  349275.0      0.47     130.8       0.0                          
    0:03:02  349277.4      0.47     130.5       0.0                          
    0:03:04  349278.2      0.47     129.5       0.0                          
    0:03:05  349284.3      0.47     128.2       0.0                          
    0:03:06  349284.1      0.47     128.2       0.0                          
    0:03:06  349284.1      0.47     128.2       0.0                          
    0:03:07  349284.1      0.47     128.2       0.0                          
    0:03:07  349284.1      0.47     128.2       0.0                          
    0:03:07  349284.1      0.47     128.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:07  349284.1      0.47     128.2       0.0                          
    0:03:07  349299.8      0.46     127.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349316.2      0.45     126.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349341.0      0.44     125.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349359.9      0.44     124.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349376.1      0.43     124.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349386.2      0.43     124.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349393.1      0.43     123.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349409.3      0.42     123.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349423.4      0.42     122.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349438.1      0.42     121.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349454.0      0.41     121.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349464.4      0.41     121.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349480.9      0.40     120.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349489.4      0.40     120.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349499.3      0.40     120.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349509.4      0.40     119.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349521.3      0.40     119.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349536.5      0.39     118.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349552.7      0.39     117.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349557.8      0.38     116.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349583.6      0.38     115.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349600.6      0.38     115.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349619.2      0.37     114.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349627.7      0.37     114.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349651.4      0.37     113.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349671.6      0.37     111.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349687.3      0.37     110.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349703.8      0.37     108.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349720.3      0.37     107.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349737.1      0.37     106.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349759.1      0.37     105.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349779.1      0.37     103.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349795.3      0.36     103.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349821.9      0.36     102.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349850.9      0.36     102.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349869.5      0.35     101.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349886.6      0.35     100.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349907.0      0.35     100.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349931.5      0.35      98.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349950.1      0.35      97.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349966.9      0.35      96.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  349986.3      0.35      94.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350007.6      0.34      93.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350015.6      0.34      93.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350022.2      0.34      93.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350029.1      0.34      92.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350042.2      0.34      92.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350057.9      0.34      91.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350070.4      0.34      91.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350089.2      0.34      90.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350094.3      0.34      90.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350101.7      0.33      90.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350118.5      0.33      89.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350137.9      0.33      88.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350147.2      0.33      88.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350166.9      0.33      87.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350177.6      0.33      87.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350185.8      0.33      86.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350203.6      0.32      86.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350217.2      0.32      85.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350231.8      0.32      84.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350232.9      0.32      84.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350240.3      0.32      84.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350247.8      0.32      84.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350255.5      0.31      83.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350264.8      0.31      83.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350277.0      0.31      83.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350287.1      0.31      82.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350312.4      0.31      81.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350323.9      0.31      81.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350334.8      0.30      80.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350347.0      0.30      80.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350367.7      0.30      79.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350376.5      0.30      79.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350386.1      0.30      79.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350401.0      0.30      78.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350404.2      0.30      78.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350427.3      0.30      77.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350441.7      0.30      77.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350456.1      0.30      76.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350477.3      0.29      76.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350492.5      0.29      75.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350504.2      0.29      74.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350518.3      0.29      73.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350531.6      0.29      73.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350548.1      0.29      73.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350557.7      0.29      72.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350580.8      0.29      71.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350590.1      0.29      70.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350598.6      0.29      70.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350605.3      0.28      69.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350619.4      0.28      69.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350629.0      0.28      68.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350639.3      0.28      68.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350672.1      0.28      67.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350683.0      0.28      67.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350697.6      0.28      66.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350712.7      0.28      65.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350717.8      0.28      65.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350735.9      0.28      64.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350740.1      0.27      64.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350747.1      0.27      64.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350757.2      0.27      64.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350766.5      0.27      63.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:17  350774.2      0.27      63.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350783.0      0.27      63.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350792.0      0.27      62.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350799.5      0.27      62.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350814.4      0.27      62.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350829.0      0.26      61.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350846.0      0.26      61.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350855.1      0.26      61.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350867.3      0.26      60.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350868.1      0.26      60.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350875.5      0.26      60.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350881.9      0.26      60.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350902.1      0.26      59.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350921.0      0.26      59.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350934.6      0.26      59.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350953.5      0.25      58.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350963.6      0.25      58.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350971.6      0.25      57.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350982.7      0.25      57.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350990.5      0.25      57.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:19  351004.6      0.25      57.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:19  351021.0      0.25      56.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  351028.0      0.25      56.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:19  351037.5      0.25      55.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:19  351047.9      0.25      55.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:19  351057.8      0.24      55.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  351067.3      0.24      55.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351080.9      0.24      54.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  351091.0      0.24      54.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351101.1      0.24      53.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351115.5      0.24      53.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:20  351125.3      0.24      53.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:20  351138.3      0.24      53.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351145.5      0.24      53.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351151.1      0.24      53.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  351165.5      0.24      52.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  351178.2      0.24      52.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:20  351181.7      0.23      52.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:20  351191.0      0.23      52.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351197.7      0.23      51.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351202.7      0.23      51.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:21  351214.2      0.23      51.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351213.6      0.23      51.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351220.0      0.23      51.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351222.7      0.23      51.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351225.1      0.23      51.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351231.7      0.23      50.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351233.0      0.23      50.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351240.2      0.23      50.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351251.4      0.23      50.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351259.1      0.23      49.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351266.3      0.23      49.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351277.2      0.23      49.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351283.6      0.23      49.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351301.4      0.23      48.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351309.9      0.23      48.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351319.0      0.22      47.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351331.5      0.22      47.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351337.1      0.22      47.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351340.8      0.22      47.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351351.4      0.22      46.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351366.3      0.22      46.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351372.2      0.22      45.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351382.3      0.22      45.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351388.9      0.22      45.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351392.6      0.22      45.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351400.4      0.22      44.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351407.8      0.22      44.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351424.8      0.22      43.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351430.7      0.22      43.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351449.6      0.21      42.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351458.6      0.21      42.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351471.4      0.21      42.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351490.5      0.21      42.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351499.3      0.21      41.6      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351502.2      0.21      41.5      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351504.6      0.21      41.2      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351513.7      0.21      41.1      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351520.6      0.21      40.9      24.2 path/path/path/genblk1.add_in_reg[30]/D
    0:03:24  351525.1      0.21      40.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351530.2      0.21      40.7      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351541.6      0.21      40.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351544.5      0.21      40.4      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351556.5      0.21      40.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351566.6      0.21      40.0      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351582.6      0.20      39.6      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351592.1      0.20      39.4      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351601.5      0.20      39.2      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351607.6      0.20      39.0      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351613.7      0.20      38.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351619.8      0.20      38.8      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351629.9      0.20      38.5      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351633.1      0.20      38.4      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351642.2      0.20      38.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351655.7      0.20      38.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351668.0      0.20      38.0      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351678.6      0.20      37.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351682.6      0.19      37.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351690.6      0.19      37.8      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351697.5      0.19      37.5      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351707.3      0.19      37.4      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351709.7      0.19      37.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351710.8      0.19      37.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351723.5      0.19      36.8      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351734.2      0.19      36.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351746.2      0.19      36.5      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351757.1      0.19      36.2      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351759.5      0.19      36.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351760.8      0.19      36.1      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351762.4      0.19      36.1      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351777.3      0.19      35.7      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351782.9      0.19      35.5      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351789.3      0.19      35.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351797.0      0.19      35.0      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351803.3      0.18      34.9      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351811.6      0.18      34.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351815.9      0.18      34.6      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351821.7      0.18      34.4      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351829.2      0.18      34.4      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351837.1      0.18      34.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351842.2      0.18      34.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351844.0      0.18      34.1      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351845.4      0.18      34.0      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351849.6      0.18      34.0      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351865.6      0.18      33.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351870.9      0.18      33.6      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351876.0      0.18      33.5      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351888.7      0.18      33.2      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351890.3      0.18      33.1      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351898.3      0.18      33.0      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351900.2      0.18      33.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351900.4      0.18      32.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351907.9      0.18      32.7      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351913.7      0.17      32.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351926.0      0.17      32.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351934.0      0.17      32.2      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351945.7      0.17      31.8      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351945.7      0.17      31.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351951.0      0.17      31.6      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351956.0      0.17      31.4      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351966.1      0.17      31.3      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351975.2      0.17      31.1      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351980.0      0.17      31.0      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351980.5      0.17      30.9      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351987.4      0.17      30.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351989.5      0.17      30.8      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351997.5      0.17      30.6      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  352007.6      0.17      30.4      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:30  352012.4      0.17      30.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352018.0      0.17      30.2      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  352020.7      0.17      30.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352021.7      0.17      30.2      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  352031.3      0.17      30.0      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352042.5      0.16      29.6      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352049.7      0.16      29.4      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:31  352058.4      0.16      29.2      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352060.6      0.16      29.1      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352068.8      0.16      28.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:31  352077.1      0.16      28.6      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352083.7      0.16      28.5      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352092.2      0.16      28.2      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352095.7      0.15      28.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352103.7      0.15      27.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352111.6      0.15      27.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352118.3      0.15      27.5      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:31  352126.8      0.15      27.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:31  352132.4      0.15      27.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352139.0      0.15      27.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352144.6      0.15      26.9      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352150.2      0.15      26.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352152.6      0.15      26.7      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352157.1      0.15      26.6      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352164.6      0.15      26.5      24.2 path/path/path/genblk1.add_in_reg[30]/D
    0:03:32  352169.9      0.15      26.5      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352176.5      0.15      26.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352185.3      0.15      26.1      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352189.8      0.15      26.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352197.0      0.14      25.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352201.6      0.14      25.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352211.7      0.14      25.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352218.6      0.14      25.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352222.0      0.14      25.2      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352236.7      0.14      24.9      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352242.5      0.14      24.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352252.9      0.14      24.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352259.3      0.14      24.4      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352263.8      0.14      24.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  352272.6      0.14      24.1      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352281.1      0.14      23.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352282.7      0.14      23.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352290.1      0.14      23.7      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352294.9      0.14      23.6      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352297.3      0.14      23.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352304.5      0.13      23.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352311.1      0.13      23.3      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352313.3      0.13      23.2      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352319.9      0.13      23.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352326.0      0.13      22.8      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352333.8      0.13      22.7      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352342.8      0.13      22.6      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352356.1      0.13      22.4      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352358.8      0.13      22.3      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352365.4      0.13      22.2      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352367.3      0.13      22.0      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352373.9      0.13      22.0      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352387.0      0.13      21.7      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352394.9      0.13      21.6      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352398.9      0.13      21.5      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352402.1      0.13      21.4      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352408.5      0.13      21.3      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352416.2      0.13      21.2      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352422.3      0.12      21.1      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352430.8      0.12      21.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352436.4      0.12      20.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352443.1      0.12      20.8      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352448.4      0.12      20.6      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352456.9      0.12      20.6      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352467.3      0.12      20.4      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352472.1      0.12      20.3      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352473.7      0.12      20.3      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352476.6      0.12      20.2      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352484.0      0.12      20.1      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352488.8      0.12      20.0      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352494.4      0.12      19.9      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352497.9      0.12      19.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352502.1      0.12      19.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352509.0      0.12      19.8      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352514.6      0.12      19.7      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352522.1      0.12      19.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352531.7      0.12      19.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352537.0      0.12      19.4      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352545.8      0.12      19.3      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352546.8      0.12      19.2      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352550.8      0.12      19.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352554.5      0.12      19.1      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352559.1      0.12      19.1      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352562.0      0.12      19.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352565.2      0.11      19.0      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352571.3      0.11      18.9      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352576.1      0.11      18.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352579.3      0.11      18.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352583.0      0.11      18.8      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352585.7      0.11      18.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352591.0      0.11      18.7      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352597.6      0.11      18.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352604.3      0.11      18.5      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352606.1      0.11      18.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352611.5      0.11      18.4      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352614.4      0.11      18.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352622.6      0.11      18.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352623.7      0.11      18.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352626.4      0.11      18.2      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352630.9      0.11      18.1      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352636.2      0.11      18.0      24.2 path/path/path/genblk1.add_in_reg[30]/D
    0:03:38  352640.5      0.11      17.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352644.7      0.11      17.9      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352649.0      0.11      17.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352654.5      0.11      17.8      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352657.7      0.11      17.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352659.9      0.11      17.7      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352664.1      0.11      17.7      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352671.3      0.11      17.6      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352678.8      0.11      17.6      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352686.5      0.11      17.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352692.1      0.11      17.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352695.0      0.11      17.4      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352699.5      0.11      17.4      24.2 path/path/path/genblk1.add_in_reg[30]/D
    0:03:39  352703.2      0.11      17.3      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352710.1      0.11      17.3      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352716.3      0.11      17.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352719.2      0.11      17.2      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352725.0      0.11      17.1      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352727.2      0.11      17.0      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352733.3      0.10      16.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352742.6      0.10      16.9      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352747.1      0.10      16.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352749.8      0.10      16.6      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352758.0      0.10      16.6      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352764.1      0.10      16.5      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352770.0      0.10      16.4      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352771.3      0.10      16.4      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352777.4      0.10      16.3      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352782.8      0.10      16.2      26.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352789.9      0.10      16.1      26.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352796.3      0.10      16.1      26.3 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352800.1      0.10      16.0      26.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352805.1      0.10      16.0      26.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352809.6      0.10      15.9      26.3 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352811.2      0.10      15.9      26.3 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352815.5      0.10      15.9      26.3 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352815.5      0.10      15.9      26.3 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352817.6      0.10      15.9      26.3 path/path/path/genblk1.add_in_reg[30]/D
    0:03:41  352821.1      0.10      15.9      26.3 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352821.9      0.10      15.8      26.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352825.9      0.10      15.8      24.2 path/path/path/genblk1.add_in_reg[30]/D
    0:03:41  352829.0      0.10      15.8      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352833.3      0.10      15.7      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352836.8      0.10      15.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352837.0      0.10      15.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352842.9      0.10      15.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352845.3      0.10      15.5      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352846.9      0.10      15.4      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352850.9      0.10      15.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352854.3      0.10      15.3      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352860.4      0.10      15.3      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352862.8      0.10      15.2      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352864.2      0.10      15.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352869.5      0.10      15.1      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352871.3      0.10      15.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352871.3      0.10      15.1      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352874.3      0.10      15.1      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352879.1      0.10      15.1      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352881.7      0.10      15.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352885.2      0.10      15.0      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352888.6      0.10      14.9      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352891.3      0.10      14.9      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352892.9      0.10      14.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352897.9      0.10      14.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352899.8      0.09      14.8      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352906.2      0.09      14.8      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352913.1      0.09      14.7      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352920.3      0.09      14.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352926.4      0.09      14.6      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352929.6      0.09      14.6      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352930.9      0.09      14.6      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352932.0      0.09      14.6      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352933.6      0.09      14.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352934.1      0.09      14.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352937.0      0.09      14.5      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352938.6      0.09      14.4      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352938.4      0.09      14.4      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352941.0      0.09      14.4      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352942.6      0.09      14.4      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352943.7      0.09      14.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352944.0      0.09      14.3      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352944.8      0.09      14.2      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352946.6      0.09      14.2      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352948.5      0.09      14.1      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352953.3      0.09      14.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352959.4      0.09      14.0      24.2                          
    0:03:49  352951.1      0.09      14.0      24.2                          
    0:03:49  352936.8      0.09      14.0      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:49  352936.8      0.09      14.0      24.2                          
    0:03:49  352935.2      0.09      13.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352942.9      0.09      13.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:50  352952.5      0.09      13.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352961.2      0.09      13.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352961.8      0.09      13.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352964.7      0.09      13.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352973.2      0.09      13.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352973.2      0.09      13.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352976.4      0.09      13.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352977.5      0.09      13.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352982.8      0.09      13.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352990.8      0.09      13.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352993.4      0.09      13.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353004.9      0.09      13.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  353015.2      0.09      13.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353022.2      0.09      13.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353024.0      0.09      13.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353028.5      0.09      13.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353035.5      0.09      13.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353045.0      0.09      13.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353051.4      0.09      12.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353053.8      0.09      12.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353057.5      0.09      12.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353061.5      0.09      12.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353065.3      0.09      12.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353074.3      0.09      12.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353086.0      0.09      12.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  353092.4      0.09      12.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353097.2      0.09      12.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353101.4      0.09      12.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  353101.7      0.09      12.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353108.3      0.09      12.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353111.5      0.09      12.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353115.3      0.09      12.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  353123.0      0.09      12.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353129.4      0.09      12.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353133.9      0.09      12.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353135.5      0.08      12.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353144.8      0.08      11.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:52  353146.6      0.08      11.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353153.0      0.08      11.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353159.7      0.08      11.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353163.7      0.08      11.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  353167.1      0.08      11.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353170.1      0.08      11.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353173.5      0.08      11.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353179.9      0.08      11.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353186.5      0.08      11.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353188.9      0.08      11.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353188.1      0.08      11.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353197.2      0.08      11.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353206.2      0.08      11.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353212.9      0.08      11.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353216.1      0.08      11.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  353220.9      0.08      11.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  353225.4      0.08      11.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353233.9      0.08      11.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353241.6      0.08      11.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353245.3      0.08      11.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353254.1      0.08      10.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353262.1      0.08      10.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353264.5      0.08      10.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353266.6      0.08      10.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:54  353274.3      0.08      10.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353278.6      0.08      10.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353279.9      0.08      10.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353285.2      0.08      10.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353286.6      0.08      10.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353288.2      0.08      10.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353290.0      0.08      10.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353294.0      0.08      10.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353302.5      0.08      10.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353305.7      0.08      10.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353305.7      0.08      10.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353312.6      0.08      10.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353319.5      0.08      10.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353331.8      0.08      10.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353338.4      0.08      10.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353345.6      0.08      10.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353352.3      0.08      10.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353357.1      0.08      10.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353361.0      0.07       9.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353371.4      0.07       9.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353379.4      0.07       9.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353383.4      0.07       9.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353392.2      0.07       9.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353394.6      0.07       9.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353399.6      0.07       9.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353409.5      0.07       9.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353412.6      0.07       9.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353414.2      0.07       9.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353417.4      0.07       9.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353423.0      0.07       9.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353425.7      0.07       9.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353431.3      0.07       9.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353432.6      0.07       9.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353437.1      0.07       9.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353442.4      0.07       9.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  353450.2      0.07       9.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  353457.3      0.07       9.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353462.4      0.07       9.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:57  353470.4      0.07       9.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353475.2      0.07       9.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353478.9      0.07       9.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353491.9      0.07       9.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  353490.6      0.07       9.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353491.1      0.07       9.1       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:57  353497.8      0.07       9.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  353501.5      0.07       9.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353509.7      0.07       8.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353521.7      0.07       8.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353530.5      0.07       8.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353543.0      0.07       8.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353546.4      0.07       8.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353550.2      0.07       8.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353561.3      0.07       8.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353565.9      0.07       8.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353568.0      0.07       8.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353572.2      0.07       8.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353580.5      0.07       8.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353585.0      0.07       8.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353592.5      0.07       8.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353595.4      0.07       8.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353598.3      0.07       8.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353600.2      0.07       8.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353602.8      0.07       8.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:59  353609.2      0.06       8.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353618.3      0.06       8.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353621.7      0.06       8.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353627.8      0.06       8.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353633.2      0.06       8.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353634.8      0.06       8.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353641.9      0.06       8.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353645.4      0.06       7.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:59  353649.4      0.06       7.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353651.8      0.06       7.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353652.3      0.06       7.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:00  353652.3      0.06       7.9       0.0                          
    0:04:01  353652.3      0.06       7.9       0.0                          
    0:04:09  352674.0      0.14       8.9       0.0                          
    0:04:12  352590.7      0.14       8.9       0.0                          
    0:04:16  352538.0      0.14       8.9       0.0                          
    0:04:17  352521.0      0.14       8.9       0.0                          
    0:04:17  352515.2      0.14       8.9       0.0                          
    0:04:17  352515.2      0.14       8.9       0.0                          
    0:04:18  352531.7      0.06       7.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352531.4      0.06       7.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  352533.8      0.06       7.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  352553.7      0.06       7.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:20  352553.7      0.06       7.6       0.0                          
    0:04:21  352417.0      0.08       7.9       0.0                          
    0:04:21  352398.4      0.08       7.8       0.0                          
    0:04:21  352398.4      0.08       7.8       0.0                          
    0:04:21  352398.4      0.08       7.8       0.0                          
    0:04:22  352398.4      0.08       7.8       0.0                          
    0:04:22  352398.4      0.08       7.8       0.0                          
    0:04:22  352398.4      0.08       7.8       0.0                          
    0:04:22  352402.9      0.07       7.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:22  352406.1      0.07       7.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:22  352410.1      0.06       7.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:22  352412.5      0.06       7.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:22  352416.7      0.06       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:22  352417.5      0.06       7.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:22  352422.6      0.06       7.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  352424.2      0.06       7.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:23  352429.0      0.06       7.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:23  352433.0      0.06       7.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:23  352438.0      0.06       7.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  352442.8      0.06       7.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:23  352447.1      0.06       7.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  352447.9      0.06       7.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:23  352447.9      0.06       7.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:23  352454.0      0.06       7.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  352458.5      0.06       7.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:23  352458.5      0.06       7.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  352458.5      0.06       7.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:24  352464.4      0.06       7.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:24  352469.7      0.06       7.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  352469.7      0.06       7.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  352470.2      0.06       7.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:24  352475.3      0.06       7.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:24  352475.3      0.06       7.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  352482.2      0.06       7.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  352487.0      0.06       7.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:24  352490.4      0.06       6.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  352499.7      0.06       6.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:24  352506.4      0.06       6.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  352511.2      0.06       6.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:24  352514.4      0.06       6.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  352519.7      0.06       6.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:25  352521.5      0.06       6.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:25  352523.1      0.06       6.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:25  352524.5      0.06       6.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  352528.7      0.06       6.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  352535.1      0.06       6.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  352538.0      0.06       6.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  352543.1      0.06       6.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:25  352546.0      0.05       6.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:25  352549.5      0.05       6.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:25  352551.3      0.05       6.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  352552.9      0.05       6.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  352559.6      0.05       6.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:25  352561.2      0.05       6.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:26  352564.4      0.05       6.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:26  352566.2      0.05       6.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  352570.5      0.05       6.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:26  352571.3      0.05       6.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:26  352575.5      0.05       6.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:26  352575.3      0.05       6.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:26  352585.7      0.05       6.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:26  352589.1      0.05       6.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  352594.4      0.05       6.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:26  352597.4      0.05       6.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  352602.1      0.05       6.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:26  352605.6      0.05       6.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:26  352608.5      0.05       6.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:26  352613.1      0.05       6.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  352618.6      0.05       6.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  352625.0      0.05       5.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  352629.3      0.05       5.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  352639.1      0.05       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:27  352643.6      0.05       5.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  352646.8      0.05       5.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:27  352651.1      0.05       5.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:27  352651.1      0.05       5.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  352653.2      0.05       5.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  352660.7      0.05       5.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  352664.7      0.05       5.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:27  352671.3      0.05       5.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  352670.8      0.05       5.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:27  352674.5      0.05       5.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:28  352675.3      0.05       5.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:28  352677.4      0.05       5.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:28  352685.7      0.05       5.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:28  352690.7      0.05       5.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:28  352696.0      0.05       5.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:28  352701.1      0.05       5.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:28  352703.2      0.05       5.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:28  352704.8      0.05       5.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:28  352704.8      0.05       5.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:28  352708.0      0.05       5.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:28  352712.8      0.05       5.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:28  352717.1      0.05       5.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:28  352731.2      0.05       5.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:29  352733.8      0.05       5.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:29  352733.3      0.05       5.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:29  352733.3      0.05       5.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  352734.1      0.05       5.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:29  352738.9      0.05       5.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  352747.9      0.05       5.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  352747.9      0.05       5.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:29  352750.8      0.05       5.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  352755.1      0.05       5.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  352755.9      0.05       5.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:29  352762.8      0.05       5.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:29  352764.7      0.05       5.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:29  352767.6      0.05       5.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:30  352770.0      0.05       5.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:30  352770.8      0.04       5.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:30  352775.3      0.04       5.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:30  352775.3      0.04       5.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:30  352781.7      0.04       5.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:30  352782.2      0.04       5.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:30  352785.7      0.04       4.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:30  352793.4      0.04       4.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:30  352793.9      0.04       4.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:30  352799.0      0.04       4.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:30  352800.3      0.04       4.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:30  352801.1      0.04       4.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:30  352803.5      0.04       4.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:31  352810.4      0.04       4.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352812.8      0.04       4.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352814.7      0.04       4.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352815.2      0.04       4.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:31  352826.1      0.04       4.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:31  352830.1      0.04       4.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352832.5      0.04       4.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352834.4      0.04       4.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352837.6      0.04       4.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352842.9      0.04       4.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352845.0      0.04       4.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:31  352846.6      0.04       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:32  352848.5      0.04       4.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:32  352848.7      0.04       4.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:32  352854.6      0.04       4.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  352862.6      0.04       4.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  352866.6      0.04       4.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  352867.3      0.04       4.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:32  352867.6      0.04       4.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:32  352867.6      0.04       4.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:32  352870.3      0.04       4.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:32  352880.4      0.04       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:32  352882.5      0.04       4.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:32  352887.8      0.04       4.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352888.6      0.04       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352891.0      0.04       4.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352891.3      0.04       4.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352894.5      0.04       4.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352898.7      0.04       4.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352907.2      0.04       4.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352916.0      0.04       4.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352917.9      0.04       4.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352920.5      0.04       4.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352920.8      0.04       4.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352920.8      0.04       4.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352921.9      0.04       4.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352926.9      0.04       4.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:34  352938.6      0.04       4.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352941.6      0.04       4.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:34  352943.4      0.04       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:34  352948.2      0.04       4.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352950.3      0.04       4.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352955.9      0.04       4.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:34  352963.4      0.04       4.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352972.2      0.04       3.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352973.5      0.04       3.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:34  352976.4      0.04       3.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352977.5      0.04       3.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:34  352978.8      0.04       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:34  352987.0      0.04       3.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352991.6      0.04       3.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  352994.8      0.04       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352996.9      0.04       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352996.9      0.04       3.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:35  353000.1      0.04       3.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353000.6      0.04       3.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:35  353003.3      0.04       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:35  353007.0      0.04       3.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353008.1      0.04       3.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:35  353008.6      0.04       3.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:04:35  353014.2      0.04       3.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353017.4      0.04       3.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:36  353018.4      0.04       3.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:36  353024.0      0.04       3.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353030.4      0.04       3.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:36  353030.9      0.04       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353032.0      0.04       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353034.4      0.03       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353035.7      0.03       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353035.7      0.03       3.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:36  353038.4      0.03       3.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353038.4      0.03       3.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:36  353038.9      0.03       3.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:37  353042.4      0.03       3.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353045.6      0.03       3.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353049.8      0.03       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353051.2      0.03       3.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:37  353052.8      0.03       3.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:04:37  353053.5      0.03       3.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:37  353053.3      0.03       3.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353053.0      0.03       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353055.7      0.03       3.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:37  353060.7      0.03       3.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:40  353052.2      0.03       3.2       0.0                          
    0:04:48  353025.6      0.03       3.2       0.0                          
    0:04:48  352975.1      0.03       3.2       0.0                          
    0:04:49  352863.4      0.03       3.2       0.0                          
    0:04:49  352752.4      0.03       3.2       0.0                          
    0:04:50  352641.5      0.03       3.2       0.0                          
    0:04:50  352530.6      0.03       3.2       0.0                          
    0:04:51  352419.7      0.03       3.2       0.0                          
    0:04:51  352308.7      0.03       3.2       0.0                          
    0:04:52  352197.8      0.03       3.2       0.0                          
    0:04:52  352086.9      0.03       3.2       0.0                          
    0:04:53  351975.2      0.03       3.2       0.0                          
    0:04:53  351865.1      0.03       3.2       0.0                          
    0:04:54  351753.3      0.03       3.2       0.0                          
    0:04:54  351643.2      0.03       3.2       0.0                          
    0:04:55  351531.5      0.03       3.2       0.0                          
    0:04:55  351421.4      0.03       3.2       0.0                          
    0:04:56  351309.7      0.03       3.2       0.0                          
    0:04:56  351253.0      0.03       3.2       0.0                          
    0:04:56  351207.2      0.03       3.2       0.0                          
    0:04:56  351177.5      0.03       3.2       0.0                          
    0:04:57  351124.5      0.03       3.2       0.0                          
    0:04:57  351092.6      0.03       3.2       0.0                          
    0:04:57  351039.4      0.03       3.2       0.0                          
    0:04:58  351010.4      0.03       3.2       0.0                          
    0:04:58  350962.0      0.03       3.2       0.0                          
    0:04:58  350933.8      0.03       3.2       0.0                          
    0:04:59  350895.0      0.03       3.2       0.0                          
    0:04:59  350855.9      0.03       3.2       0.0                          
    0:04:59  350824.2      0.03       3.2       0.0                          
    0:05:00  350781.1      0.03       3.2       0.0                          
    0:05:00  350729.0      0.03       3.2       0.0                          
    0:05:00  350698.9      0.03       3.2       0.0                          
    0:05:01  350645.2      0.03       3.2       0.0                          
    0:05:01  350601.3      0.03       3.2       0.0                          
    0:05:01  350566.7      0.03       3.2       0.0                          
    0:05:02  350511.7      0.03       3.2       0.0                          
    0:05:02  350475.7      0.03       3.2       0.0                          
    0:05:02  350380.8      0.03       3.2       0.0                          
    0:05:03  350286.6      0.03       3.2       0.0                          
    0:05:04  350208.4      0.03       3.2       0.0                          
    0:05:04  350117.4      0.03       3.2       0.0                          
    0:05:05  350023.3      0.03       3.2       0.0                          
    0:05:06  349945.1      0.03       3.2       0.0                          
    0:05:06  349854.1      0.03       3.2       0.0                          
    0:05:07  349759.9      0.03       3.2       0.0                          
    0:05:08  349681.7      0.03       3.2       0.0                          
    0:05:08  349569.2      0.03       3.2       0.0                          
    0:05:08  349560.4      0.03       3.2       0.0                          
    0:05:08  349519.7      0.03       3.2       0.0                          
    0:05:08  349396.0      0.03       3.2       0.0                          
    0:05:08  349375.6      0.03       3.2       0.0                          
    0:05:08  349328.8      0.03       3.2       0.0                          
    0:05:10  349306.9      0.03       3.2       0.0                          
    0:05:11  349306.1      0.03       3.2       0.0                          
    0:05:11  349305.3      0.03       3.2       0.0                          
    0:05:12  349303.5      0.03       3.2       0.0                          
    0:05:12  349299.8      0.03       3.2       0.0                          
    0:05:13  349298.7      0.03       3.2       0.0                          
    0:05:17  349297.1      0.03       3.2       0.0                          
    0:05:19  349295.5      0.03       3.2       0.0                          
    0:05:20  349292.3      0.03       3.2       0.0                          
    0:05:20  349291.8      0.03       3.2       0.0                          
    0:05:20  349288.6      0.03       3.2       0.0                          
    0:05:21  349285.4      0.03       3.2       0.0                          
    0:05:22  349213.3      0.04       3.4       0.0                          
    0:05:22  349212.0      0.04       3.4       0.0                          
    0:05:22  349212.0      0.04       3.4       0.0                          
    0:05:22  349212.0      0.04       3.4       0.0                          
    0:05:23  349212.0      0.04       3.4       0.0                          
    0:05:23  349212.0      0.04       3.4       0.0                          
    0:05:23  349212.0      0.04       3.4       0.0                          
    0:05:23  349221.8      0.04       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:24  349226.3      0.04       3.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:24  349241.0      0.04       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:24  349241.0      0.04       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:24  349245.0      0.03       3.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:24  349251.6      0.03       3.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:24  349254.3      0.03       3.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:24  349256.1      0.03       3.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:05:24  349257.5      0.03       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:24  349259.1      0.03       3.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:24  349260.7      0.03       3.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:25  349260.7      0.03       3.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:25  349260.7      0.03       3.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:25  349263.8      0.03       3.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:25  349264.9      0.03       3.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:25  349266.2      0.03       3.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:25  349274.5      0.03       3.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:25  349275.3      0.03       3.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:25  349277.4      0.03       3.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:25  349277.7      0.03       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:25  349277.9      0.03       3.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:25  349278.5      0.03       3.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:25  349284.1      0.03       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:25  349285.4      0.03       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:26  349288.3      0.03       3.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:26  349292.3      0.03       3.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:26  349295.8      0.03       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:26  349297.9      0.03       2.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:26  349301.9      0.03       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:26  349304.0      0.03       2.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:26  349307.5      0.03       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:05:26  349313.3      0.03       2.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:26  349321.3      0.03       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:26  349321.3      0.03       2.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:26  349329.5      0.03       2.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349332.5      0.03       2.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:27  349333.8      0.03       2.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349337.8      0.03       2.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:27  349343.1      0.03       2.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:27  349351.6      0.03       2.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:27  349351.1      0.03       2.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349354.6      0.03       2.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349358.5      0.03       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:05:27  349363.6      0.03       2.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:27  349363.6      0.03       2.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:28  349365.5      0.03       2.6       0.0                          
    0:05:28  349368.9      0.03       2.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349370.8      0.03       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349372.6      0.03       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:05:28  349376.6      0.03       2.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:28  349376.6      0.03       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349379.6      0.03       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349381.2      0.03       2.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349382.7      0.03       2.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349385.9      0.03       2.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349388.6      0.03       2.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349392.6      0.03       2.5       0.0 path/genblk1[25].path/path/add_out_reg[31]/D
    0:05:29  349395.3      0.03       2.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349401.1      0.03       2.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349402.7      0.03       2.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349406.2      0.03       2.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349409.1      0.03       2.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349411.7      0.03       2.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349423.2      0.03       2.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:05:29  349427.4      0.03       2.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:05:29  349428.0      0.03       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:29  349432.8      0.03       2.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:30  349438.6      0.02       2.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:30  349443.4      0.02       2.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349444.2      0.02       2.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349445.8      0.02       2.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:30  349446.6      0.02       2.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349446.6      0.02       2.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:30  349453.2      0.02       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349459.1      0.02       2.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349462.5      0.02       2.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349465.5      0.02       2.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:30  349469.7      0.02       2.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:05:30  349473.5      0.02       2.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:30  349482.2      0.02       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349485.7      0.02       2.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:05:30  349486.2      0.02       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:31  349487.0      0.02       2.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:31  349489.4      0.02       2.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:31  349495.3      0.02       2.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:31  349500.1      0.02       2.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:31  349504.6      0.02       2.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:31  349507.0      0.02       2.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:31  349510.2      0.02       2.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:31  349511.5      0.02       1.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:31  349513.9      0.02       1.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:31  349517.1      0.02       1.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:31  349517.3      0.02       1.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:05:31  349521.9      0.02       1.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:31  349526.4      0.02       1.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:05:31  349527.5      0.02       1.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349528.3      0.02       1.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349534.4      0.02       1.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349543.4      0.02       1.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:32  349548.5      0.02       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349553.0      0.02       1.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:32  349553.5      0.02       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349559.1      0.02       1.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:32  349561.2      0.02       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349563.9      0.02       1.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349567.9      0.02       1.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:32  349574.8      0.02       1.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:32  349577.2      0.02       1.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349580.4      0.02       1.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:05:32  349584.9      0.02       1.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:33  349586.8      0.02       1.6       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:33  349589.2      0.02       1.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:33  349592.6      0.02       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:05:33  349595.3      0.02       1.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:33  349596.3      0.02       1.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:05:33  349596.9      0.02       1.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349599.8      0.02       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:05:33  349601.7      0.02       1.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349603.3      0.02       1.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349606.5      0.02       1.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349609.1      0.02       1.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:33  349609.9      0.02       1.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349611.5      0.02       1.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349613.1      0.02       1.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:34  349614.2      0.02       1.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349614.7      0.02       1.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:34  349617.6      0.02       1.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349624.3      0.02       1.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:34  349626.4      0.02       1.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:34  349627.7      0.02       1.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349629.6      0.02       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349629.1      0.02       1.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349630.7      0.02       1.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:36  349631.5      0.02       1.4       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[24].path/path/reset': 1578 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:29:58 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             160831.580942
Buf/Inv area:                     8220.995967
Noncombinational area:          188799.877419
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                349631.458360
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:30:13 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 111.5515 mW   (89%)
  Net Switching Power  =  13.7722 mW   (11%)
                         ---------
Total Dynamic Power    = 125.3237 mW  (100%)

Cell Leakage Power     =   7.2325 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.0591e+05        1.3848e+03        3.2084e+06        1.1050e+05  (  83.36%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.6472e+03        1.2387e+04        4.0241e+06        2.2058e+04  (  16.64%)
--------------------------------------------------------------------------------------------------
Total          1.1155e+05 uW     1.3771e+04 uW     7.2325e+06 nW     1.3256e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:30:14 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[12].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[12].path/Mat_a_Mem/Mem/U653/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out[4] (memory_b16_SIZE32_LOGSIZE5_40)
                                                          0.00       0.23 f
  path/genblk1[12].path/Mat_a_Mem/data_out[4] (seqMemory_b16_SIZE32_40)
                                                          0.00       0.23 f
  path/genblk1[12].path/path/in0[4] (mac_b16_g1_20)       0.00       0.23 f
  path/genblk1[12].path/path/mult_21/a[4] (mac_b16_g1_20_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[12].path/path/mult_21/U905/Z (XOR2_X1)     0.07       0.31 f
  path/genblk1[12].path/path/mult_21/U794/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[12].path/path/mult_21/U711/Z (BUF_X2)      0.04       0.39 r
  path/genblk1[12].path/path/mult_21/U1343/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[12].path/path/mult_21/U840/ZN (NAND2_X1)
                                                          0.04       0.46 r
  path/genblk1[12].path/path/mult_21/U768/ZN (NAND3_X1)
                                                          0.04       0.50 f
  path/genblk1[12].path/path/mult_21/U845/ZN (NAND2_X1)
                                                          0.03       0.53 r
  path/genblk1[12].path/path/mult_21/U846/ZN (NAND3_X1)
                                                          0.03       0.56 f
  path/genblk1[12].path/path/mult_21/U309/S (FA_X1)       0.13       0.70 r
  path/genblk1[12].path/path/mult_21/U308/S (FA_X1)       0.11       0.81 f
  path/genblk1[12].path/path/mult_21/U811/ZN (AND2_X1)
                                                          0.05       0.86 f
  path/genblk1[12].path/path/mult_21/U918/ZN (AOI21_X1)
                                                          0.06       0.91 r
  path/genblk1[12].path/path/mult_21/U1196/ZN (OAI21_X1)
                                                          0.03       0.95 f
  path/genblk1[12].path/path/mult_21/U878/ZN (AOI21_X1)
                                                          0.06       1.00 r
  path/genblk1[12].path/path/mult_21/U1353/ZN (OAI21_X1)
                                                          0.03       1.04 f
  path/genblk1[12].path/path/mult_21/U907/ZN (AOI21_X1)
                                                          0.04       1.08 r
  path/genblk1[12].path/path/mult_21/U909/ZN (OAI21_X1)
                                                          0.03       1.11 f
  path/genblk1[12].path/path/mult_21/U1286/ZN (AOI21_X1)
                                                          0.04       1.15 r
  path/genblk1[12].path/path/mult_21/U1285/ZN (OAI21_X1)
                                                          0.03       1.18 f
  path/genblk1[12].path/path/mult_21/U1265/ZN (AOI21_X1)
                                                          0.04       1.23 r
  path/genblk1[12].path/path/mult_21/U1264/ZN (OAI21_X1)
                                                          0.03       1.26 f
  path/genblk1[12].path/path/mult_21/U1291/ZN (AOI21_X1)
                                                          0.04       1.30 r
  path/genblk1[12].path/path/mult_21/U1352/ZN (OAI21_X1)
                                                          0.03       1.33 f
  path/genblk1[12].path/path/mult_21/U1351/ZN (AOI21_X1)
                                                          0.04       1.38 r
  path/genblk1[12].path/path/mult_21/U1350/ZN (INV_X1)
                                                          0.03       1.41 f
  path/genblk1[12].path/path/mult_21/U784/CO (FA_X1)      0.10       1.50 f
  path/genblk1[12].path/path/mult_21/U746/ZN (NAND2_X1)
                                                          0.04       1.54 r
  path/genblk1[12].path/path/mult_21/U885/ZN (NAND3_X1)
                                                          0.03       1.57 f
  path/genblk1[12].path/path/mult_21/U1138/ZN (NAND2_X1)
                                                          0.03       1.61 r
  path/genblk1[12].path/path/mult_21/U1140/ZN (NAND3_X1)
                                                          0.04       1.64 f
  path/genblk1[12].path/path/mult_21/U787/ZN (NAND2_X1)
                                                          0.04       1.68 r
  path/genblk1[12].path/path/mult_21/U785/ZN (NAND3_X1)
                                                          0.04       1.71 f
  path/genblk1[12].path/path/mult_21/U892/ZN (NAND2_X1)
                                                          0.04       1.75 r
  path/genblk1[12].path/path/mult_21/U893/ZN (NAND3_X1)
                                                          0.04       1.79 f
  path/genblk1[12].path/path/mult_21/U895/ZN (NAND2_X1)
                                                          0.03       1.82 r
  path/genblk1[12].path/path/mult_21/U877/ZN (AND3_X1)
                                                          0.05       1.87 r
  path/genblk1[12].path/path/mult_21/product[31] (mac_b16_g1_20_DW_mult_tc_1)
                                                          0.00       1.87 r
  path/genblk1[12].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.89       1.89
  clock network delay (ideal)                             0.00       1.89
  path/genblk1[12].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       1.89 r
  library setup time                                     -0.03       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
