{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456932268043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456932268043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 15:24:27 2016 " "Processing started: Wed Mar 02 15:24:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456932268043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456932268043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopclock -c stopclock " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopclock -c stopclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456932268044 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456932268477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stopclock.v(11) " "Verilog HDL information at stopclock.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1456932268531 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stopclock.v(40) " "Verilog HDL information at stopclock.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1456932268531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopclock.v 4 4 " "Found 4 design units, including 4 entities, in source file stopclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 hundred_hertz_clock " "Found entity 1: hundred_hertz_clock" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456932268533 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456932268533 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec_to_seven_segment " "Found entity 3: dec_to_seven_segment" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456932268533 ""} { "Info" "ISGN_ENTITY_NAME" "4 stopclock " "Found entity 4: stopclock" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456932268533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456932268533 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stopClock.bdf " "Can't analyze file -- file stopClock.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1456932268540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopclockblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopclockblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopClockBlock " "Found entity 1: stopClockBlock" {  } { { "stopClockBlock.bdf" "" { Schematic "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopClockBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456932268542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456932268542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopclock " "Elaborating entity \"stopclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456932268570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hundred_hertz_clock hundred_hertz_clock:clockConv " "Elaborating entity \"hundred_hertz_clock\" for hierarchy \"hundred_hertz_clock:clockConv\"" {  } { { "stopclock.v" "clockConv" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456932268573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:timeCount " "Elaborating entity \"counter\" for hierarchy \"counter:timeCount\"" {  } { { "stopclock.v" "timeCount" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456932268575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_seven_segment dec_to_seven_segment:dss0 " "Elaborating entity \"dec_to_seven_segment\" for hierarchy \"dec_to_seven_segment:dss0\"" {  } { { "stopclock.v" "dss0" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456932268577 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out stopclock.v(87) " "Verilog HDL Always Construct warning at stopclock.v(87): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456932268578 "|stopclock|dec_to_seven_segment:dss0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] stopclock.v(89) " "Inferred latch for \"out\[0\]\" at stopclock.v(89)" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456932268578 "|stopclock|dec_to_seven_segment:dss0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] stopclock.v(89) " "Inferred latch for \"out\[1\]\" at stopclock.v(89)" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456932268578 "|stopclock|dec_to_seven_segment:dss0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] stopclock.v(89) " "Inferred latch for \"out\[2\]\" at stopclock.v(89)" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456932268578 "|stopclock|dec_to_seven_segment:dss0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] stopclock.v(89) " "Inferred latch for \"out\[3\]\" at stopclock.v(89)" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456932268578 "|stopclock|dec_to_seven_segment:dss0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] stopclock.v(89) " "Inferred latch for \"out\[4\]\" at stopclock.v(89)" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456932268578 "|stopclock|dec_to_seven_segment:dss0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] stopclock.v(89) " "Inferred latch for \"out\[5\]\" at stopclock.v(89)" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456932268578 "|stopclock|dec_to_seven_segment:dss0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] stopclock.v(89) " "Inferred latch for \"out\[6\]\" at stopclock.v(89)" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456932268578 "|stopclock|dec_to_seven_segment:dss0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decimal_point GND " "Pin \"decimal_point\" is stuck at GND" {  } { { "stopclock.v" "" { Text "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/stopclock.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456932269197 "|stopclock|decimal_point"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1456932269197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1456932269330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/output_files/stopclock.map.smsg " "Generated suppressed messages file C:/Users/Asus/OneDrive - Imperial College London/Documents/Verilog/stopclockVerilog/output_files/stopclock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1456932269529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456932269638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456932269638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456932269717 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456932269717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456932269717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456932269717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456932269738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 02 15:24:29 2016 " "Processing ended: Wed Mar 02 15:24:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456932269738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456932269738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456932269738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456932269738 ""}
