<map id="AHBMem" name="AHBMem">
<area shape="rect" id="node2" href="$classAHBSlave.html" title="{AHBSlave\&lt;\&gt;\n|+ ahb\l+ m_RequestPEQ\l+ m_ResponsePEQ\l# m_reads\l# m_writes\l|+ SC_HAS_PROCESS()\l+ AHBSlave()\l+ ~AHBSlave()\l+ exec_func()\l+ get_clock()\l+ b_transport()\l+ transport_dbg()\l+ nb_transport_fw()\l+ requestThread()\l+ responseThread()\l+ transport_statistics()\l+ print_transport_statistics()\l}" alt="" coords="11,1059,197,1356"/>
<area shape="rect" id="node3" href="$classAHBDevice.html" title="This class is a base class for grlib models. It implements the device plug and play informations..." alt="" coords="20,279,183,649"/>
<area shape="rect" id="node6" href="$classAHBSlave.html" title="{AHBSlave\&lt; BASE \&gt;\n|+ ahb\l+ m_RequestPEQ\l+ m_ResponsePEQ\l# m_reads\l# m_writes\l|+ SC_HAS_PROCESS()\l+ AHBSlave()\l+ ~AHBSlave()\l+ exec_func()\l+ get_clock()\l+ b_transport()\l+ transport_dbg()\l+ nb_transport_fw()\l+ requestThread()\l+ responseThread()\l+ transport_statistics()\l+ print_transport_statistics()\l}" alt="" coords="99,699,285,996"/>
<area shape="rect" id="node4" href="$classBASE.html" title="{BASE\n||}" alt="" coords="5,79,64,156"/>
<area shape="rect" id="node5" href="$classAHBDeviceBase.html" title="{AHBDeviceBase\n||+ ~AHBDeviceBase()\l+ get_ahb_device_id()\l+ get_ahb_vendor_id()\l+ get_ahb_device_info()\l+ get_ahb_base_addr_()\l+ get_ahb_base_addr()\l+ get_ahb_size_()\l+ get_ahb_size()\l+ get_ahb_bar_type()\l+ get_ahb_bar_base()\land 7 more...\l}" alt="" coords="88,5,251,229"/>
<area shape="rect" id="node7" href="$classCLKDevice.html" title="{CLKDevice\n|+ rst\l+ clk\l# clock_cycle\l|+ SR_HAS_SIGNALS()\l+ CLKDevice()\l+ ~CLKDevice()\l+ onrst()\l+ onclk()\l+ set_clk()\l+ set_clk()\l+ set_clk()\l+ dorst()\l+ clkcng()\l}" alt="" coords="221,1088,382,1327"/>
<area shape="rect" id="node8" href="$classBaseMemory.html" title="{BaseMemory\n|+ reads\l+ writes\l+ reads32\l+ writes32\l# m_storage\l|+ BaseMemory()\l+ ~BaseMemory()\l+ set_storage()\l+ read()\l+ read_dbg()\l+ write()\l+ write_dbg()\l+ write_block()\l+ write_block_dbg()\l+ read_block()\land 10 more...\l}" alt="" coords="407,1066,543,1349"/>
<area shape="rect" id="node9" href="$classscireg__ns_1_1scireg__region__if.html" title="{scireg_ns::scireg_region_if\n||+ scireg_region_if()\l+ ~scireg_region_if()\l+ scireg_get_region_type()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_attributes()\l+ scireg_get_string_attribute()\l+ scireg_get_bit_width()\l+ scireg_get_byte_width()\l+ scireg_get_low_pos()\land 9 more...\l}" alt="" coords="377,735,572,959"/>
</map>
