Classic Timing Analyzer report for sisau
Sun Apr 14 17:21:49 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'buton'
  8. Clock Setup: 'senzor_3'
  9. Clock Setup: 'senzor_4'
 10. Clock Setup: 'senzor_2'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                              ; To                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.049 ns                                       ; senzor_2                          ; Logica_miscare:inst6|directie_driverA[1] ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 22.034 ns                                      ; generator_semnalPWM:inst7|inst15  ; PWM_B                                    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.983 ns                                      ; senzor_4                          ; Logica_miscare:inst6|stanga              ; --         ; senzor_3 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 123.76 MHz ( period = 8.080 ns )               ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15        ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_3'      ; N/A                                      ; None          ; 324.04 MHz ( period = 3.086 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3   ; senzor_3 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 339.44 MHz ( period = 2.946 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverB[1] ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverB[1] ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'buton'         ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1]   ; Selectie_proba:inst1|led1                ; buton      ; buton    ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15         ; clk        ; clk      ; 2            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                   ;                                          ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; buton           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 123.76 MHz ( period = 8.080 ns )               ; generator_semnalPWM:inst7|inst15              ; generator_semnalPWM:inst7|inst15              ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 123.76 MHz ( period = 8.080 ns )               ; generator_semnalPWM:inst12|inst15             ; generator_semnalPWM:inst12|inst15             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12 ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11  ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12  ; numarator_1000:inst|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12 ; numarator_1000:inst|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.146 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst12                       ; divizor_10:inst2|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst10                       ; divizor_10:inst2|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.970 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10  ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10  ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.782 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst11                       ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.155 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11 ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst10                       ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11 ; numarator_1000:inst|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11  ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst12                       ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12  ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10  ; numarator_1000:inst|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst11                       ; divizor_10:inst2|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst10                       ; divizor_10:inst2|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'buton'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|led1       ; buton      ; buton    ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|circuit[1] ; buton      ; buton    ; None                        ; None                      ; 1.070 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|led1       ; buton      ; buton    ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|led2       ; buton      ; buton    ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|led3       ; buton      ; buton    ; None                        ; None                      ; 0.938 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|led3       ; buton      ; buton    ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|led2       ; buton      ; buton    ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|circuit[1] ; buton      ; buton    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|circuit[0] ; buton      ; buton    ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_3'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                         ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 324.04 MHz ( period = 3.086 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; 324.15 MHz ( period = 3.085 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; 327.76 MHz ( period = 3.051 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverB[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; 344.00 MHz ( period = 2.907 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; 344.12 MHz ( period = 2.906 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; 348.19 MHz ( period = 2.872 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; 351.86 MHz ( period = 2.842 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverB[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.172 ns                ;
+-------+----------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverB[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverA[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverA[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverB[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverB[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverA[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverA[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverB[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.172 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 339.44 MHz ( period = 2.946 ns )               ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverB[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; 339.56 MHz ( period = 2.945 ns )               ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverA[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; 343.52 MHz ( period = 2.911 ns )               ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverA[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|directie_driverB[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverB[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverA[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverA[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|directie_driverB[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.172 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                             ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------+
; tsu                                                                                                ;
+-------+--------------+------------+----------+------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                       ; To Clock ;
+-------+--------------+------------+----------+------------------------------------------+----------+
; N/A   ; None         ; 4.049 ns   ; senzor_2 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_4 ;
; N/A   ; None         ; 4.013 ns   ; senzor_2 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_4 ;
; N/A   ; None         ; 3.958 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_4 ;
; N/A   ; None         ; 3.893 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_4 ;
; N/A   ; None         ; 3.840 ns   ; senzor_2 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_2 ;
; N/A   ; None         ; 3.804 ns   ; senzor_2 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_2 ;
; N/A   ; None         ; 3.754 ns   ; senzor_2 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3 ;
; N/A   ; None         ; 3.749 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_2 ;
; N/A   ; None         ; 3.718 ns   ; senzor_2 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3 ;
; N/A   ; None         ; 3.684 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_2 ;
; N/A   ; None         ; 3.663 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3 ;
; N/A   ; None         ; 3.598 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_3 ;
; N/A   ; None         ; 3.591 ns   ; senzor_4 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_4 ;
; N/A   ; None         ; 3.584 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_4 ;
; N/A   ; None         ; 3.558 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_4 ;
; N/A   ; None         ; 3.526 ns   ; senzor_4 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_4 ;
; N/A   ; None         ; 3.407 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta             ; senzor_3 ;
; N/A   ; None         ; 3.382 ns   ; senzor_4 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_2 ;
; N/A   ; None         ; 3.375 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_2 ;
; N/A   ; None         ; 3.349 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_2 ;
; N/A   ; None         ; 3.317 ns   ; senzor_4 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_2 ;
; N/A   ; None         ; 3.296 ns   ; senzor_4 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3 ;
; N/A   ; None         ; 3.289 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3 ;
; N/A   ; None         ; 3.263 ns   ; senzor_3 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3 ;
; N/A   ; None         ; 3.231 ns   ; senzor_4 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_3 ;
; N/A   ; None         ; 3.226 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta             ; senzor_4 ;
; N/A   ; None         ; 3.006 ns   ; senzor_4 ; Logica_miscare:inst6|stanga              ; senzor_3 ;
; N/A   ; None         ; 2.825 ns   ; senzor_4 ; Logica_miscare:inst6|stanga              ; senzor_4 ;
; N/A   ; None         ; 2.589 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta             ; senzor_2 ;
; N/A   ; None         ; 2.188 ns   ; senzor_4 ; Logica_miscare:inst6|stanga              ; senzor_2 ;
+-------+--------------+------------+----------+------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+------------+------------+
; N/A   ; None         ; 22.034 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B      ; clk        ;
; N/A   ; None         ; 21.712 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A      ; clk        ;
; N/A   ; None         ; 21.379 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D      ; clk        ;
; N/A   ; None         ; 21.369 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C      ; clk        ;
; N/A   ; None         ; 17.287 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]      ; clk        ;
; N/A   ; None         ; 16.767 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]       ; clk        ;
; N/A   ; None         ; 16.649 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]      ; clk        ;
; N/A   ; None         ; 16.448 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]       ; clk        ;
; N/A   ; None         ; 14.272 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]       ; clk        ;
; N/A   ; None         ; 13.517 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]       ; clk        ;
; N/A   ; None         ; 13.331 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]       ; clk        ;
; N/A   ; None         ; 13.168 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]       ; clk        ;
; N/A   ; None         ; 11.769 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; B_IN4_D1   ; senzor_3   ;
; N/A   ; None         ; 11.683 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; B_IN4_D1   ; senzor_2   ;
; N/A   ; None         ; 11.523 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; B_IN3_D1   ; senzor_3   ;
; N/A   ; None         ; 11.523 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; A_IN1_D1   ; senzor_3   ;
; N/A   ; None         ; 11.474 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; B_IN4_D1   ; senzor_4   ;
; N/A   ; None         ; 11.437 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; B_IN3_D1   ; senzor_2   ;
; N/A   ; None         ; 11.437 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; A_IN1_D1   ; senzor_2   ;
; N/A   ; None         ; 11.228 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; B_IN3_D1   ; senzor_4   ;
; N/A   ; None         ; 11.228 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; A_IN1_D1   ; senzor_4   ;
; N/A   ; None         ; 11.100 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; A_IN2_D1   ; senzor_3   ;
; N/A   ; None         ; 11.034 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]       ; clk        ;
; N/A   ; None         ; 11.014 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; A_IN2_D1   ; senzor_2   ;
; N/A   ; None         ; 10.878 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]       ; clk        ;
; N/A   ; None         ; 10.872 ns  ; Selectie_proba:inst1|led1                     ; led1       ; buton      ;
; N/A   ; None         ; 10.855 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]       ; clk        ;
; N/A   ; None         ; 10.805 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; A_IN2_D1   ; senzor_4   ;
; N/A   ; None         ; 10.767 ns  ; Selectie_proba:inst1|led2                     ; led2       ; buton      ;
; N/A   ; None         ; 10.637 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]       ; clk        ;
; N/A   ; None         ; 10.467 ns  ; Selectie_proba:inst1|led3                     ; led3       ; buton      ;
; N/A   ; None         ; 10.057 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; D_IN4_D2   ; senzor_3   ;
; N/A   ; None         ; 9.971 ns   ; Logica_miscare:inst6|directie_driverB[1]      ; D_IN4_D2   ; senzor_2   ;
; N/A   ; None         ; 9.797 ns   ; Selectie_proba:inst1|circuit[1]               ; circuit[1] ; buton      ;
; N/A   ; None         ; 9.762 ns   ; Logica_miscare:inst6|directie_driverB[1]      ; D_IN4_D2   ; senzor_4   ;
; N/A   ; None         ; 9.727 ns   ; Logica_miscare:inst6|directie_driverB[0]      ; D_IN3_D2   ; senzor_3   ;
; N/A   ; None         ; 9.727 ns   ; Logica_miscare:inst6|directie_driverB[0]      ; C_IN1_D2   ; senzor_3   ;
; N/A   ; None         ; 9.707 ns   ; Logica_miscare:inst6|directie_driverB[1]      ; C_IN2_D2   ; senzor_3   ;
; N/A   ; None         ; 9.641 ns   ; Logica_miscare:inst6|directie_driverB[0]      ; D_IN3_D2   ; senzor_2   ;
; N/A   ; None         ; 9.641 ns   ; Logica_miscare:inst6|directie_driverB[0]      ; C_IN1_D2   ; senzor_2   ;
; N/A   ; None         ; 9.621 ns   ; Logica_miscare:inst6|directie_driverB[1]      ; C_IN2_D2   ; senzor_2   ;
; N/A   ; None         ; 9.432 ns   ; Logica_miscare:inst6|directie_driverB[0]      ; D_IN3_D2   ; senzor_4   ;
; N/A   ; None         ; 9.432 ns   ; Logica_miscare:inst6|directie_driverB[0]      ; C_IN1_D2   ; senzor_4   ;
; N/A   ; None         ; 9.412 ns   ; Logica_miscare:inst6|directie_driverB[1]      ; C_IN2_D2   ; senzor_4   ;
; N/A   ; None         ; 8.214 ns   ; Selectie_proba:inst1|circuit[0]               ; circuit[0] ; buton      ;
+-------+--------------+------------+-----------------------------------------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; th                                                                                                       ;
+---------------+-------------+-----------+----------+------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                       ; To Clock ;
+---------------+-------------+-----------+----------+------------------------------------------+----------+
; N/A           ; None        ; -0.983 ns ; senzor_4 ; Logica_miscare:inst6|stanga              ; senzor_3 ;
; N/A           ; None        ; -1.137 ns ; senzor_2 ; Logica_miscare:inst6|dreapta             ; senzor_3 ;
; N/A           ; None        ; -1.209 ns ; senzor_4 ; Logica_miscare:inst6|stanga              ; senzor_2 ;
; N/A           ; None        ; -1.363 ns ; senzor_2 ; Logica_miscare:inst6|dreapta             ; senzor_2 ;
; N/A           ; None        ; -1.846 ns ; senzor_4 ; Logica_miscare:inst6|stanga              ; senzor_4 ;
; N/A           ; None        ; -1.873 ns ; senzor_4 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3 ;
; N/A           ; None        ; -1.874 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3 ;
; N/A           ; None        ; -1.878 ns ; senzor_4 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_3 ;
; N/A           ; None        ; -1.887 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3 ;
; N/A           ; None        ; -1.959 ns ; senzor_4 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_2 ;
; N/A           ; None        ; -1.960 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_2 ;
; N/A           ; None        ; -1.964 ns ; senzor_4 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_2 ;
; N/A           ; None        ; -1.973 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_2 ;
; N/A           ; None        ; -2.000 ns ; senzor_2 ; Logica_miscare:inst6|dreapta             ; senzor_4 ;
; N/A           ; None        ; -2.168 ns ; senzor_4 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_4 ;
; N/A           ; None        ; -2.169 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_4 ;
; N/A           ; None        ; -2.173 ns ; senzor_4 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_4 ;
; N/A           ; None        ; -2.182 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_4 ;
; N/A           ; None        ; -2.240 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3 ;
; N/A           ; None        ; -2.245 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_3 ;
; N/A           ; None        ; -2.326 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_2 ;
; N/A           ; None        ; -2.331 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_2 ;
; N/A           ; None        ; -2.339 ns ; senzor_2 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3 ;
; N/A           ; None        ; -2.342 ns ; senzor_2 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3 ;
; N/A           ; None        ; -2.425 ns ; senzor_2 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_2 ;
; N/A           ; None        ; -2.428 ns ; senzor_2 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_2 ;
; N/A           ; None        ; -2.535 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverB[1] ; senzor_4 ;
; N/A           ; None        ; -2.540 ns ; senzor_3 ; Logica_miscare:inst6|directie_driverB[0] ; senzor_4 ;
; N/A           ; None        ; -2.634 ns ; senzor_2 ; Logica_miscare:inst6|directie_driverA[1] ; senzor_4 ;
; N/A           ; None        ; -2.637 ns ; senzor_2 ; Logica_miscare:inst6|directie_driverA[0] ; senzor_4 ;
+---------------+-------------+-----------+----------+------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 14 17:21:49 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverB[0]" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverB[1]" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverA[0]" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverA[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "buton" is an undefined clock
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected ripple clock "divizor_10:inst2|inst12" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~3" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst" as buffer
Info: Clock "clk" has Internal fmax of 123.76 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15" (period= 8.08 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -7.315 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.758 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.345 ns) + CELL(0.970 ns) = 3.415 ns; Loc. = LCFF_X10_Y6_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.542 ns) + CELL(0.650 ns) = 5.607 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 6.182 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 6.764 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.328 ns) + CELL(0.666 ns) = 7.758 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.798 ns ( 48.96 % )
            Info: Total interconnect delay = 3.960 ns ( 51.04 % )
        Info: - Longest clock path from clock "clk" to source register is 15.073 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.345 ns) + CELL(0.970 ns) = 3.415 ns; Loc. = LCFF_X10_Y6_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.466 ns) + CELL(0.970 ns) = 5.851 ns; Loc. = LCFF_X18_Y6_N29; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
            Info: 4: + IC(0.752 ns) + CELL(0.370 ns) = 6.973 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.537 ns) + CELL(0.970 ns) = 8.480 ns; Loc. = LCFF_X19_Y6_N15; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.680 ns) + CELL(0.623 ns) = 9.783 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.624 ns) + CELL(0.970 ns) = 11.377 ns; Loc. = LCFF_X17_Y6_N7; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst9'
            Info: 8: + IC(0.764 ns) + CELL(0.616 ns) = 12.757 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
            Info: 9: + IC(0.374 ns) + CELL(0.366 ns) = 13.497 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(0.376 ns) + CELL(0.206 ns) = 14.079 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.328 ns) + CELL(0.666 ns) = 15.073 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.827 ns ( 51.93 % )
            Info: Total interconnect delay = 7.246 ns ( 48.07 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "buton" Internal fmax is restricted to 360.1 MHz between source register "Selectie_proba:inst1|circuit[1]" and destination register "Selectie_proba:inst1|led1"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.127 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N7; Fanout = 5; REG Node = 'Selectie_proba:inst1|circuit[1]'
            Info: 2: + IC(0.482 ns) + CELL(0.537 ns) = 1.019 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 1; COMB Node = 'Selectie_proba:inst1|Decoder0~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.127 ns; Loc. = LCFF_X27_Y1_N9; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
            Info: Total cell delay = 0.645 ns ( 57.23 % )
            Info: Total interconnect delay = 0.482 ns ( 42.77 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "buton" to destination register is 2.930 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'buton'
                Info: 2: + IC(1.310 ns) + CELL(0.666 ns) = 2.930 ns; Loc. = LCFF_X27_Y1_N9; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
                Info: Total cell delay = 1.620 ns ( 55.29 % )
                Info: Total interconnect delay = 1.310 ns ( 44.71 % )
            Info: - Longest clock path from clock "buton" to source register is 2.930 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'buton'
                Info: 2: + IC(1.310 ns) + CELL(0.666 ns) = 2.930 ns; Loc. = LCFF_X27_Y1_N7; Fanout = 5; REG Node = 'Selectie_proba:inst1|circuit[1]'
                Info: Total cell delay = 1.620 ns ( 55.29 % )
                Info: Total interconnect delay = 1.310 ns ( 44.71 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_3" has Internal fmax of 324.04 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|directie_driverB[1]" (period= 3.086 ns)
    Info: + Longest register to register delay is 1.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: 2: + IC(0.403 ns) + CELL(0.370 ns) = 0.773 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.349 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
        Info: Total cell delay = 0.576 ns ( 42.70 % )
        Info: Total interconnect delay = 0.773 ns ( 57.30 % )
    Info: - Smallest clock skew is -0.314 ns
        Info: + Shortest clock path from clock "senzor_3" to destination register is 5.554 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'senzor_3'
            Info: 2: + IC(1.020 ns) + CELL(0.651 ns) = 2.616 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.789 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~0clkctrl'
            Info: 4: + IC(1.395 ns) + CELL(0.370 ns) = 5.554 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
            Info: Total cell delay = 1.966 ns ( 35.40 % )
            Info: Total interconnect delay = 3.588 ns ( 64.60 % )
        Info: - Longest clock path from clock "senzor_3" to source register is 5.868 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'senzor_3'
            Info: 2: + IC(0.988 ns) + CELL(0.202 ns) = 2.135 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.396 ns) + CELL(0.651 ns) = 3.182 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|stanga~1'
            Info: 4: + IC(1.124 ns) + CELL(0.000 ns) = 4.306 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~1clkctrl'
            Info: 5: + IC(1.356 ns) + CELL(0.206 ns) = 5.868 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: Total cell delay = 2.004 ns ( 34.15 % )
            Info: Total interconnect delay = 3.864 ns ( 65.85 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.423 ns
Info: Clock "senzor_4" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|directie_driverB[1]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.349 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.403 ns) + CELL(0.370 ns) = 0.773 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
            Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.349 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
            Info: Total cell delay = 0.576 ns ( 42.70 % )
            Info: Total interconnect delay = 0.773 ns ( 57.30 % )
        Info: - Smallest clock skew is 0.254 ns
            Info: + Shortest clock path from clock "senzor_4" to destination register is 5.259 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
                Info: 2: + IC(1.006 ns) + CELL(0.370 ns) = 2.321 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~0'
                Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.494 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~0clkctrl'
                Info: 4: + IC(1.395 ns) + CELL(0.370 ns) = 5.259 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
                Info: Total cell delay = 1.685 ns ( 32.04 % )
                Info: Total interconnect delay = 3.574 ns ( 67.96 % )
            Info: - Longest clock path from clock "senzor_4" to source register is 5.005 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
                Info: 2: + IC(1.004 ns) + CELL(0.370 ns) = 2.319 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|stanga~1'
                Info: 3: + IC(1.124 ns) + CELL(0.000 ns) = 3.443 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~1clkctrl'
                Info: 4: + IC(1.356 ns) + CELL(0.206 ns) = 5.005 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.521 ns ( 30.39 % )
                Info: Total interconnect delay = 3.484 ns ( 69.61 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.423 ns
Info: Clock "senzor_2" has Internal fmax of 339.44 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|directie_driverB[1]" (period= 2.946 ns)
    Info: + Longest register to register delay is 1.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: 2: + IC(0.403 ns) + CELL(0.370 ns) = 0.773 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.349 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
        Info: Total cell delay = 0.576 ns ( 42.70 % )
        Info: Total interconnect delay = 0.773 ns ( 57.30 % )
    Info: - Smallest clock skew is -0.174 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 5.468 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'senzor_2'
            Info: 2: + IC(1.379 ns) + CELL(0.206 ns) = 2.530 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~0'
            Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.703 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~0clkctrl'
            Info: 4: + IC(1.395 ns) + CELL(0.370 ns) = 5.468 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
            Info: Total cell delay = 1.521 ns ( 27.82 % )
            Info: Total interconnect delay = 3.947 ns ( 72.18 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 5.642 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'senzor_2'
            Info: 2: + IC(1.387 ns) + CELL(0.624 ns) = 2.956 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|stanga~1'
            Info: 3: + IC(1.124 ns) + CELL(0.000 ns) = 4.080 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~1clkctrl'
            Info: 4: + IC(1.356 ns) + CELL(0.206 ns) = 5.642 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: Total cell delay = 1.775 ns ( 31.46 % )
            Info: Total interconnect delay = 3.867 ns ( 68.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.423 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 6.816 ns)
    Info: + Largest clock skew is 7.315 ns
        Info: + Longest clock path from clock "clk" to destination register is 15.073 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.345 ns) + CELL(0.970 ns) = 3.415 ns; Loc. = LCFF_X10_Y6_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.466 ns) + CELL(0.970 ns) = 5.851 ns; Loc. = LCFF_X18_Y6_N29; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
            Info: 4: + IC(0.752 ns) + CELL(0.370 ns) = 6.973 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.537 ns) + CELL(0.970 ns) = 8.480 ns; Loc. = LCFF_X19_Y6_N15; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.680 ns) + CELL(0.623 ns) = 9.783 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.624 ns) + CELL(0.970 ns) = 11.377 ns; Loc. = LCFF_X17_Y6_N7; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst9'
            Info: 8: + IC(0.764 ns) + CELL(0.616 ns) = 12.757 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
            Info: 9: + IC(0.374 ns) + CELL(0.366 ns) = 13.497 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(0.376 ns) + CELL(0.206 ns) = 14.079 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.328 ns) + CELL(0.666 ns) = 15.073 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.827 ns ( 51.93 % )
            Info: Total interconnect delay = 7.246 ns ( 48.07 % )
        Info: - Shortest clock path from clock "clk" to source register is 7.758 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.345 ns) + CELL(0.970 ns) = 3.415 ns; Loc. = LCFF_X10_Y6_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.542 ns) + CELL(0.650 ns) = 5.607 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 6.182 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 6.764 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.328 ns) + CELL(0.666 ns) = 7.758 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.798 ns ( 48.96 % )
            Info: Total interconnect delay = 3.960 ns ( 51.04 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|directie_driverA[1]" (data pin = "senzor_2", clock pin = "senzor_4") is 4.049 ns
    Info: + Longest pin to register delay is 7.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'senzor_2'
        Info: 2: + IC(5.716 ns) + CELL(0.651 ns) = 7.312 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2'
        Info: 3: + IC(0.358 ns) + CELL(0.206 ns) = 7.876 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverA[1]'
        Info: Total cell delay = 1.802 ns ( 22.88 % )
        Info: Total interconnect delay = 6.074 ns ( 77.12 % )
    Info: + Micro setup delay of destination is 1.415 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 5.242 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
        Info: 2: + IC(1.006 ns) + CELL(0.370 ns) = 2.321 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~0'
        Info: 3: + IC(1.173 ns) + CELL(0.000 ns) = 3.494 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~0clkctrl'
        Info: 4: + IC(1.382 ns) + CELL(0.366 ns) = 5.242 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverA[1]'
        Info: Total cell delay = 1.681 ns ( 32.07 % )
        Info: Total interconnect delay = 3.561 ns ( 67.93 % )
Info: tco from clock "clk" to destination pin "PWM_B" through register "generator_semnalPWM:inst7|inst15" is 22.034 ns
    Info: + Longest clock path from clock "clk" to source register is 15.073 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.345 ns) + CELL(0.970 ns) = 3.415 ns; Loc. = LCFF_X10_Y6_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
        Info: 3: + IC(1.466 ns) + CELL(0.970 ns) = 5.851 ns; Loc. = LCFF_X18_Y6_N29; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
        Info: 4: + IC(0.752 ns) + CELL(0.370 ns) = 6.973 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
        Info: 5: + IC(0.537 ns) + CELL(0.970 ns) = 8.480 ns; Loc. = LCFF_X19_Y6_N15; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
        Info: 6: + IC(0.680 ns) + CELL(0.623 ns) = 9.783 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
        Info: 7: + IC(0.624 ns) + CELL(0.970 ns) = 11.377 ns; Loc. = LCFF_X17_Y6_N7; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst9'
        Info: 8: + IC(0.764 ns) + CELL(0.616 ns) = 12.757 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
        Info: 9: + IC(0.374 ns) + CELL(0.366 ns) = 13.497 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
        Info: 10: + IC(0.376 ns) + CELL(0.206 ns) = 14.079 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
        Info: 11: + IC(0.328 ns) + CELL(0.666 ns) = 15.073 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 7.827 ns ( 51.93 % )
        Info: Total interconnect delay = 7.246 ns ( 48.07 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(3.421 ns) + CELL(3.236 ns) = 6.657 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'PWM_B'
        Info: Total cell delay = 3.236 ns ( 48.61 % )
        Info: Total interconnect delay = 3.421 ns ( 51.39 % )
Info: th for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_3") is -0.983 ns
    Info: + Longest clock path from clock "senzor_3" to destination register is 5.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'senzor_3'
        Info: 2: + IC(0.988 ns) + CELL(0.202 ns) = 2.135 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.396 ns) + CELL(0.651 ns) = 3.182 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|stanga~1'
        Info: 4: + IC(1.124 ns) + CELL(0.000 ns) = 4.306 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~1clkctrl'
        Info: 5: + IC(1.356 ns) + CELL(0.206 ns) = 5.868 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 2.004 ns ( 34.15 % )
        Info: Total interconnect delay = 3.864 ns ( 65.85 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
        Info: 2: + IC(5.282 ns) + CELL(0.624 ns) = 6.851 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.569 ns ( 22.90 % )
        Info: Total interconnect delay = 5.282 ns ( 77.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Sun Apr 14 17:21:49 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


