

================================================================
== Vivado HLS Report for 'fft_config1_s'
================================================================
* Date:           Sat Dec 10 16:18:25 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  874|  874|  874|  874|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|     24|   12481|   9801|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|     24|   12481|   9801|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|     10|      11|     18|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_ce                     |  in |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   fft<config1>   | return value |
|xn_address0               | out |    8|  ap_memory |        xn        |     array    |
|xn_ce0                    | out |    1|  ap_memory |        xn        |     array    |
|xn_we0                    | out |    1|  ap_memory |        xn        |     array    |
|xn_d0                     | out |   64|  ap_memory |        xn        |     array    |
|xn_q0                     |  in |   64|  ap_memory |        xn        |     array    |
|xn_address1               | out |    8|  ap_memory |        xn        |     array    |
|xn_ce1                    | out |    1|  ap_memory |        xn        |     array    |
|xn_we1                    | out |    1|  ap_memory |        xn        |     array    |
|xn_d1                     | out |   64|  ap_memory |        xn        |     array    |
|xn_q1                     |  in |   64|  ap_memory |        xn        |     array    |
|xk_address0               | out |    8|  ap_memory |        xk        |     array    |
|xk_ce0                    | out |    1|  ap_memory |        xk        |     array    |
|xk_we0                    | out |    1|  ap_memory |        xk        |     array    |
|xk_d0                     | out |   64|  ap_memory |        xk        |     array    |
|xk_q0                     |  in |   64|  ap_memory |        xk        |     array    |
|xk_address1               | out |    8|  ap_memory |        xk        |     array    |
|xk_ce1                    | out |    1|  ap_memory |        xk        |     array    |
|xk_we1                    | out |    1|  ap_memory |        xk        |     array    |
|xk_d1                     | out |   64|  ap_memory |        xk        |     array    |
|xk_q1                     |  in |   64|  ap_memory |        xk        |     array    |
|status_data_V_din         | out |    8|   ap_fifo  |   status_data_V  |    pointer   |
|status_data_V_full_n      |  in |    1|   ap_fifo  |   status_data_V  |    pointer   |
|status_data_V_write       | out |    1|   ap_fifo  |   status_data_V  |    pointer   |
|config_ch_data_V_dout     |  in |   16|   ap_fifo  | config_ch_data_V |    pointer   |
|config_ch_data_V_empty_n  |  in |    1|   ap_fifo  | config_ch_data_V |    pointer   |
|config_ch_data_V_read     | out |    1|   ap_fifo  | config_ch_data_V |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

