
Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: setup.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2942.62)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 58
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 60,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2953.37 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2953.37 CPU=0:00:00.1 REAL=0:00:01.0)
Save waveform /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/.AAE_yxnQNU/.AAE_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2953.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2953.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2941.77)
Glitch Analysis: View setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup -- Total Number of Nets Analyzed = 58. 
Total number of fetched objects 58
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 60,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2943.77 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2943.77 CPU=0:00:00.0 REAL=0:00:00.0)
Load RC corner of view setup

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 10%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 20%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 30%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 40%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 50%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 60%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 70%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 80%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 90%

Finished Levelizing
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)

Starting Activity Propagation
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 10%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 20%

Finished Activity Propagation
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
 ... Calculating switching power
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 10%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 20%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 30%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 40%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 50%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 60%
 ... Calculating internal and leakage power
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 70%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 80%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 90%

Finished Calculating power
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2943.12MB/unknown/unknown)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2944.15MB/unknown/unknown)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.13-s082_1 (64bit) 11/13/2024 13:42 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: adder
*
*	Liberty Libraries used:
*	        setup: /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*       Power View : setup
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00609086 	   91.8727%
Total Switching Power:       0.00053515 	    8.0721%
Total Leakage Power:         0.00000366 	    0.0552%
Total Power:                 0.00662968
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005571   0.0003294   2.897e-06    0.005903       89.04
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.00052   0.0002057   7.616e-07   0.0007265       10.96
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.006091   0.0005352   3.659e-06     0.00663         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.006091   0.0005352   3.659e-06     0.00663         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                sum_reg[7] (DFFHQX1):        0.0002703
*              Highest Leakage Power:                  cout_reg (DFFHQX1):        1.203e-07
*                Total Cap:      5.51823e-14 F
*                Total instances in design:    34
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2944.15MB/unknown/unknown)

