23:05:05 INFO  : Registering command handlers for Vitis TCF services
23:05:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
23:05:05 INFO  : Platform repository initialization has completed.
23:05:07 INFO  : XSCT server has started successfully.
23:05:07 INFO  : plnx-install-location is set to ''
23:05:07 INFO  : Successfully done setting XSCT server connection channel  
23:05:07 INFO  : Successfully done query RDI_DATADIR 
23:05:07 INFO  : Successfully done setting workspace for the tool. 
23:06:17 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:06:17 INFO  : Result from executing command 'getPlatforms': 
23:09:13 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:09:13 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
23:12:10 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:13:30 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:15:04 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:15:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:15:19 INFO  : 'jtag frequency' command is executed.
23:15:20 INFO  : Context for 'APU' is selected.
23:15:20 INFO  : System reset is completed.
23:15:23 INFO  : 'after 3000' command is executed.
23:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:15:25 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:15:25 INFO  : Context for 'APU' is selected.
23:15:25 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:25 INFO  : Context for 'APU' is selected.
23:15:25 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:15:28 INFO  : 'ps7_init' command is executed.
23:15:28 INFO  : 'ps7_post_config' command is executed.
23:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:29 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:14 INFO  : Disconnected from the channel tcfchan#2.
23:31:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:32:32 INFO  : 'jtag frequency' command is executed.
23:32:32 INFO  : Context for 'APU' is selected.
23:32:32 INFO  : System reset is completed.
23:32:35 INFO  : 'after 3000' command is executed.
23:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:32:37 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:32:37 INFO  : Context for 'APU' is selected.
23:32:38 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:32:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:38 INFO  : Context for 'APU' is selected.
23:32:38 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:32:41 INFO  : 'ps7_init' command is executed.
23:32:42 INFO  : 'ps7_post_config' command is executed.
23:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:43 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:58 INFO  : Disconnected from the channel tcfchan#3.
00:02:35 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:03:05 INFO  : 'jtag frequency' command is executed.
00:03:05 INFO  : Context for 'APU' is selected.
00:03:05 INFO  : System reset is completed.
00:03:08 INFO  : 'after 3000' command is executed.
00:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:03:10 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:03:11 INFO  : Context for 'APU' is selected.
00:03:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:11 INFO  : Context for 'APU' is selected.
00:03:11 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:03:13 INFO  : 'ps7_init' command is executed.
00:03:13 INFO  : 'ps7_post_config' command is executed.
00:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:14 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:21 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:24:37 INFO  : Disconnected from the channel tcfchan#4.
00:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:00 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:26:00 INFO  : 'jtag frequency' command is executed.
00:26:00 INFO  : Context for 'APU' is selected.
00:26:00 INFO  : System reset is completed.
00:26:03 INFO  : 'after 3000' command is executed.
00:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:26:06 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:26:06 INFO  : Context for 'APU' is selected.
00:26:06 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:06 INFO  : Context for 'APU' is selected.
00:26:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:26:08 INFO  : 'ps7_init' command is executed.
00:26:08 INFO  : 'ps7_post_config' command is executed.
00:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:13 INFO  : Disconnected from the channel tcfchan#5.
00:38:57 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:39:13 INFO  : 'jtag frequency' command is executed.
00:39:13 INFO  : Context for 'APU' is selected.
00:39:13 INFO  : System reset is completed.
00:39:16 INFO  : 'after 3000' command is executed.
00:39:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:39:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:39:19 INFO  : Context for 'APU' is selected.
00:39:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:39:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:19 INFO  : Context for 'APU' is selected.
00:39:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:39:22 INFO  : 'ps7_init' command is executed.
00:39:22 INFO  : 'ps7_post_config' command is executed.
00:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:23 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:44 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:51:49 INFO  : Disconnected from the channel tcfchan#6.
00:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:14 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:52:14 INFO  : 'jtag frequency' command is executed.
00:52:14 INFO  : Context for 'APU' is selected.
00:52:14 INFO  : System reset is completed.
00:52:17 INFO  : 'after 3000' command is executed.
00:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:52:20 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:52:20 INFO  : Context for 'APU' is selected.
00:52:20 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:20 INFO  : Context for 'APU' is selected.
00:52:20 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:52:22 INFO  : 'ps7_init' command is executed.
00:52:22 INFO  : 'ps7_post_config' command is executed.
00:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:23 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:01 INFO  : Disconnected from the channel tcfchan#7.
