

================================================================
== Vitis HLS Report for 'input_split_Pipeline_VITIS_LOOP_39_2'
================================================================
* Date:           Sat Jan 17 14:10:41 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.220 us|  0.220 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 5 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32 1"   --->   Operation 6 'alloca' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%byte_count_write_assign = alloca i32 1"   --->   Operation 7 'alloca' 'byte_count_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %short_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %long_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_word_data_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %in_word_data"   --->   Operation 10 'read' 'in_word_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_word_keep_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_word_keep"   --->   Operation 11 'read' 'in_word_keep_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_i_i5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_i_i5"   --->   Operation 13 'read' 'add_i_i5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %add_i_i5_read, i64 %byte_count_write_assign"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %tmp, i64 %empty_31"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln39 = store i7 0, i7 %b" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 16 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%b_1 = load i7 %b" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:43]   --->   Operation 18 'load' 'b_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln39 = icmp_eq  i7 %b_1, i7 64" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 19 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln39 = add i7 %b_1, i7 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 20 'add' 'add_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.body.split, void %for.end.exitStub" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 21 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i7 %b_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 22 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:40]   --->   Operation 23 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 25 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.66ns)   --->   "%shl_ln41 = shl i64 1, i64 %zext_ln39" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:41]   --->   Operation 26 'shl' 'shl_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41)   --->   "%and_ln41 = and i64 %in_word_keep_read, i64 %shl_ln41" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:41]   --->   Operation 27 'and' 'and_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln41 = icmp_eq  i64 %and_ln41, i64 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:41]   --->   Operation 28 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln39)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.then, void %for.inc" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:41]   --->   Operation 29 'br' 'br_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty_31" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:47]   --->   Operation 30 'load' 'p_load' <Predicate = (!icmp_ln39 & !icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i7 %b_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:43]   --->   Operation 31 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln39 & !icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln43, i3 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:43]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln39 & !icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %shl_ln" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:43]   --->   Operation 33 'zext' 'zext_ln43' <Predicate = (!icmp_ln39 & !icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.44ns)   --->   "%lshr_ln43 = lshr i512 %in_word_data_read, i512 %zext_ln43" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:43]   --->   Operation 34 'lshr' 'lshr_ln43' <Predicate = (!icmp_ln39 & !icmp_ln41)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%bt_data = trunc i512 %lshr_ln43" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:43]   --->   Operation 35 'trunc' 'bt_data' <Predicate = (!icmp_ln39 & !icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.14ns)   --->   "%add_ln47 = add i64 %p_load, i64 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:47]   --->   Operation 36 'add' 'add_ln47' <Predicate = (!icmp_ln39 & !icmp_ln41)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln47 = store i64 %add_ln47, i64 %byte_count_write_assign" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:47]   --->   Operation 37 'store' 'store_ln47' <Predicate = (!icmp_ln39 & !icmp_ln41)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln47 = store i64 %add_ln47, i64 %empty_31" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:47]   --->   Operation 38 'store' 'store_ln47' <Predicate = (!icmp_ln39 & !icmp_ln41)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln39 = store i7 %add_ln39, i7 %b" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 39 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39]   --->   Operation 40 'br' 'br_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_load10 = load i64 %empty_31"   --->   Operation 45 'load' 'p_load10' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%byte_count_write_assign_load = load i64 %byte_count_write_assign"   --->   Operation 46 'load' 'byte_count_write_assign_load' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %byte_count_write_assign_out, i64 %byte_count_write_assign_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out, i64 %p_load10"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %bt_data" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:45]   --->   Operation 41 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.21ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %short_bytes, i9 %p_0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:45]   --->   Operation 42 'write' 'write_ln45' <Predicate = (!icmp_ln41)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 64> <FIFO>
ST_3 : Operation 43 [1/1] (1.21ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %long_bytes, i9 %p_0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:46]   --->   Operation 43 'write' 'write_ln46' <Predicate = (!icmp_ln41)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 64> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:48]   --->   Operation 44 'br' 'br_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 64 bit ('byte_count_write_assign') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'add_i_i5_read' on local variable 'byte_count_write_assign' [18]  (0.387 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 7 bit ('b', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:43) on local variable 'b', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:39 [23]  (0.000 ns)
	'shl' operation 64 bit ('shl_ln41', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:41) [32]  (0.666 ns)
	'and' operation 64 bit ('and_ln41', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:41) [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln41', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:41) [34]  (1.147 ns)
	'store' operation 0 bit ('store_ln47', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:47) of variable 'add_ln47', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:47 on local variable 'byte_count_write_assign' [47]  (0.387 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 1.217ns
The critical path consists of the following:
	fifo write operation ('write_ln45', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:45) on port 'short_bytes' (/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:45) [44]  (1.217 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
