$date
	Sun Dec 21 14:37:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simple_test $end
$var wire 32 ! psum_out [31:0] $end
$var wire 8 " act_out [7:0] $end
$var reg 8 # act_in [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % en_weight_capture $end
$var reg 1 & en_weight_pass $end
$var reg 32 ' psum_in [31:0] $end
$var reg 1 ( rst_n $end
$var reg 8 ) weight_in [7:0] $end
$scope module pe_inst $end
$var wire 8 * act_in [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % en_weight_capture $end
$var wire 1 & en_weight_pass $end
$var wire 32 + psum_in [31:0] $end
$var wire 1 ( rst_n $end
$var wire 8 , weight_in [7:0] $end
$var reg 8 - act_out [7:0] $end
$var reg 32 . psum_out [31:0] $end
$var reg 8 / weight_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
0&
0%
0$
b0 #
b0 "
b0 !
$end
#5000
1$
#10000
0$
1(
#15000
1$
#20000
0$
1%
b101 )
b101 ,
#25000
b101 /
1$
#30000
0$
0%
#35000
1$
#40000
0$
1&
b1010 #
b1010 *
#45000
b1010 "
b1010 -
b110010 !
b110010 .
1$
#50000
0$
b100000 '
b100000 +
b11 #
b11 *
#55000
b11 "
b11 -
b101111 !
b101111 .
1$
#60000
0$
#65000
1$
#70000
0$
