/**
  ******************************************************************************
  * @file      startup_stm32f767xx.s
  * @author    MCD Application Team
  * @brief     STM32F767xx Devices vector table for GCC based toolchain. 
  *            This module performs:
  *                - Set the initial SP
  *                - Set the initial PC == Reset_Handler,
  *                - Set the vector table entries with the exceptions ISR address
  *                - Branches to main in the C library (which eventually
  *                  calls main()).
  *            After Reset the Cortex-M7 processor is in Thread mode,
  *            priority is Privileged, and the Stack is set to Main.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */
  .syntax unified
  .cpu cortex-m7
  .fpu softvfp
  .thumb

.global  g_pfnVectors
.global  Default_Handler

/* start address for the initialization values of the .data section.
defined in linker script */
.word  _sidata
/* start address for the .data section. defined in linker script */
.word  _sdata
/* end address for the .data section. defined in linker script */
.word  _edata
/* start address for the .bss section. defined in linker script */
.word  _sbss
/* end address for the .bss section. defined in linker script */
.word  _ebss
/* stack used for SystemInit_ExtMemCtl; always internal RAM used */

/* start address of heap */
.word _ld_start_heap
/* end  address of heap */
.word _ld_end_heap

/**
 * @brief  This is the code that gets called when the processor first
 *          starts execution following a reset event. Only the absolutely
 *          necessary set is performed, after which the application
 *          supplied main() routine is called.
 * @param  None
 * @retval : None
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */

/* Call the clock system initialization function.*/
  # bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
  ldr r1, =_edata
  ldr r2, =_sidata
  movs r3, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r4, [r2, r3]
  str r4, [r0, r3]
  adds r3, r3, #4

LoopCopyDataInit:
  adds r4, r0, r3
  cmp r4, r1
  bcc CopyDataInit

/* Zero fill the bss segment. */
  ldr r2, =_sbss
  ldr r4, =_ebss
  movs r3, #0
  b LoopFillZerobss

FillZerobss:
  str  r3, [r2]
  adds r2, r2, #4

LoopFillZerobss:
  cmp r2, r4
  bcc FillZerobss

/* Call static constructors */
    bl __libc_init_array
/* Call the application's entry point.*/
  bl  main
  bx  lr
.size  Reset_Handler, .-Reset_Handler

/**
 * @brief  This is the code that gets called when the processor receives an
 *         unexpected interrupt.  This simply enters an infinite loop, preserving
 *         the system state for examination by a debugger.
 * @param  None
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
  .size  Default_Handler, .-Default_Handler
/******************************************************************************
*
* The minimal vector table for a Cortex M7. Note that the proper constructs
* must be placed on this to ensure that it ends up at physical address
* 0x0000.0000.
*
*******************************************************************************/
   .section  .isr_vector,"a",%progbits
  .type  g_pfnVectors, %object
  .size  g_pfnVectors, .-g_pfnVectors


g_pfnVectors:
  .word  _estack
  .word  Reset_Handler

  .word  NMI_Handler
  .word  HardFault_Handler
  .word  MemManage_Handler
  .word  BusFault_Handler
  .word  UsageFault_Handler
  .word  0
  .word  0
  .word  0
  .word  0
  .word  SVC_Handler
  .word  DebugMon_Handler
  .word  0
  .word  PendSV_Handler
  .word  SysTick_Handler

  /* External interrupts: IRQ<n>_Handler for n = 0 .. YESRTOS_NUM_IRQS - 1, numbered as the NVIC numbers them on
     every board (see the board's reference manual for which peripheral uses which number). Each one is a weak alias of
     Default_Handler (below), so a driver defines only the handler of the IRQ it uses, e.g.
         extern "C" void IRQ28_Handler(void) { ... }
     The STM32F767 CubeMX names that used to be listed here were all commented out, which left the table with the 16
     system exceptions only: any enabled interrupt jumped into whatever followed the table. */
#ifndef YESRTOS_NUM_IRQS
#define YESRTOS_NUM_IRQS 240
#endif
  .altmacro
  .macro irq_vector number
    .word IRQ\number\()_Handler
  .endm
  .set irq_number, 0
  .rept YESRTOS_NUM_IRQS
    irq_vector %irq_number
    .set irq_number, irq_number + 1
  .endr
  
/* ******************************************************************************
*
*  Provide weak aliases for each Exception handler to the Default_Handler. 
*  As they are weak aliases, any function with the same name will override 
*  this definition.
* 
** *****************************************************************************/
    .weak      NMI_Handler
    .thumb_set NMI_Handler,Default_Handler
  
    .weak      HardFault_Handler
    .thumb_set HardFault_Handler,Default_Handler
  
    .weak      MemManage_Handler
    .thumb_set MemManage_Handler,Default_Handler
  
    .weak      BusFault_Handler
    .thumb_set BusFault_Handler,Default_Handler

    .weak      UsageFault_Handler
    .thumb_set UsageFault_Handler,Default_Handler

    .weak      SVC_Handler
    .thumb_set SVC_Handler,Default_Handler

    .weak      DebugMon_Handler
    .thumb_set DebugMon_Handler,Default_Handler

    .weak      PendSV_Handler
    .thumb_set PendSV_Handler,Default_Handler

    .weak      SysTick_Handler
    .thumb_set SysTick_Handler,Default_Handler              

  .macro irq_weak_default number
    .weak      IRQ\number\()_Handler
    .thumb_set IRQ\number\()_Handler,Default_Handler
  .endm
  .set irq_number, 0
  .rept YESRTOS_NUM_IRQS
    irq_weak_default %irq_number
    .set irq_number, irq_number + 1
  .endr
  
    .weak      WWDG_IRQHandler                   
    .thumb_set WWDG_IRQHandler,Default_Handler      
                   
    .weak      PVD_IRQHandler      
    .thumb_set PVD_IRQHandler,Default_Handler
                
    .weak      TAMP_STAMP_IRQHandler            
    .thumb_set TAMP_STAMP_IRQHandler,Default_Handler
             
    // .weak      RTC_WKUP_IRQHandler                  
    // .thumb_set RTC_WKUP_IRQHandler,Default_Handler
    //          
    // .weak      FLASH_IRQHandler         
    // .thumb_set FLASH_IRQHandler,Default_Handler
    //                
    // .weak      RCC_IRQHandler      
    // .thumb_set RCC_IRQHandler,Default_Handler
    //                
    // .weak      EXTI0_IRQHandler         
    // .thumb_set EXTI0_IRQHandler,Default_Handler
    //                
    // .weak      EXTI1_IRQHandler         
    // .thumb_set EXTI1_IRQHandler,Default_Handler
    //                   
    // .weak      EXTI2_IRQHandler         
    // .thumb_set EXTI2_IRQHandler,Default_Handler 
    //               
    // .weak      EXTI3_IRQHandler         
    // .thumb_set EXTI3_IRQHandler,Default_Handler
    //                      
    // .weak      EXTI4_IRQHandler         
    // .thumb_set EXTI4_IRQHandler,Default_Handler
    //                
    // .weak      DMA1_Stream0_IRQHandler               
    // .thumb_set DMA1_Stream0_IRQHandler,Default_Handler
    //       
    // .weak      DMA1_Stream1_IRQHandler               
    // .thumb_set DMA1_Stream1_IRQHandler,Default_Handler
    //                
    // .weak      DMA1_Stream2_IRQHandler               
    // .thumb_set DMA1_Stream2_IRQHandler,Default_Handler
    //                
    // .weak      DMA1_Stream3_IRQHandler               
    // .thumb_set DMA1_Stream3_IRQHandler,Default_Handler 
    //               
    // .weak      DMA1_Stream4_IRQHandler              
    // .thumb_set DMA1_Stream4_IRQHandler,Default_Handler
    //                
    // .weak      DMA1_Stream5_IRQHandler               
    // .thumb_set DMA1_Stream5_IRQHandler,Default_Handler
    //                
    // .weak      DMA1_Stream6_IRQHandler               
    // .thumb_set DMA1_Stream6_IRQHandler,Default_Handler
    //                
    // .weak      ADC_IRQHandler      
    // .thumb_set ADC_IRQHandler,Default_Handler
    //             
    // .weak      CAN1_TX_IRQHandler   
    // .thumb_set CAN1_TX_IRQHandler,Default_Handler
    //          
    // .weak      CAN1_RX0_IRQHandler                  
    // .thumb_set CAN1_RX0_IRQHandler,Default_Handler
    //                         
    // .weak      CAN1_RX1_IRQHandler                  
    // .thumb_set CAN1_RX1_IRQHandler,Default_Handler
    //          
    // .weak      CAN1_SCE_IRQHandler                  
    // .thumb_set CAN1_SCE_IRQHandler,Default_Handler
    //          
    // .weak      EXTI9_5_IRQHandler   
    // .thumb_set EXTI9_5_IRQHandler,Default_Handler
    //          
    // .weak      TIM1_BRK_TIM9_IRQHandler            
    // .thumb_set TIM1_BRK_TIM9_IRQHandler,Default_Handler
    //          
    // .weak      TIM1_UP_TIM10_IRQHandler            
    // .thumb_set TIM1_UP_TIM10_IRQHandler,Default_Handler
// 
    // .weak      TIM1_TRG_COM_TIM11_IRQHandler      
    // .thumb_set TIM1_TRG_COM_TIM11_IRQHandler,Default_Handler
    //    
    // .weak      TIM1_CC_IRQHandler   
    // .thumb_set TIM1_CC_IRQHandler,Default_Handler
    //                
    // .weak      TIM2_IRQHandler            
    // .thumb_set TIM2_IRQHandler,Default_Handler
    //                
    // .weak      TIM3_IRQHandler            
    // .thumb_set TIM3_IRQHandler,Default_Handler
    //                
    // .weak      TIM4_IRQHandler            
    // .thumb_set TIM4_IRQHandler,Default_Handler
    //                
    // .weak      I2C1_EV_IRQHandler   
    // .thumb_set I2C1_EV_IRQHandler,Default_Handler
    //                   
    // .weak      I2C1_ER_IRQHandler   
    // .thumb_set I2C1_ER_IRQHandler,Default_Handler
    //                   
    // .weak      I2C2_EV_IRQHandler   
    // .thumb_set I2C2_EV_IRQHandler,Default_Handler
    //                
    // .weak      I2C2_ER_IRQHandler   
    // .thumb_set I2C2_ER_IRQHandler,Default_Handler
    //                         
    // .weak      SPI1_IRQHandler            
    // .thumb_set SPI1_IRQHandler,Default_Handler
    //                      
    // .weak      SPI2_IRQHandler            
    // .thumb_set SPI2_IRQHandler,Default_Handler
    //                
    // .weak      USART1_IRQHandler      
    // .thumb_set USART1_IRQHandler,Default_Handler
    //                   
    // .weak      USART2_IRQHandler      
    // .thumb_set USART2_IRQHandler,Default_Handler
    //                   
    // .weak      USART3_IRQHandler      
    // .thumb_set USART3_IRQHandler,Default_Handler
    //                
    // .weak      EXTI15_10_IRQHandler               
    // .thumb_set EXTI15_10_IRQHandler,Default_Handler
    //             
    // .weak      RTC_Alarm_IRQHandler               
    // .thumb_set RTC_Alarm_IRQHandler,Default_Handler
    //          
    // .weak      OTG_FS_WKUP_IRQHandler         
    // .thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler
    //          
    // .weak      TIM8_BRK_TIM12_IRQHandler         
    // .thumb_set TIM8_BRK_TIM12_IRQHandler,Default_Handler
    //       
    // .weak      TIM8_UP_TIM13_IRQHandler            
    // .thumb_set TIM8_UP_TIM13_IRQHandler,Default_Handler
    //       
    // .weak      TIM8_TRG_COM_TIM14_IRQHandler      
    // .thumb_set TIM8_TRG_COM_TIM14_IRQHandler,Default_Handler
    //    
    // .weak      TIM8_CC_IRQHandler   
    // .thumb_set TIM8_CC_IRQHandler,Default_Handler
    //                
    // .weak      DMA1_Stream7_IRQHandler               
    // .thumb_set DMA1_Stream7_IRQHandler,Default_Handler
    //                   
    // .weak      FMC_IRQHandler            
    // .thumb_set FMC_IRQHandler,Default_Handler
    //                   
    // .weak      SDMMC1_IRQHandler            
    // .thumb_set SDMMC1_IRQHandler,Default_Handler
    //                   
    // .weak      TIM5_IRQHandler            
    // .thumb_set TIM5_IRQHandler,Default_Handler
    //                   
    // .weak      SPI3_IRQHandler            
    // .thumb_set SPI3_IRQHandler,Default_Handler
    //                   
    // .weak      UART4_IRQHandler         
    // .thumb_set UART4_IRQHandler,Default_Handler
    //                
    // .weak      UART5_IRQHandler         
    // .thumb_set UART5_IRQHandler,Default_Handler
    //                
    // .weak      TIM6_DAC_IRQHandler                  
    // .thumb_set TIM6_DAC_IRQHandler,Default_Handler
    //             
    // .weak      TIM7_IRQHandler            
    // .thumb_set TIM7_IRQHandler,Default_Handler
    //       
    // .weak      DMA2_Stream0_IRQHandler               
    // .thumb_set DMA2_Stream0_IRQHandler,Default_Handler
    //             
    // .weak      DMA2_Stream1_IRQHandler               
    // .thumb_set DMA2_Stream1_IRQHandler,Default_Handler
    //                
    // .weak      DMA2_Stream2_IRQHandler               
    // .thumb_set DMA2_Stream2_IRQHandler,Default_Handler
    //          
    // .weak      DMA2_Stream3_IRQHandler               
    // .thumb_set DMA2_Stream3_IRQHandler,Default_Handler
    //          
    // .weak      DMA2_Stream4_IRQHandler               
    // .thumb_set DMA2_Stream4_IRQHandler,Default_Handler
// 
    // .weak      ETH_IRQHandler   
    // .thumb_set ETH_IRQHandler,Default_Handler
   //  
    // .weak      ETH_WKUP_IRQHandler   
    // .thumb_set ETH_WKUP_IRQHandler,Default_Handler
// 
    // .weak      CAN2_TX_IRQHandler   
    // .thumb_set CAN2_TX_IRQHandler,Default_Handler   
    //                         
    // .weak      CAN2_RX0_IRQHandler                  
    // .thumb_set CAN2_RX0_IRQHandler,Default_Handler
    //                         
    // .weak      CAN2_RX1_IRQHandler                  
    // .thumb_set CAN2_RX1_IRQHandler,Default_Handler
    //                         
    // .weak      CAN2_SCE_IRQHandler                  
    // .thumb_set CAN2_SCE_IRQHandler,Default_Handler
    //                         
    // .weak      OTG_FS_IRQHandler      
    // .thumb_set OTG_FS_IRQHandler,Default_Handler
    //                   
    // .weak      DMA2_Stream5_IRQHandler               
    // .thumb_set DMA2_Stream5_IRQHandler,Default_Handler
    //                
    // .weak      DMA2_Stream6_IRQHandler               
    // .thumb_set DMA2_Stream6_IRQHandler,Default_Handler
    //                
    // .weak      DMA2_Stream7_IRQHandler               
    // .thumb_set DMA2_Stream7_IRQHandler,Default_Handler
    //                
    // .weak      USART6_IRQHandler      
    // .thumb_set USART6_IRQHandler,Default_Handler
    //                      
    // .weak      I2C3_EV_IRQHandler   
    // .thumb_set I2C3_EV_IRQHandler,Default_Handler
    //                      
    // .weak      I2C3_ER_IRQHandler   
    // .thumb_set I2C3_ER_IRQHandler,Default_Handler
    //                      
    // .weak      OTG_HS_EP1_OUT_IRQHandler         
    // .thumb_set OTG_HS_EP1_OUT_IRQHandler,Default_Handler
    //             
    // .weak      OTG_HS_EP1_IN_IRQHandler            
    // .thumb_set OTG_HS_EP1_IN_IRQHandler,Default_Handler
    //             
    // .weak      OTG_HS_WKUP_IRQHandler         
    // .thumb_set OTG_HS_WKUP_IRQHandler,Default_Handler
    //          
    // .weak      OTG_HS_IRQHandler      
    // .thumb_set OTG_HS_IRQHandler,Default_Handler
    //                
    // .weak      DCMI_IRQHandler            
    // .thumb_set DCMI_IRQHandler,Default_Handler
// 
    // .weak      RNG_IRQHandler            
    // .thumb_set RNG_IRQHandler,Default_Handler   
// 
    // .weak      FPU_IRQHandler                  
    // .thumb_set FPU_IRQHandler,Default_Handler
// 
    // .weak      UART7_IRQHandler                  
    // .thumb_set UART7_IRQHandler,Default_Handler
// 
    // .weak      UART8_IRQHandler                  
    // .thumb_set UART8_IRQHandler,Default_Handler   
// 
    // .weak      SPI4_IRQHandler            
    // .thumb_set SPI4_IRQHandler,Default_Handler
   //  
    // .weak      SPI5_IRQHandler            
    // .thumb_set SPI5_IRQHandler,Default_Handler
// 
    // .weak      SPI6_IRQHandler            
    // .thumb_set SPI6_IRQHandler,Default_Handler   
// 
    // .weak      SAI1_IRQHandler            
    // .thumb_set SAI1_IRQHandler,Default_Handler
   //  
    // .weak      LTDC_IRQHandler            
    // .thumb_set LTDC_IRQHandler,Default_Handler
// 
    // .weak      LTDC_ER_IRQHandler            
    // .thumb_set LTDC_ER_IRQHandler,Default_Handler
// 
    // .weak      DMA2D_IRQHandler            
    // .thumb_set DMA2D_IRQHandler,Default_Handler   
// 
    // .weak      SAI2_IRQHandler            
    // .thumb_set SAI2_IRQHandler,Default_Handler
   //  
    // .weak      QUADSPI_IRQHandler            
    // .thumb_set QUADSPI_IRQHandler,Default_Handler
//  
    // .weak      LPTIM1_IRQHandler            
    // .thumb_set LPTIM1_IRQHandler,Default_Handler
// 
    // .weak      CEC_IRQHandler            
    // .thumb_set CEC_IRQHandler,Default_Handler
   //  
    // .weak      I2C4_EV_IRQHandler            
    // .thumb_set I2C4_EV_IRQHandler,Default_Handler 
//  
    // .weak      I2C4_ER_IRQHandler            
    // .thumb_set I2C4_ER_IRQHandler,Default_Handler
   //  
    // .weak      SPDIF_RX_IRQHandler            
    // .thumb_set SPDIF_RX_IRQHandler,Default_Handler
// 
    // .weak      DFSDM1_FLT0_IRQHandler            
    // .thumb_set DFSDM1_FLT0_IRQHandler,Default_Handler
// 
    // .weak      DFSDM1_FLT1_IRQHandler            
    // .thumb_set DFSDM1_FLT1_IRQHandler,Default_Handler
// 
    // .weak      DFSDM1_FLT2_IRQHandler            
    // .thumb_set DFSDM1_FLT2_IRQHandler,Default_Handler
// 
    // .weak      DFSDM1_FLT3_IRQHandler            
    // .thumb_set DFSDM1_FLT3_IRQHandler,Default_Handler
// 
    // .weak      SDMMC2_IRQHandler            
    // .thumb_set SDMMC2_IRQHandler,Default_Handler
// 
    // .weak      CAN3_TX_IRQHandler            
    // .thumb_set CAN3_TX_IRQHandler,Default_Handler
// 
    // .weak      CAN3_RX0_IRQHandler            
    // .thumb_set CAN3_RX0_IRQHandler,Default_Handler
// 
    // .weak      CAN3_RX1_IRQHandler            
    // .thumb_set CAN3_RX1_IRQHandler,Default_Handler
// 
    // .weak      CAN3_SCE_IRQHandler            
    // .thumb_set CAN3_SCE_IRQHandler,Default_Handler
// 
    // .weak      JPEG_IRQHandler            
    // .thumb_set JPEG_IRQHandler,Default_Handler
// 
    // .weak      MDIOS_IRQHandler            
    // .thumb_set MDIOS_IRQHandler,Default_Handler   


 
