

================================================================
== Vivado HLS Report for 'process_r'
================================================================
* Date:           Sat Feb 15 08:01:09 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.562 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                           |                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |          Instance         |         Module         |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +---------------------------+------------------------+---------+---------+-----------+-----------+------+------+----------+
        |Conv_0_U0                  |Conv_0                  |        ?|        ?|          ?|          ?|     ?|     ?| dataflow |
        |Relu_1_U0                  |Relu_1                  |      589|      590|  3.865 us |  3.872 us |   590|   591| dataflow |
        |squeeze_Relu_1_U0          |squeeze_Relu_1          |     9217|     9218| 60.482 us | 60.489 us |  9216|  9216| dataflow |
        |mem_write_U0               |mem_write               |     2313|     2313| 15.178 us | 15.178 us |  2313|  2313|   none   |
        |Conv_0_squeeze_Relu_16_U0  |Conv_0_squeeze_Relu_16  |     9216|     9217| 60.475 us | 60.482 us |  9216|  9216| dataflow |
        |mem_read50230_U0           |mem_read50230           |      793|      793|  5.204 us |  5.204 us |   793|   793|   none   |
        +---------------------------+------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+----------+----------+-----+
|       Name      | BRAM_18K| DSP48E|    FF    |    LUT   | URAM|
+-----------------+---------+-------+----------+----------+-----+
|DSP              |        -|      -|         -|         -|    -|
|Expression       |        -|      -|         0|         4|    -|
|FIFO             |        5|      -|       410|      1390|    -|
|Instance         |    42648|  60960|  29957042|  11407496|    -|
|Memory           |        -|      -|         -|         -|    -|
|Multiplexer      |        -|      -|         -|         -|    -|
|Register         |        -|      -|         -|         -|    -|
+-----------------+---------+-------+----------+----------+-----+
|Total            |    42653|  60960|  29957452|  11408890|    0|
+-----------------+---------+-------+----------+----------+-----+
|Available        |      280|    220|    106400|     53200|    0|
+-----------------+---------+-------+----------+----------+-----+
|Utilization (%)  |    15233|  27709|     28155|     21445|    0|
+-----------------+---------+-------+----------+----------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+----------+----------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP48E|    FF    |    LUT   | URAM|
    +---------------------------+------------------------+---------+-------+----------+----------+-----+
    |Conv_0_U0                  |Conv_0                  |    42648|  60960|  29930790|  11375787|    0|
    |Conv_0_squeeze_Relu_16_U0  |Conv_0_squeeze_Relu_16  |        0|      0|       152|      1169|    0|
    |Relu_1_U0                  |Relu_1                  |        0|      0|     25553|     28721|    0|
    |mem_read50230_U0           |mem_read50230           |        0|      0|        42|       176|    0|
    |mem_write_U0               |mem_write               |        0|      0|       290|       373|    0|
    |squeeze_Relu_1_U0          |squeeze_Relu_1          |        0|      0|       215|      1270|    0|
    +---------------------------+------------------------+---------+-------+----------+----------+-----+
    |Total                      |                        |    42648|  60960|  29957042|  11407496|    0|
    +---------------------------+------------------------+---------+-------+----------+----------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Conv_0_Conv_0_squeez_4_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_Conv_0_squeez_5_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_Conv_0_squeez_6_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_Conv_0_squeez_7_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_17_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_18_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_19_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_20_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_21_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_22_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_23_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_24_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_25_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_26_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_27_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_28_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_29_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_30_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_31_U  |        0|   5|   0|    -|     2|   16|       32|
    |Conv_0_squeeze_Relu_32_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_16_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_17_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_18_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_19_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_20_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_21_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_22_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_23_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_24_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_25_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_26_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_27_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_28_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_29_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_30_U  |        0|   5|   0|    -|     2|   16|       32|
    |Relu_1_squeeze_Relu_31_U  |        0|   5|   0|    -|     2|   16|       32|
    |in_0_V_V_U                |        1|  44|   0|    -|   256|   16|     4096|
    |out_0_V_V_U               |        1|  44|   0|    -|   256|   16|     4096|
    |out_1_V_V_U               |        1|  44|   0|    -|   256|   16|     4096|
    |out_2_V_V_U               |        1|  44|   0|    -|   256|   16|     4096|
    |out_3_V_V_U               |        1|  44|   0|    -|   256|   16|     4096|
    |out_hw_V_offset_c_U       |        0|   5|   0|    -|     6|   29|      174|
    |weights_reloading_in_3_U  |        0|   5|   0|    -|     6|   32|      192|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        5| 410|   0|    0|  1364|  717|    21998|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                        |    and   |      0|  0|   2|           1|           1|
    |mem_read50230_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|   4|           2|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|weights_reloading_in_2            |  in |   32|   ap_none  |  weights_reloading_in_2 |    scalar    |
|weights_reloading_in_2_ap_vld     |  in |    1|   ap_none  |  weights_reloading_in_2 |    scalar    |
|m_axi_in_hw_V_AWVALID             | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWREADY             |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWADDR              | out |   32|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWID                | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWLEN               | out |   32|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWSIZE              | out |    3|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWBURST             | out |    2|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWLOCK              | out |    2|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWCACHE             | out |    4|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWPROT              | out |    3|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWQOS               | out |    4|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWREGION            | out |    4|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_AWUSER              | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_WVALID              | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_WREADY              |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_WDATA               | out |   64|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_WSTRB               | out |    8|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_WLAST               | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_WID                 | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_WUSER               | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARVALID             | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARREADY             |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARADDR              | out |   32|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARID                | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARLEN               | out |   32|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARSIZE              | out |    3|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARBURST             | out |    2|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARLOCK              | out |    2|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARCACHE             | out |    4|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARPROT              | out |    3|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARQOS               | out |    4|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARREGION            | out |    4|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_ARUSER              | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_RVALID              |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_RREADY              | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_RDATA               |  in |   64|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_RLAST               |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_RID                 |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_RUSER               |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_RRESP               |  in |    2|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_BVALID              |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_BREADY              | out |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_BRESP               |  in |    2|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_BID                 |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|m_axi_in_hw_V_BUSER               |  in |    1|    m_axi   |         in_hw_V         |    pointer   |
|in_hw_V_offset                    |  in |   29|   ap_none  |      in_hw_V_offset     |    scalar    |
|in_hw_V_offset_ap_vld             |  in |    1|   ap_none  |      in_hw_V_offset     |    scalar    |
|m_axi_out_hw_V_AWVALID            | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWREADY            |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWADDR             | out |   32|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWID               | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWLEN              | out |   32|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWSIZE             | out |    3|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWBURST            | out |    2|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWLOCK             | out |    2|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWCACHE            | out |    4|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWPROT             | out |    3|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWQOS              | out |    4|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWREGION           | out |    4|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_AWUSER             | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_WVALID             | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_WREADY             |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_WDATA              | out |   64|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_WSTRB              | out |    8|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_WLAST              | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_WID                | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_WUSER              | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARVALID            | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARREADY            |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARADDR             | out |   32|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARID               | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARLEN              | out |   32|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARSIZE             | out |    3|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARBURST            | out |    2|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARLOCK             | out |    2|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARCACHE            | out |    4|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARPROT             | out |    3|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARQOS              | out |    4|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARREGION           | out |    4|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_ARUSER             | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_RVALID             |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_RREADY             | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_RDATA              |  in |   64|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_RLAST              |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_RID                |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_RUSER              |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_RRESP              |  in |    2|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_BVALID             |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_BREADY             | out |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_BRESP              |  in |    2|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_BID                |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|m_axi_out_hw_V_BUSER              |  in |    1|    m_axi   |         out_hw_V        |    pointer   |
|out_hw_V_offset                   |  in |   29|   ap_none  |     out_hw_V_offset     |    scalar    |
|out_hw_V_offset_ap_vld            |  in |    1|   ap_none  |     out_hw_V_offset     |    scalar    |
|Conv_0_weights_V_0_0_24_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_24_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_24_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_24_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_24_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_24_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_24_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_24_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_24_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_24_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_24 |     array    |
|Conv_0_weights_V_0_0_23_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_23_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_23_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_23_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_23_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_23_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_23_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_23_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_23_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_23_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_23 |     array    |
|Conv_0_weights_V_0_0_22_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_22_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_22_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_22_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_22_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_22_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_22_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_22_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_22_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_22_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_22 |     array    |
|Conv_0_weights_V_0_0_21_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_21_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_21_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_21_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_21_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_21_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_21_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_21_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_21_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_21_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_21 |     array    |
|Conv_0_weights_V_0_0_20_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_20_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_20_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_20_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_20_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_20_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_20_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_20_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_20_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_20_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_20 |     array    |
|Conv_0_weights_V_0_0_19_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_19_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_19_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_19_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_19_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_19_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_19_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_19_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_19_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_19_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_19 |     array    |
|Conv_0_weights_V_0_0_18_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_18_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_18_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_18_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_18_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_18_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_18_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_18_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_18_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_18_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_18 |     array    |
|Conv_0_weights_V_0_0_17_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_17_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_17_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_17_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_17_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_17_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_17_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_17_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_17_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_17_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_17 |     array    |
|Conv_0_weights_V_0_0_16_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_16_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_16_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_16_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_16_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_16_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_16_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_16_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_16_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_16_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_16 |     array    |
|Conv_0_weights_V_0_0_15_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_15_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_15_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_15_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_15_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_15_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_15_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_15_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_15_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_15_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_15 |     array    |
|Conv_0_weights_V_0_0_14_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_14_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_14_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_14_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_14_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_14_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_14_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_14_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_14_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_14_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_14 |     array    |
|Conv_0_weights_V_0_0_13_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_13_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_13_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_13_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_13_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_13_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_13_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_13_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_13_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_13_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_13 |     array    |
|Conv_0_weights_V_0_0_12_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_12_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_12_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_12_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_12_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_12_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_12_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_12_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_12_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_12_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_12 |     array    |
|Conv_0_weights_V_0_0_11_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_11_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_11_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_11_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_11_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_11_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_11_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_11_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_11_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_11_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_11 |     array    |
|Conv_0_weights_V_0_0_10_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_10_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_10_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_10_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_10_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_10_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_10_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_10_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_10_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_10_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_0_10 |     array    |
|Conv_0_weights_V_0_0_9_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_9_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_9_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_9_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_9_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_9_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_9_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_9_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_9_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_9_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_9 |     array    |
|Conv_0_weights_V_0_0_8_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_8_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_8_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_8_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_8_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_8_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_8_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_8_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_8_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_8_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_8 |     array    |
|Conv_0_weights_V_0_0_7_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_7_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_7_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_7_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_7_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_7_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_7_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_7_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_7_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_7_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_7 |     array    |
|Conv_0_weights_V_0_0_6_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_6_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_6_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_6_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_6_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_6_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_6_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_6_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_6_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_6_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_6 |     array    |
|Conv_0_weights_V_0_0_5_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_5_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_5_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_5_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_5_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_5_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_5_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_5_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_5_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_5_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_5 |     array    |
|Conv_0_weights_V_0_0_4_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_4_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_4_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_4_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_4_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_4_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_4_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_4_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_4_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_4_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_4 |     array    |
|Conv_0_weights_V_0_0_3_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_3_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_3_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_3_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_3_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_3_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_3_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_3_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_3_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_3_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_3 |     array    |
|Conv_0_weights_V_0_0_2_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_2_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_2_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_2_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_2_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_2_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_2_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_2_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_2_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_2_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_2 |     array    |
|Conv_0_weights_V_0_0_1_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_1_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_1_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_1_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_1_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_1_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_1_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_1_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_1_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_1_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_0_1 |     array    |
|Conv_0_weights_V_0_0_address0     | out |    2|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_0_ce0          | out |    1|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_0_d0           | out |   16|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_0_q0           |  in |   16|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_0_we0          | out |    1|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_0_address1     | out |    2|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_0_ce1          | out |    1|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_0_d1           | out |   16|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_0_q1           |  in |   16|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_0_we1          | out |    1|  ap_memory |   Conv_0_weights_V_0_0  |     array    |
|Conv_0_weights_V_0_1_24_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_24_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_24_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_24_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_24_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_24_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_24_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_24_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_24_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_24_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_24 |     array    |
|Conv_0_weights_V_0_1_23_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_23_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_23_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_23_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_23_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_23_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_23_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_23_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_23_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_23_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_23 |     array    |
|Conv_0_weights_V_0_1_22_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_22_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_22_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_22_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_22_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_22_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_22_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_22_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_22_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_22_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_22 |     array    |
|Conv_0_weights_V_0_1_21_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_21_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_21_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_21_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_21_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_21_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_21_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_21_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_21_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_21_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_21 |     array    |
|Conv_0_weights_V_0_1_20_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_20_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_20_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_20_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_20_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_20_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_20_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_20_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_20_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_20_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_20 |     array    |
|Conv_0_weights_V_0_1_19_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_19_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_19_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_19_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_19_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_19_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_19_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_19_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_19_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_19_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_19 |     array    |
|Conv_0_weights_V_0_1_18_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_18_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_18_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_18_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_18_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_18_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_18_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_18_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_18_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_18_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_18 |     array    |
|Conv_0_weights_V_0_1_17_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_17_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_17_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_17_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_17_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_17_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_17_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_17_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_17_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_17_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_17 |     array    |
|Conv_0_weights_V_0_1_16_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_16_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_16_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_16_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_16_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_16_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_16_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_16_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_16_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_16_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_16 |     array    |
|Conv_0_weights_V_0_1_15_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_15_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_15_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_15_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_15_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_15_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_15_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_15_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_15_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_15_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_15 |     array    |
|Conv_0_weights_V_0_1_14_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_14_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_14_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_14_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_14_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_14_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_14_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_14_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_14_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_14_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_14 |     array    |
|Conv_0_weights_V_0_1_13_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_13_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_13_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_13_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_13_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_13_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_13_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_13_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_13_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_13_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_13 |     array    |
|Conv_0_weights_V_0_1_12_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_12_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_12_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_12_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_12_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_12_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_12_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_12_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_12_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_12_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_12 |     array    |
|Conv_0_weights_V_0_1_11_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_11_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_11_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_11_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_11_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_11_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_11_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_11_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_11_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_11_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_11 |     array    |
|Conv_0_weights_V_0_1_10_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_10_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_10_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_10_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_10_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_10_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_10_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_10_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_10_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_10_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_1_10 |     array    |
|Conv_0_weights_V_0_1_9_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_9_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_9_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_9_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_9_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_9_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_9_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_9_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_9_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_9_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_9 |     array    |
|Conv_0_weights_V_0_1_8_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_8_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_8_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_8_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_8_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_8_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_8_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_8_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_8_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_8_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_8 |     array    |
|Conv_0_weights_V_0_1_7_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_7_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_7_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_7_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_7_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_7_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_7_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_7_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_7_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_7_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_7 |     array    |
|Conv_0_weights_V_0_1_6_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_6_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_6_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_6_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_6_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_6_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_6_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_6_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_6_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_6_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_6 |     array    |
|Conv_0_weights_V_0_1_5_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_5_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_5_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_5_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_5_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_5_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_5_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_5_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_5_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_5_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_5 |     array    |
|Conv_0_weights_V_0_1_4_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_4_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_4_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_4_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_4_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_4_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_4_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_4_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_4_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_4_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_4 |     array    |
|Conv_0_weights_V_0_1_3_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_3_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_3_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_3_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_3_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_3_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_3_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_3_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_3_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_3_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_3 |     array    |
|Conv_0_weights_V_0_1_2_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_2_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_2_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_2_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_2_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_2_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_2_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_2_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_2_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_2_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_2 |     array    |
|Conv_0_weights_V_0_1_1_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_1_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_1_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_1_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_1_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_1_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_1_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_1_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_1_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_1_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_1_1 |     array    |
|Conv_0_weights_V_0_1_address0     | out |    2|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_1_ce0          | out |    1|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_1_d0           | out |   16|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_1_q0           |  in |   16|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_1_we0          | out |    1|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_1_address1     | out |    2|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_1_ce1          | out |    1|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_1_d1           | out |   16|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_1_q1           |  in |   16|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_1_we1          | out |    1|  ap_memory |   Conv_0_weights_V_0_1  |     array    |
|Conv_0_weights_V_0_2_24_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_24_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_24_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_24_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_24_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_24_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_24_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_24_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_24_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_24_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_24 |     array    |
|Conv_0_weights_V_0_2_23_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_23_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_23_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_23_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_23_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_23_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_23_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_23_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_23_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_23_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_23 |     array    |
|Conv_0_weights_V_0_2_22_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_22_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_22_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_22_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_22_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_22_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_22_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_22_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_22_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_22_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_22 |     array    |
|Conv_0_weights_V_0_2_21_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_21_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_21_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_21_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_21_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_21_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_21_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_21_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_21_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_21_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_21 |     array    |
|Conv_0_weights_V_0_2_20_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_20_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_20_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_20_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_20_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_20_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_20_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_20_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_20_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_20_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_20 |     array    |
|Conv_0_weights_V_0_2_19_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_19_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_19_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_19_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_19_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_19_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_19_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_19_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_19_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_19_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_19 |     array    |
|Conv_0_weights_V_0_2_18_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_18_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_18_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_18_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_18_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_18_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_18_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_18_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_18_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_18_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_18 |     array    |
|Conv_0_weights_V_0_2_17_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_17_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_17_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_17_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_17_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_17_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_17_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_17_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_17_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_17_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_17 |     array    |
|Conv_0_weights_V_0_2_16_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_16_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_16_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_16_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_16_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_16_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_16_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_16_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_16_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_16_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_16 |     array    |
|Conv_0_weights_V_0_2_15_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_15_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_15_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_15_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_15_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_15_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_15_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_15_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_15_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_15_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_15 |     array    |
|Conv_0_weights_V_0_2_14_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_14_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_14_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_14_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_14_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_14_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_14_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_14_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_14_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_14_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_14 |     array    |
|Conv_0_weights_V_0_2_13_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_13_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_13_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_13_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_13_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_13_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_13_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_13_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_13_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_13_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_13 |     array    |
|Conv_0_weights_V_0_2_12_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_12_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_12_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_12_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_12_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_12_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_12_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_12_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_12_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_12_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_12 |     array    |
|Conv_0_weights_V_0_2_11_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_11_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_11_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_11_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_11_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_11_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_11_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_11_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_11_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_11_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_11 |     array    |
|Conv_0_weights_V_0_2_10_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_10_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_10_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_10_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_10_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_10_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_10_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_10_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_10_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_10_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_2_10 |     array    |
|Conv_0_weights_V_0_2_9_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_9_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_9_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_9_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_9_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_9_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_9_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_9_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_9_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_9_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_9 |     array    |
|Conv_0_weights_V_0_2_8_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_8_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_8_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_8_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_8_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_8_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_8_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_8_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_8_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_8_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_8 |     array    |
|Conv_0_weights_V_0_2_7_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_7_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_7_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_7_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_7_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_7_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_7_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_7_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_7_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_7_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_7 |     array    |
|Conv_0_weights_V_0_2_6_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_6_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_6_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_6_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_6_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_6_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_6_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_6_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_6_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_6_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_6 |     array    |
|Conv_0_weights_V_0_2_5_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_5_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_5_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_5_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_5_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_5_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_5_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_5_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_5_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_5_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_5 |     array    |
|Conv_0_weights_V_0_2_4_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_4_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_4_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_4_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_4_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_4_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_4_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_4_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_4_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_4_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_4 |     array    |
|Conv_0_weights_V_0_2_3_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_3_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_3_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_3_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_3_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_3_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_3_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_3_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_3_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_3_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_3 |     array    |
|Conv_0_weights_V_0_2_2_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_2_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_2_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_2_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_2_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_2_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_2_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_2_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_2_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_2_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_2 |     array    |
|Conv_0_weights_V_0_2_1_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_1_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_1_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_1_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_1_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_1_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_1_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_1_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_1_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_1_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_2_1 |     array    |
|Conv_0_weights_V_0_2_address0     | out |    2|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_2_ce0          | out |    1|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_2_d0           | out |   16|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_2_q0           |  in |   16|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_2_we0          | out |    1|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_2_address1     | out |    2|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_2_ce1          | out |    1|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_2_d1           | out |   16|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_2_q1           |  in |   16|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_2_we1          | out |    1|  ap_memory |   Conv_0_weights_V_0_2  |     array    |
|Conv_0_weights_V_0_3_24_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_24_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_24_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_24_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_24_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_24_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_24_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_24_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_24_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_24_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_24 |     array    |
|Conv_0_weights_V_0_3_23_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_23_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_23_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_23_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_23_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_23_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_23_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_23_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_23_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_23_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_23 |     array    |
|Conv_0_weights_V_0_3_22_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_22_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_22_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_22_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_22_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_22_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_22_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_22_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_22_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_22_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_22 |     array    |
|Conv_0_weights_V_0_3_21_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_21_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_21_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_21_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_21_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_21_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_21_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_21_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_21_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_21_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_21 |     array    |
|Conv_0_weights_V_0_3_20_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_20_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_20_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_20_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_20_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_20_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_20_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_20_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_20_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_20_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_20 |     array    |
|Conv_0_weights_V_0_3_19_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_19_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_19_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_19_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_19_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_19_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_19_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_19_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_19_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_19_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_19 |     array    |
|Conv_0_weights_V_0_3_18_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_18_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_18_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_18_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_18_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_18_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_18_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_18_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_18_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_18_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_18 |     array    |
|Conv_0_weights_V_0_3_17_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_17_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_17_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_17_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_17_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_17_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_17_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_17_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_17_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_17_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_17 |     array    |
|Conv_0_weights_V_0_3_16_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_16_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_16_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_16_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_16_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_16_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_16_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_16_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_16_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_16_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_16 |     array    |
|Conv_0_weights_V_0_3_15_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_15_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_15_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_15_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_15_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_15_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_15_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_15_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_15_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_15_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_15 |     array    |
|Conv_0_weights_V_0_3_14_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_14_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_14_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_14_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_14_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_14_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_14_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_14_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_14_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_14_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_14 |     array    |
|Conv_0_weights_V_0_3_13_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_13_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_13_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_13_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_13_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_13_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_13_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_13_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_13_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_13_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_13 |     array    |
|Conv_0_weights_V_0_3_12_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_12_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_12_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_12_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_12_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_12_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_12_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_12_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_12_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_12_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_12 |     array    |
|Conv_0_weights_V_0_3_11_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_11_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_11_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_11_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_11_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_11_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_11_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_11_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_11_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_11_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_11 |     array    |
|Conv_0_weights_V_0_3_10_address0  | out |    2|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_10_ce0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_10_d0        | out |   16|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_10_q0        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_10_we0       | out |    1|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_10_address1  | out |    2|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_10_ce1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_10_d1        | out |   16|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_10_q1        |  in |   16|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_10_we1       | out |    1|  ap_memory | Conv_0_weights_V_0_3_10 |     array    |
|Conv_0_weights_V_0_3_9_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_9_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_9_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_9_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_9_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_9_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_9_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_9_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_9_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_9_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_9 |     array    |
|Conv_0_weights_V_0_3_8_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_8_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_8_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_8_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_8_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_8_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_8_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_8_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_8_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_8_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_8 |     array    |
|Conv_0_weights_V_0_3_7_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_7_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_7_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_7_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_7_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_7_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_7_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_7_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_7_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_7_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_7 |     array    |
|Conv_0_weights_V_0_3_6_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_6_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_6_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_6_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_6_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_6_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_6_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_6_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_6_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_6_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_6 |     array    |
|Conv_0_weights_V_0_3_5_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_5_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_5_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_5_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_5_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_5_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_5_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_5_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_5_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_5_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_5 |     array    |
|Conv_0_weights_V_0_3_4_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_4_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_4_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_4_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_4_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_4_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_4_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_4_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_4_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_4_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_4 |     array    |
|Conv_0_weights_V_0_3_3_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_3_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_3_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_3_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_3_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_3_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_3_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_3_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_3_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_3_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_3 |     array    |
|Conv_0_weights_V_0_3_2_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_2_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_2_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_2_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_2_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_2_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_2_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_2_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_2_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_2_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_2 |     array    |
|Conv_0_weights_V_0_3_1_address0   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_1_ce0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_1_d0         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_1_q0         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_1_we0        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_1_address1   | out |    2|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_1_ce1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_1_d1         | out |   16|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_1_q1         |  in |   16|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_1_we1        | out |    1|  ap_memory |  Conv_0_weights_V_0_3_1 |     array    |
|Conv_0_weights_V_0_3_address0     | out |    2|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|Conv_0_weights_V_0_3_ce0          | out |    1|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|Conv_0_weights_V_0_3_d0           | out |   16|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|Conv_0_weights_V_0_3_q0           |  in |   16|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|Conv_0_weights_V_0_3_we0          | out |    1|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|Conv_0_weights_V_0_3_address1     | out |    2|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|Conv_0_weights_V_0_3_ce1          | out |    1|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|Conv_0_weights_V_0_3_d1           | out |   16|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|Conv_0_weights_V_0_3_q1           |  in |   16|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|Conv_0_weights_V_0_3_we1          | out |    1|  ap_memory |   Conv_0_weights_V_0_3  |     array    |
|ap_clk                            |  in |    1| ap_ctrl_hs |         process         | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |         process         | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |         process         | return value |
|ap_done                           | out |    1| ap_ctrl_hs |         process         | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |         process         | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |         process         | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |         process         | return value |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_hw_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %out_hw_V_offset)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 13 'read' 'out_hw_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_hw_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %in_hw_V_offset)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 14 'read' 'in_hw_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_reloading_in_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_reloading_in_2)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 15 'read' 'weights_reloading_in_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_hw_V_offset_c = alloca i29, align 4" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 16 'alloca' 'out_hw_V_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_reloading_in_3 = alloca i32, align 4" [partition_0/src/single_layer_top.cpp:58]   --->   Operation 17 'alloca' 'weights_reloading_in_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_0_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:79]   --->   Operation 18 'alloca' 'in_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Conv_0_Conv_0_squeez_4 = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:84]   --->   Operation 19 'alloca' 'Conv_0_Conv_0_squeez_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Conv_0_Conv_0_squeez_5 = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:84]   --->   Operation 20 'alloca' 'Conv_0_Conv_0_squeez_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Conv_0_Conv_0_squeez_6 = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:84]   --->   Operation 21 'alloca' 'Conv_0_Conv_0_squeez_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Conv_0_Conv_0_squeez_7 = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:84]   --->   Operation 22 'alloca' 'Conv_0_Conv_0_squeez_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_17 = alloca i16, align 2"   --->   Operation 23 'alloca' 'Conv_0_squeeze_Relu_17' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_18 = alloca i16, align 2"   --->   Operation 24 'alloca' 'Conv_0_squeeze_Relu_18' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_19 = alloca i16, align 2"   --->   Operation 25 'alloca' 'Conv_0_squeeze_Relu_19' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_20 = alloca i16, align 2"   --->   Operation 26 'alloca' 'Conv_0_squeeze_Relu_20' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_21 = alloca i16, align 2"   --->   Operation 27 'alloca' 'Conv_0_squeeze_Relu_21' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_22 = alloca i16, align 2"   --->   Operation 28 'alloca' 'Conv_0_squeeze_Relu_22' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_23 = alloca i16, align 2"   --->   Operation 29 'alloca' 'Conv_0_squeeze_Relu_23' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_24 = alloca i16, align 2"   --->   Operation 30 'alloca' 'Conv_0_squeeze_Relu_24' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_25 = alloca i16, align 2"   --->   Operation 31 'alloca' 'Conv_0_squeeze_Relu_25' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_26 = alloca i16, align 2"   --->   Operation 32 'alloca' 'Conv_0_squeeze_Relu_26' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_27 = alloca i16, align 2"   --->   Operation 33 'alloca' 'Conv_0_squeeze_Relu_27' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_28 = alloca i16, align 2"   --->   Operation 34 'alloca' 'Conv_0_squeeze_Relu_28' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_29 = alloca i16, align 2"   --->   Operation 35 'alloca' 'Conv_0_squeeze_Relu_29' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_30 = alloca i16, align 2"   --->   Operation 36 'alloca' 'Conv_0_squeeze_Relu_30' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_31 = alloca i16, align 2"   --->   Operation 37 'alloca' 'Conv_0_squeeze_Relu_31' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_32 = alloca i16, align 2"   --->   Operation 38 'alloca' 'Conv_0_squeeze_Relu_32' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_16 = alloca i16, align 2"   --->   Operation 39 'alloca' 'Relu_1_squeeze_Relu_16' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_17 = alloca i16, align 2"   --->   Operation 40 'alloca' 'Relu_1_squeeze_Relu_17' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_18 = alloca i16, align 2"   --->   Operation 41 'alloca' 'Relu_1_squeeze_Relu_18' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_19 = alloca i16, align 2"   --->   Operation 42 'alloca' 'Relu_1_squeeze_Relu_19' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_20 = alloca i16, align 2"   --->   Operation 43 'alloca' 'Relu_1_squeeze_Relu_20' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_21 = alloca i16, align 2"   --->   Operation 44 'alloca' 'Relu_1_squeeze_Relu_21' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_22 = alloca i16, align 2"   --->   Operation 45 'alloca' 'Relu_1_squeeze_Relu_22' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_23 = alloca i16, align 2"   --->   Operation 46 'alloca' 'Relu_1_squeeze_Relu_23' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_24 = alloca i16, align 2"   --->   Operation 47 'alloca' 'Relu_1_squeeze_Relu_24' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_25 = alloca i16, align 2"   --->   Operation 48 'alloca' 'Relu_1_squeeze_Relu_25' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_26 = alloca i16, align 2"   --->   Operation 49 'alloca' 'Relu_1_squeeze_Relu_26' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_27 = alloca i16, align 2"   --->   Operation 50 'alloca' 'Relu_1_squeeze_Relu_27' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_28 = alloca i16, align 2"   --->   Operation 51 'alloca' 'Relu_1_squeeze_Relu_28' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_29 = alloca i16, align 2"   --->   Operation 52 'alloca' 'Relu_1_squeeze_Relu_29' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_30 = alloca i16, align 2"   --->   Operation 53 'alloca' 'Relu_1_squeeze_Relu_30' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_31 = alloca i16, align 2"   --->   Operation 54 'alloca' 'Relu_1_squeeze_Relu_31' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out_0_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:99]   --->   Operation 55 'alloca' 'out_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out_1_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:99]   --->   Operation 56 'alloca' 'out_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%out_2_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:99]   --->   Operation 57 'alloca' 'out_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%out_3_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:99]   --->   Operation 58 'alloca' 'out_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 59 [2/2] (4.37ns)   --->   "call void @mem_read50230(i64* %in_hw_V, i29 %in_hw_V_offset_read, i16* %in_0_V_V, i32 %weights_reloading_in_4, i32* %weights_reloading_in_3, i29 %out_hw_V_offset_read, i29* %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 59 'call' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "call void @mem_read50230(i64* %in_hw_V, i29 %in_hw_V_offset_read, i16* %in_0_V_V, i32 %weights_reloading_in_4, i32* %weights_reloading_in_3, i29 %out_hw_V_offset_read, i29* %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @Conv_0(i16* %in_0_V_V, i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_7)" [partition_0/src/single_layer_top.cpp:118]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @Conv_0(i16* %in_0_V_V, i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_7)" [partition_0/src/single_layer_top.cpp:118]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @Conv_0_squeeze_Relu_.16(i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_7, i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_32)" [partition_0/src/single_layer_top.cpp:119]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @Conv_0_squeeze_Relu_.16(i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_7, i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_32)" [partition_0/src/single_layer_top.cpp:119]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1(i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_32, i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_31)" [partition_0/src/single_layer_top.cpp:120]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1(i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_32, i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_31)" [partition_0/src/single_layer_top.cpp:120]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 67 [2/2] (0.00ns)   --->   "call fastcc void @squeeze_Relu_1(i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_31, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V)" [partition_0/src/single_layer_top.cpp:121]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @squeeze_Relu_1(i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_31, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V)" [partition_0/src/single_layer_top.cpp:121]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 69 [2/2] (0.00ns)   --->   "call void @mem_write(i32* %weights_reloading_in_3, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V, i64* %out_hw_V, i29* nocapture %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:124]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24)"   --->   Operation 70 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_23)"   --->   Operation 71 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_22)"   --->   Operation 72 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_21)"   --->   Operation 73 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_20)"   --->   Operation 74 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_19)"   --->   Operation 75 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_18)"   --->   Operation 76 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_17)"   --->   Operation 77 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_16)"   --->   Operation 78 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_15)"   --->   Operation 79 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_14)"   --->   Operation 80 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_13)"   --->   Operation 81 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_12)"   --->   Operation 82 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_11)"   --->   Operation 83 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_10)"   --->   Operation 84 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_9)"   --->   Operation 85 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_8)"   --->   Operation 86 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_7)"   --->   Operation 87 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_6)"   --->   Operation 88 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_5)"   --->   Operation 89 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_4)"   --->   Operation 90 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_3)"   --->   Operation 91 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_2)"   --->   Operation 92 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_1)"   --->   Operation 93 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0)"   --->   Operation 94 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_24)"   --->   Operation 95 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_23)"   --->   Operation 96 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_22)"   --->   Operation 97 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_21)"   --->   Operation 98 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_20)"   --->   Operation 99 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_19)"   --->   Operation 100 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_18)"   --->   Operation 101 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_17)"   --->   Operation 102 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_16)"   --->   Operation 103 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_15)"   --->   Operation 104 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_14)"   --->   Operation 105 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_13)"   --->   Operation 106 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_12)"   --->   Operation 107 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_11)"   --->   Operation 108 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_10)"   --->   Operation 109 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_9)"   --->   Operation 110 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_8)"   --->   Operation 111 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_7)"   --->   Operation 112 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_6)"   --->   Operation 113 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_5)"   --->   Operation 114 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_4)"   --->   Operation 115 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_3)"   --->   Operation 116 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_2)"   --->   Operation 117 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_1)"   --->   Operation 118 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1)"   --->   Operation 119 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_24)"   --->   Operation 120 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_23)"   --->   Operation 121 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_22)"   --->   Operation 122 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_21)"   --->   Operation 123 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_20)"   --->   Operation 124 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_19)"   --->   Operation 125 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_18)"   --->   Operation 126 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_17)"   --->   Operation 127 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_16)"   --->   Operation 128 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_15)"   --->   Operation 129 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_14)"   --->   Operation 130 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_13)"   --->   Operation 131 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_12)"   --->   Operation 132 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_11)"   --->   Operation 133 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_10)"   --->   Operation 134 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_9)"   --->   Operation 135 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_8)"   --->   Operation 136 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_7)"   --->   Operation 137 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_6)"   --->   Operation 138 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_5)"   --->   Operation 139 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_4)"   --->   Operation 140 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_3)"   --->   Operation 141 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_2)"   --->   Operation 142 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_1)"   --->   Operation 143 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2)"   --->   Operation 144 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_24)"   --->   Operation 145 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_23)"   --->   Operation 146 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_22)"   --->   Operation 147 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_21)"   --->   Operation 148 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_20)"   --->   Operation 149 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_19)"   --->   Operation 150 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_18)"   --->   Operation 151 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_17)"   --->   Operation 152 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_16)"   --->   Operation 153 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_15)"   --->   Operation 154 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_14)"   --->   Operation 155 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_13)"   --->   Operation 156 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_12)"   --->   Operation 157 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_11)"   --->   Operation 158 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_10)"   --->   Operation 159 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_9)"   --->   Operation 160 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_8)"   --->   Operation 161 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_7)"   --->   Operation 162 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_6)"   --->   Operation 163 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_5)"   --->   Operation 164 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_4)"   --->   Operation 165 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_3)"   --->   Operation 166 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_2)"   --->   Operation 167 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_1)"   --->   Operation 168 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3)"   --->   Operation 169 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 170 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 171 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 172 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 173 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 174 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 175 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 176 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 177 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 178 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 179 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 180 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 181 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 182 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 183 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 184 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 186 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 187 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 188 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 189 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 190 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 191 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 192 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 193 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 194 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 195 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 196 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 197 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 198 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 199 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 200 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 201 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 202 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 203 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 204 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 205 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 206 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 207 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 208 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 209 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 210 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 211 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 212 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 213 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 214 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 215 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 216 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 217 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 218 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 219 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 220 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 221 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 222 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 223 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 224 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 225 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 226 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 227 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 228 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 229 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 230 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 231 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 232 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 233 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 234 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 235 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 236 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 237 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 238 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 239 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 240 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 241 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 242 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 243 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 244 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 245 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 246 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 247 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 248 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 249 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 250 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 251 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 252 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 253 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 254 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 255 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 256 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 257 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 258 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 259 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 260 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 261 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 262 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 263 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 264 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 265 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 266 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 267 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 268 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 269 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str4) nounwind" [partition_0/src/single_layer_top.cpp:65]   --->   Operation 270 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 2304, [21 x i8]* @p_str13, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [16 x i8]* @p_str14, [1 x i8]* @p_str4)"   --->   Operation 271 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 272 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @in_LF_0_NF_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %in_0_V_V, i16* %in_0_V_V)"   --->   Operation 273 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 274 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @Conv_0_Conv_0_squeez_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_4)"   --->   Operation 275 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_Conv_0_squeez_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 276 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @Conv_0_Conv_0_squeez_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_5)"   --->   Operation 277 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_Conv_0_squeez_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 278 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @Conv_0_Conv_0_squeez_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_6)"   --->   Operation 279 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_Conv_0_squeez_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 280 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @Conv_0_Conv_0_squeez, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_Conv_0_squeez_7, i16* %Conv_0_Conv_0_squeez_7)"   --->   Operation 281 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_Conv_0_squeez_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 282 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_15, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_17)"   --->   Operation 283 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 284 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_14, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_18)"   --->   Operation 285 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 286 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_19)"   --->   Operation 287 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 288 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_20)"   --->   Operation 289 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 290 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_21)"   --->   Operation 291 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 292 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_22)"   --->   Operation 293 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 294 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_23)"   --->   Operation 295 'specchannel' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 296 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_24)"   --->   Operation 297 'specchannel' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_24, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 298 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_25)"   --->   Operation 299 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_25, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 300 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_26)"   --->   Operation 301 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 302 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_13, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_27)"   --->   Operation 303 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_27, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 304 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_12, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_28)"   --->   Operation 305 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_28, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 306 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_11, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_29)"   --->   Operation 307 'specchannel' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_29, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 308 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_10, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_30)"   --->   Operation 309 'specchannel' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_30, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_31)"   --->   Operation 311 'specchannel' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_31, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 312 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_32, i16* %Conv_0_squeeze_Relu_32)"   --->   Operation 313 'specchannel' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_32, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 314 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_15, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_16)"   --->   Operation 315 'specchannel' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 316 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_14, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_17)"   --->   Operation 317 'specchannel' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 318 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_18)"   --->   Operation 319 'specchannel' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 320 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_19)"   --->   Operation 321 'specchannel' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 322 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_20)"   --->   Operation 323 'specchannel' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 324 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_21)"   --->   Operation 325 'specchannel' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 326 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_22)"   --->   Operation 327 'specchannel' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 328 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_23)"   --->   Operation 329 'specchannel' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 330 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_24)"   --->   Operation 331 'specchannel' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_24, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 332 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_25)"   --->   Operation 333 'specchannel' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_25, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 334 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_13, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_26)"   --->   Operation 335 'specchannel' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 336 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_12, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_27)"   --->   Operation 337 'specchannel' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_27, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 338 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_11, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_28)"   --->   Operation 339 'specchannel' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_28, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 340 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_10, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_29)"   --->   Operation 341 'specchannel' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_29, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 342 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_30)"   --->   Operation 343 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_30, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 344 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_31, i16* %Relu_1_squeeze_Relu_31)"   --->   Operation 345 'specchannel' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_31, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 346 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @out_LF_0_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %out_0_V_V, i16* %out_0_V_V)"   --->   Operation 347 'specchannel' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 348 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @out_LF_1_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %out_1_V_V, i16* %out_1_V_V)"   --->   Operation 349 'specchannel' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 350 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @out_LF_2_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %out_2_V_V, i16* %out_2_V_V)"   --->   Operation 351 'specchannel' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 352 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @out_LF_3_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %out_3_V_V, i16* %out_3_V_V)"   --->   Operation 353 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 354 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [4 x i16]* @Conv_0_weights_V_0_0_23, [4 x i16]* @Conv_0_weights_V_0_0_22, [4 x i16]* @Conv_0_weights_V_0_0_21, [4 x i16]* @Conv_0_weights_V_0_0_20, [4 x i16]* @Conv_0_weights_V_0_0_19, [4 x i16]* @Conv_0_weights_V_0_0_18, [4 x i16]* @Conv_0_weights_V_0_0_17, [4 x i16]* @Conv_0_weights_V_0_0_16, [4 x i16]* @Conv_0_weights_V_0_0_15, [4 x i16]* @Conv_0_weights_V_0_0_14, [4 x i16]* @Conv_0_weights_V_0_0_13, [4 x i16]* @Conv_0_weights_V_0_0_12, [4 x i16]* @Conv_0_weights_V_0_0_11, [4 x i16]* @Conv_0_weights_V_0_0_10, [4 x i16]* @Conv_0_weights_V_0_0_9, [4 x i16]* @Conv_0_weights_V_0_0_8, [4 x i16]* @Conv_0_weights_V_0_0_7, [4 x i16]* @Conv_0_weights_V_0_0_6, [4 x i16]* @Conv_0_weights_V_0_0_5, [4 x i16]* @Conv_0_weights_V_0_0_4, [4 x i16]* @Conv_0_weights_V_0_0_3, [4 x i16]* @Conv_0_weights_V_0_0_2, [4 x i16]* @Conv_0_weights_V_0_0_1, [4 x i16]* @Conv_0_weights_V_0_0, [4 x i16]* @Conv_0_weights_V_0_1_24, [4 x i16]* @Conv_0_weights_V_0_1_23, [4 x i16]* @Conv_0_weights_V_0_1_22, [4 x i16]* @Conv_0_weights_V_0_1_21, [4 x i16]* @Conv_0_weights_V_0_1_20, [4 x i16]* @Conv_0_weights_V_0_1_19, [4 x i16]* @Conv_0_weights_V_0_1_18, [4 x i16]* @Conv_0_weights_V_0_1_17, [4 x i16]* @Conv_0_weights_V_0_1_16, [4 x i16]* @Conv_0_weights_V_0_1_15, [4 x i16]* @Conv_0_weights_V_0_1_14, [4 x i16]* @Conv_0_weights_V_0_1_13, [4 x i16]* @Conv_0_weights_V_0_1_12, [4 x i16]* @Conv_0_weights_V_0_1_11, [4 x i16]* @Conv_0_weights_V_0_1_10, [4 x i16]* @Conv_0_weights_V_0_1_9, [4 x i16]* @Conv_0_weights_V_0_1_8, [4 x i16]* @Conv_0_weights_V_0_1_7, [4 x i16]* @Conv_0_weights_V_0_1_6, [4 x i16]* @Conv_0_weights_V_0_1_5, [4 x i16]* @Conv_0_weights_V_0_1_4, [4 x i16]* @Conv_0_weights_V_0_1_3, [4 x i16]* @Conv_0_weights_V_0_1_2, [4 x i16]* @Conv_0_weights_V_0_1_1, [4 x i16]* @Conv_0_weights_V_0_1, [4 x i16]* @Conv_0_weights_V_0_2_24, [4 x i16]* @Conv_0_weights_V_0_2_23, [4 x i16]* @Conv_0_weights_V_0_2_22, [4 x i16]* @Conv_0_weights_V_0_2_21, [4 x i16]* @Conv_0_weights_V_0_2_20, [4 x i16]* @Conv_0_weights_V_0_2_19, [4 x i16]* @Conv_0_weights_V_0_2_18, [4 x i16]* @Conv_0_weights_V_0_2_17, [4 x i16]* @Conv_0_weights_V_0_2_16, [4 x i16]* @Conv_0_weights_V_0_2_15, [4 x i16]* @Conv_0_weights_V_0_2_14, [4 x i16]* @Conv_0_weights_V_0_2_13, [4 x i16]* @Conv_0_weights_V_0_2_12, [4 x i16]* @Conv_0_weights_V_0_2_11, [4 x i16]* @Conv_0_weights_V_0_2_10, [4 x i16]* @Conv_0_weights_V_0_2_9, [4 x i16]* @Conv_0_weights_V_0_2_8, [4 x i16]* @Conv_0_weights_V_0_2_7, [4 x i16]* @Conv_0_weights_V_0_2_6, [4 x i16]* @Conv_0_weights_V_0_2_5, [4 x i16]* @Conv_0_weights_V_0_2_4, [4 x i16]* @Conv_0_weights_V_0_2_3, [4 x i16]* @Conv_0_weights_V_0_2_2, [4 x i16]* @Conv_0_weights_V_0_2_1, [4 x i16]* @Conv_0_weights_V_0_2, [4 x i16]* @Conv_0_weights_V_0_3_24, [4 x i16]* @Conv_0_weights_V_0_3_23, [4 x i16]* @Conv_0_weights_V_0_3_22, [4 x i16]* @Conv_0_weights_V_0_3_21, [4 x i16]* @Conv_0_weights_V_0_3_20, [4 x i16]* @Conv_0_weights_V_0_3_19, [4 x i16]* @Conv_0_weights_V_0_3_18, [4 x i16]* @Conv_0_weights_V_0_3_17, [4 x i16]* @Conv_0_weights_V_0_3_16, [4 x i16]* @Conv_0_weights_V_0_3_15, [4 x i16]* @Conv_0_weights_V_0_3_14, [4 x i16]* @Conv_0_weights_V_0_3_13, [4 x i16]* @Conv_0_weights_V_0_3_12, [4 x i16]* @Conv_0_weights_V_0_3_11, [4 x i16]* @Conv_0_weights_V_0_3_10, [4 x i16]* @Conv_0_weights_V_0_3_9, [4 x i16]* @Conv_0_weights_V_0_3_8, [4 x i16]* @Conv_0_weights_V_0_3_7, [4 x i16]* @Conv_0_weights_V_0_3_6, [4 x i16]* @Conv_0_weights_V_0_3_5, [4 x i16]* @Conv_0_weights_V_0_3_4, [4 x i16]* @Conv_0_weights_V_0_3_3, [4 x i16]* @Conv_0_weights_V_0_3_2, [4 x i16]* @Conv_0_weights_V_0_3_1, [4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:70]   --->   Operation 355 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24, [4 x i16]* @Conv_0_weights_V_0_0_23, [4 x i16]* @Conv_0_weights_V_0_0_22, [4 x i16]* @Conv_0_weights_V_0_0_21, [4 x i16]* @Conv_0_weights_V_0_0_20, [4 x i16]* @Conv_0_weights_V_0_0_19, [4 x i16]* @Conv_0_weights_V_0_0_18, [4 x i16]* @Conv_0_weights_V_0_0_17, [4 x i16]* @Conv_0_weights_V_0_0_16, [4 x i16]* @Conv_0_weights_V_0_0_15, [4 x i16]* @Conv_0_weights_V_0_0_14, [4 x i16]* @Conv_0_weights_V_0_0_13, [4 x i16]* @Conv_0_weights_V_0_0_12, [4 x i16]* @Conv_0_weights_V_0_0_11, [4 x i16]* @Conv_0_weights_V_0_0_10, [4 x i16]* @Conv_0_weights_V_0_0_9, [4 x i16]* @Conv_0_weights_V_0_0_8, [4 x i16]* @Conv_0_weights_V_0_0_7, [4 x i16]* @Conv_0_weights_V_0_0_6, [4 x i16]* @Conv_0_weights_V_0_0_5, [4 x i16]* @Conv_0_weights_V_0_0_4, [4 x i16]* @Conv_0_weights_V_0_0_3, [4 x i16]* @Conv_0_weights_V_0_0_2, [4 x i16]* @Conv_0_weights_V_0_0_1, [4 x i16]* @Conv_0_weights_V_0_0, [4 x i16]* @Conv_0_weights_V_0_1_24, [4 x i16]* @Conv_0_weights_V_0_1_23, [4 x i16]* @Conv_0_weights_V_0_1_22, [4 x i16]* @Conv_0_weights_V_0_1_21, [4 x i16]* @Conv_0_weights_V_0_1_20, [4 x i16]* @Conv_0_weights_V_0_1_19, [4 x i16]* @Conv_0_weights_V_0_1_18, [4 x i16]* @Conv_0_weights_V_0_1_17, [4 x i16]* @Conv_0_weights_V_0_1_16, [4 x i16]* @Conv_0_weights_V_0_1_15, [4 x i16]* @Conv_0_weights_V_0_1_14, [4 x i16]* @Conv_0_weights_V_0_1_13, [4 x i16]* @Conv_0_weights_V_0_1_12, [4 x i16]* @Conv_0_weights_V_0_1_11, [4 x i16]* @Conv_0_weights_V_0_1_10, [4 x i16]* @Conv_0_weights_V_0_1_9, [4 x i16]* @Conv_0_weights_V_0_1_8, [4 x i16]* @Conv_0_weights_V_0_1_7, [4 x i16]* @Conv_0_weights_V_0_1_6, [4 x i16]* @Conv_0_weights_V_0_1_5, [4 x i16]* @Conv_0_weights_V_0_1_4, [4 x i16]* @Conv_0_weights_V_0_1_3, [4 x i16]* @Conv_0_weights_V_0_1_2, [4 x i16]* @Conv_0_weights_V_0_1_1, [4 x i16]* @Conv_0_weights_V_0_1, [4 x i16]* @Conv_0_weights_V_0_2_24, [4 x i16]* @Conv_0_weights_V_0_2_23, [4 x i16]* @Conv_0_weights_V_0_2_22, [4 x i16]* @Conv_0_weights_V_0_2_21, [4 x i16]* @Conv_0_weights_V_0_2_20, [4 x i16]* @Conv_0_weights_V_0_2_19, [4 x i16]* @Conv_0_weights_V_0_2_18, [4 x i16]* @Conv_0_weights_V_0_2_17, [4 x i16]* @Conv_0_weights_V_0_2_16, [4 x i16]* @Conv_0_weights_V_0_2_15, [4 x i16]* @Conv_0_weights_V_0_2_14, [4 x i16]* @Conv_0_weights_V_0_2_13, [4 x i16]* @Conv_0_weights_V_0_2_12, [4 x i16]* @Conv_0_weights_V_0_2_11, [4 x i16]* @Conv_0_weights_V_0_2_10, [4 x i16]* @Conv_0_weights_V_0_2_9, [4 x i16]* @Conv_0_weights_V_0_2_8, [4 x i16]* @Conv_0_weights_V_0_2_7, [4 x i16]* @Conv_0_weights_V_0_2_6, [4 x i16]* @Conv_0_weights_V_0_2_5, [4 x i16]* @Conv_0_weights_V_0_2_4, [4 x i16]* @Conv_0_weights_V_0_2_3, [4 x i16]* @Conv_0_weights_V_0_2_2, [4 x i16]* @Conv_0_weights_V_0_2_1, [4 x i16]* @Conv_0_weights_V_0_2, [4 x i16]* @Conv_0_weights_V_0_3_24, [4 x i16]* @Conv_0_weights_V_0_3_23, [4 x i16]* @Conv_0_weights_V_0_3_22, [4 x i16]* @Conv_0_weights_V_0_3_21, [4 x i16]* @Conv_0_weights_V_0_3_20, [4 x i16]* @Conv_0_weights_V_0_3_19, [4 x i16]* @Conv_0_weights_V_0_3_18, [4 x i16]* @Conv_0_weights_V_0_3_17, [4 x i16]* @Conv_0_weights_V_0_3_16, [4 x i16]* @Conv_0_weights_V_0_3_15, [4 x i16]* @Conv_0_weights_V_0_3_14, [4 x i16]* @Conv_0_weights_V_0_3_13, [4 x i16]* @Conv_0_weights_V_0_3_12, [4 x i16]* @Conv_0_weights_V_0_3_11, [4 x i16]* @Conv_0_weights_V_0_3_10, [4 x i16]* @Conv_0_weights_V_0_3_9, [4 x i16]* @Conv_0_weights_V_0_3_8, [4 x i16]* @Conv_0_weights_V_0_3_7, [4 x i16]* @Conv_0_weights_V_0_3_6, [4 x i16]* @Conv_0_weights_V_0_3_5, [4 x i16]* @Conv_0_weights_V_0_3_4, [4 x i16]* @Conv_0_weights_V_0_3_3, [4 x i16]* @Conv_0_weights_V_0_3_2, [4 x i16]* @Conv_0_weights_V_0_3_1, [4 x i16]* @Conv_0_weights_V_0_3)"   --->   Operation 356 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i24]* @Conv_0_biases_V_0, [4 x i24]* @Conv_0_biases_V_1, [4 x i24]* @Conv_0_biases_V_2, [4 x i24]* @Conv_0_biases_V_3, [1 x i8]* @p_str4, [7 x i8]* @p_str47, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:75]   --->   Operation 357 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i24]* @Conv_0_biases_V_0, [4 x i24]* @Conv_0_biases_V_1, [4 x i24]* @Conv_0_biases_V_2, [4 x i24]* @Conv_0_biases_V_3)"   --->   Operation 358 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @weights_reloading_in, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i32* %weights_reloading_in_3, i32* %weights_reloading_in_3)" [partition_0/src/single_layer_top.cpp:58]   --->   Operation 359 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights_reloading_in_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [partition_0/src/single_layer_top.cpp:58]   --->   Operation 360 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @out_hw_OC_V_OC_offse, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i29* %out_hw_V_offset_c, i29* %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 361 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i29* %out_hw_V_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 362 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/2] (0.00ns)   --->   "call void @mem_write(i32* %weights_reloading_in_3, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V, i64* %out_hw_V, i29* nocapture %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:124]   --->   Operation 363 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/single_layer_top.cpp:65]   --->   Operation 364 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_reloading_in_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_hw_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_hw_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_hw_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_hw_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv_0_biases_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Conv_0_biases_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Conv_0_biases_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Conv_0_biases_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_hw_V_offset_read      (read                ) [ 0010000000000]
in_hw_V_offset_read       (read                ) [ 0010000000000]
weights_reloading_in_4    (read                ) [ 0010000000000]
out_hw_V_offset_c         (alloca              ) [ 0111111111111]
weights_reloading_in_3    (alloca              ) [ 0111111111111]
in_0_V_V                  (alloca              ) [ 0111111111111]
Conv_0_Conv_0_squeez_4    (alloca              ) [ 0011111111111]
Conv_0_Conv_0_squeez_5    (alloca              ) [ 0011111111111]
Conv_0_Conv_0_squeez_6    (alloca              ) [ 0011111111111]
Conv_0_Conv_0_squeez_7    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_17    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_18    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_19    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_20    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_21    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_22    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_23    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_24    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_25    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_26    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_27    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_28    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_29    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_30    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_31    (alloca              ) [ 0011111111111]
Conv_0_squeeze_Relu_32    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_16    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_17    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_18    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_19    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_20    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_21    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_22    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_23    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_24    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_25    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_26    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_27    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_28    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_29    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_30    (alloca              ) [ 0011111111111]
Relu_1_squeeze_Relu_31    (alloca              ) [ 0011111111111]
out_0_V_V                 (alloca              ) [ 0011111111111]
out_1_V_V                 (alloca              ) [ 0011111111111]
out_2_V_V                 (alloca              ) [ 0011111111111]
out_3_V_V                 (alloca              ) [ 0011111111111]
call_ln104                (call                ) [ 0000000000000]
call_ln118                (call                ) [ 0000000000000]
call_ln119                (call                ) [ 0000000000000]
call_ln120                (call                ) [ 0000000000000]
call_ln121                (call                ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specmemcore_ln0           (specmemcore         ) [ 0000000000000]
specdataflowpipeline_ln65 (specdataflowpipeline) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty                     (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_178                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_179                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_180                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_181                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_182                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_183                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_184                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_185                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_186                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_187                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_188                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_189                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_190                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_191                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_192                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_193                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_194                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_195                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_196                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_197                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_198                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_199                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_200                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_201                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_202                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_203                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_204                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_205                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_206                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_207                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_208                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_209                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_210                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_211                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_212                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_213                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_214                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_215                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_216                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_217                 (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specmemcore_ln70          (specmemcore         ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
specmemcore_ln75          (specmemcore         ) [ 0000000000000]
specstablecontent_ln0     (specstablecontent   ) [ 0000000000000]
empty_218                 (specchannel         ) [ 0000000000000]
specinterface_ln58        (specinterface       ) [ 0000000000000]
empty_219                 (specchannel         ) [ 0000000000000]
specinterface_ln104       (specinterface       ) [ 0000000000000]
call_ln124                (call                ) [ 0000000000000]
ret_ln65                  (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_reloading_in_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_reloading_in_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_hw_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_hw_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_hw_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_hw_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_hw_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_hw_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_hw_V_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_hw_V_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymo_20">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymo_19">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymo_16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymo_17">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymo_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymo_13">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymo_14">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymo_15">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymo_18">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymo_21">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Conv_0_weights_V_0_0_24">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Conv_0_weights_V_0_0_23">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Conv_0_weights_V_0_0_22">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Conv_0_weights_V_0_0_21">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="Conv_0_weights_V_0_0_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="Conv_0_weights_V_0_0_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="Conv_0_weights_V_0_0_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="Conv_0_weights_V_0_0_17">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Conv_0_weights_V_0_0_16">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Conv_0_weights_V_0_0_15">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="Conv_0_weights_V_0_0_14">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="Conv_0_weights_V_0_0_13">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Conv_0_weights_V_0_0_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Conv_0_weights_V_0_0_11">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Conv_0_weights_V_0_0_10">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Conv_0_weights_V_0_0_9">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="Conv_0_weights_V_0_0_8">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="Conv_0_weights_V_0_0_7">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="Conv_0_weights_V_0_0_6">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="Conv_0_weights_V_0_0_5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="Conv_0_weights_V_0_0_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="Conv_0_weights_V_0_0_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="Conv_0_weights_V_0_0_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="Conv_0_weights_V_0_0_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="Conv_0_weights_V_0_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="Conv_0_weights_V_0_1_24">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="Conv_0_weights_V_0_1_23">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="Conv_0_weights_V_0_1_22">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="Conv_0_weights_V_0_1_21">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="Conv_0_weights_V_0_1_20">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="Conv_0_weights_V_0_1_19">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="Conv_0_weights_V_0_1_18">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="Conv_0_weights_V_0_1_17">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="Conv_0_weights_V_0_1_16">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="Conv_0_weights_V_0_1_15">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="Conv_0_weights_V_0_1_14">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="Conv_0_weights_V_0_1_13">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="Conv_0_weights_V_0_1_12">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="Conv_0_weights_V_0_1_11">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="Conv_0_weights_V_0_1_10">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="Conv_0_weights_V_0_1_9">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="Conv_0_weights_V_0_1_8">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="Conv_0_weights_V_0_1_7">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="Conv_0_weights_V_0_1_6">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="Conv_0_weights_V_0_1_5">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="Conv_0_weights_V_0_1_4">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="Conv_0_weights_V_0_1_3">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="Conv_0_weights_V_0_1_2">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="Conv_0_weights_V_0_1_1">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="Conv_0_weights_V_0_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="Conv_0_weights_V_0_2_24">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="Conv_0_weights_V_0_2_23">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="Conv_0_weights_V_0_2_22">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="Conv_0_weights_V_0_2_21">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="Conv_0_weights_V_0_2_20">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="Conv_0_weights_V_0_2_19">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="Conv_0_weights_V_0_2_18">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="Conv_0_weights_V_0_2_17">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="Conv_0_weights_V_0_2_16">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="Conv_0_weights_V_0_2_15">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="Conv_0_weights_V_0_2_14">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="Conv_0_weights_V_0_2_13">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="Conv_0_weights_V_0_2_12">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="Conv_0_weights_V_0_2_11">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="Conv_0_weights_V_0_2_10">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="Conv_0_weights_V_0_2_9">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="Conv_0_weights_V_0_2_8">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="Conv_0_weights_V_0_2_7">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="Conv_0_weights_V_0_2_6">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="Conv_0_weights_V_0_2_5">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="Conv_0_weights_V_0_2_4">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="Conv_0_weights_V_0_2_3">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="Conv_0_weights_V_0_2_2">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="Conv_0_weights_V_0_2_1">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="Conv_0_weights_V_0_2">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="Conv_0_weights_V_0_3_24">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="Conv_0_weights_V_0_3_23">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="Conv_0_weights_V_0_3_22">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="Conv_0_weights_V_0_3_21">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="Conv_0_weights_V_0_3_20">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="Conv_0_weights_V_0_3_19">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="Conv_0_weights_V_0_3_18">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="Conv_0_weights_V_0_3_17">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="Conv_0_weights_V_0_3_16">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="Conv_0_weights_V_0_3_15">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="Conv_0_weights_V_0_3_14">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="Conv_0_weights_V_0_3_13">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="Conv_0_weights_V_0_3_12">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="Conv_0_weights_V_0_3_11">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="Conv_0_weights_V_0_3_10">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="Conv_0_weights_V_0_3_9">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="Conv_0_weights_V_0_3_8">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="Conv_0_weights_V_0_3_7">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="Conv_0_weights_V_0_3_6">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="Conv_0_weights_V_0_3_5">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="Conv_0_weights_V_0_3_4">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="Conv_0_weights_V_0_3_3">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="Conv_0_weights_V_0_3_2">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="Conv_0_weights_V_0_3_1">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="Conv_0_weights_V_0_3">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="Conv_0_biases_V_0">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_biases_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="Conv_0_biases_V_1">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_biases_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="Conv_0_biases_V_2">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_biases_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="Conv_0_biases_V_3">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_biases_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_read50230"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_.16"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="squeeze_Relu_1"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_write"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_LF_0_NF_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_Conv_0_squeez_3"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_Conv_0_squeez_2"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_Conv_0_squeez_1"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_Conv_0_squeez"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_15"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_14"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_7"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_6"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_5"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_4"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_3"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_2"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_1"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_s"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_13"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_12"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_11"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_10"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_9"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_squeeze_Relu_8"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_15"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_14"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_7"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_6"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_5"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_4"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_3"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_2"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_1"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_s"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_13"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_12"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_11"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_10"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_9"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_squeeze_Relu_8"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_LF_0_NF_OC_V_OC"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_LF_1_NF_OC_V_OC"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_LF_2_NF_OC_V_OC"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_LF_3_NF_OC_V_OC"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_reloading_in"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_hw_OC_V_OC_offse"/></StgValue>
</bind>
</comp>

<comp id="396" class="1004" name="out_hw_V_offset_c_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_hw_V_offset_c/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="weights_reloading_in_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_reloading_in_3/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="in_0_V_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_0_V_V/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="Conv_0_Conv_0_squeez_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_Conv_0_squeez_4/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="Conv_0_Conv_0_squeez_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_Conv_0_squeez_5/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="Conv_0_Conv_0_squeez_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_Conv_0_squeez_6/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="Conv_0_Conv_0_squeez_7_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_Conv_0_squeez_7/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="Conv_0_squeeze_Relu_17_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_17/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="Conv_0_squeeze_Relu_18_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_18/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="Conv_0_squeeze_Relu_19_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_19/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="Conv_0_squeeze_Relu_20_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_20/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="Conv_0_squeeze_Relu_21_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_21/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="Conv_0_squeeze_Relu_22_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_22/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="Conv_0_squeeze_Relu_23_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_23/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="Conv_0_squeeze_Relu_24_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_24/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="Conv_0_squeeze_Relu_25_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_25/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="Conv_0_squeeze_Relu_26_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_26/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="Conv_0_squeeze_Relu_27_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_27/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="Conv_0_squeeze_Relu_28_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_28/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="Conv_0_squeeze_Relu_29_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_29/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="Conv_0_squeeze_Relu_30_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_30/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="Conv_0_squeeze_Relu_31_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_31/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="Conv_0_squeeze_Relu_32_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Conv_0_squeeze_Relu_32/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="Relu_1_squeeze_Relu_16_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_16/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="Relu_1_squeeze_Relu_17_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_17/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="Relu_1_squeeze_Relu_18_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_18/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="Relu_1_squeeze_Relu_19_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_19/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="Relu_1_squeeze_Relu_20_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_20/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="Relu_1_squeeze_Relu_21_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_21/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="Relu_1_squeeze_Relu_22_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_22/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="Relu_1_squeeze_Relu_23_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_23/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="Relu_1_squeeze_Relu_24_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_24/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="Relu_1_squeeze_Relu_25_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_25/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="Relu_1_squeeze_Relu_26_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_26/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="Relu_1_squeeze_Relu_27_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_27/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="Relu_1_squeeze_Relu_28_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_28/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="Relu_1_squeeze_Relu_29_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_29/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="Relu_1_squeeze_Relu_30_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_30/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="Relu_1_squeeze_Relu_31_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Relu_1_squeeze_Relu_31/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="out_0_V_V_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_V_V/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="out_1_V_V_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_1_V_V/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="out_2_V_V_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_2_V_V/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="out_3_V_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_3_V_V/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="out_hw_V_offset_read_read_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="29" slack="0"/>
<pin id="570" dir="0" index="1" bw="29" slack="0"/>
<pin id="571" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_hw_V_offset_read/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="in_hw_V_offset_read_read_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="29" slack="0"/>
<pin id="576" dir="0" index="1" bw="29" slack="0"/>
<pin id="577" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_hw_V_offset_read/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="weights_reloading_in_4_read_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_reloading_in_4/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_Conv_0_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="0" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="2"/>
<pin id="589" dir="0" index="2" bw="16" slack="2"/>
<pin id="590" dir="0" index="3" bw="16" slack="2"/>
<pin id="591" dir="0" index="4" bw="16" slack="2"/>
<pin id="592" dir="0" index="5" bw="16" slack="2"/>
<pin id="593" dir="0" index="6" bw="6" slack="0"/>
<pin id="594" dir="0" index="7" bw="109" slack="0"/>
<pin id="595" dir="0" index="8" bw="105" slack="0"/>
<pin id="596" dir="0" index="9" bw="102" slack="0"/>
<pin id="597" dir="0" index="10" bw="97" slack="0"/>
<pin id="598" dir="0" index="11" bw="92" slack="0"/>
<pin id="599" dir="0" index="12" bw="87" slack="0"/>
<pin id="600" dir="0" index="13" bw="82" slack="0"/>
<pin id="601" dir="0" index="14" bw="77" slack="0"/>
<pin id="602" dir="0" index="15" bw="58" slack="0"/>
<pin id="603" dir="0" index="16" bw="26" slack="0"/>
<pin id="604" dir="0" index="17" bw="42" slack="0"/>
<pin id="605" dir="0" index="18" bw="16" slack="0"/>
<pin id="606" dir="0" index="19" bw="16" slack="0"/>
<pin id="607" dir="0" index="20" bw="16" slack="0"/>
<pin id="608" dir="0" index="21" bw="16" slack="0"/>
<pin id="609" dir="0" index="22" bw="16" slack="0"/>
<pin id="610" dir="0" index="23" bw="16" slack="0"/>
<pin id="611" dir="0" index="24" bw="16" slack="0"/>
<pin id="612" dir="0" index="25" bw="16" slack="0"/>
<pin id="613" dir="0" index="26" bw="16" slack="0"/>
<pin id="614" dir="0" index="27" bw="16" slack="0"/>
<pin id="615" dir="0" index="28" bw="16" slack="0"/>
<pin id="616" dir="0" index="29" bw="16" slack="0"/>
<pin id="617" dir="0" index="30" bw="16" slack="0"/>
<pin id="618" dir="0" index="31" bw="16" slack="0"/>
<pin id="619" dir="0" index="32" bw="16" slack="0"/>
<pin id="620" dir="0" index="33" bw="16" slack="0"/>
<pin id="621" dir="0" index="34" bw="16" slack="0"/>
<pin id="622" dir="0" index="35" bw="16" slack="0"/>
<pin id="623" dir="0" index="36" bw="16" slack="0"/>
<pin id="624" dir="0" index="37" bw="16" slack="0"/>
<pin id="625" dir="0" index="38" bw="16" slack="0"/>
<pin id="626" dir="0" index="39" bw="16" slack="0"/>
<pin id="627" dir="0" index="40" bw="16" slack="0"/>
<pin id="628" dir="0" index="41" bw="16" slack="0"/>
<pin id="629" dir="0" index="42" bw="16" slack="0"/>
<pin id="630" dir="0" index="43" bw="16" slack="0"/>
<pin id="631" dir="0" index="44" bw="16" slack="0"/>
<pin id="632" dir="0" index="45" bw="16" slack="0"/>
<pin id="633" dir="0" index="46" bw="16" slack="0"/>
<pin id="634" dir="0" index="47" bw="16" slack="0"/>
<pin id="635" dir="0" index="48" bw="16" slack="0"/>
<pin id="636" dir="0" index="49" bw="16" slack="0"/>
<pin id="637" dir="0" index="50" bw="16" slack="0"/>
<pin id="638" dir="0" index="51" bw="16" slack="0"/>
<pin id="639" dir="0" index="52" bw="16" slack="0"/>
<pin id="640" dir="0" index="53" bw="16" slack="0"/>
<pin id="641" dir="0" index="54" bw="16" slack="0"/>
<pin id="642" dir="0" index="55" bw="16" slack="0"/>
<pin id="643" dir="0" index="56" bw="16" slack="0"/>
<pin id="644" dir="0" index="57" bw="16" slack="0"/>
<pin id="645" dir="0" index="58" bw="16" slack="0"/>
<pin id="646" dir="0" index="59" bw="16" slack="0"/>
<pin id="647" dir="0" index="60" bw="16" slack="0"/>
<pin id="648" dir="0" index="61" bw="16" slack="0"/>
<pin id="649" dir="0" index="62" bw="16" slack="0"/>
<pin id="650" dir="0" index="63" bw="16" slack="0"/>
<pin id="651" dir="0" index="64" bw="16" slack="0"/>
<pin id="652" dir="0" index="65" bw="16" slack="0"/>
<pin id="653" dir="0" index="66" bw="16" slack="0"/>
<pin id="654" dir="0" index="67" bw="16" slack="0"/>
<pin id="655" dir="0" index="68" bw="16" slack="0"/>
<pin id="656" dir="0" index="69" bw="16" slack="0"/>
<pin id="657" dir="0" index="70" bw="16" slack="0"/>
<pin id="658" dir="0" index="71" bw="16" slack="0"/>
<pin id="659" dir="0" index="72" bw="16" slack="0"/>
<pin id="660" dir="0" index="73" bw="16" slack="0"/>
<pin id="661" dir="0" index="74" bw="16" slack="0"/>
<pin id="662" dir="0" index="75" bw="16" slack="0"/>
<pin id="663" dir="0" index="76" bw="16" slack="0"/>
<pin id="664" dir="0" index="77" bw="16" slack="0"/>
<pin id="665" dir="0" index="78" bw="16" slack="0"/>
<pin id="666" dir="0" index="79" bw="16" slack="0"/>
<pin id="667" dir="0" index="80" bw="16" slack="0"/>
<pin id="668" dir="0" index="81" bw="16" slack="0"/>
<pin id="669" dir="0" index="82" bw="16" slack="0"/>
<pin id="670" dir="0" index="83" bw="16" slack="0"/>
<pin id="671" dir="0" index="84" bw="16" slack="0"/>
<pin id="672" dir="0" index="85" bw="16" slack="0"/>
<pin id="673" dir="0" index="86" bw="16" slack="0"/>
<pin id="674" dir="0" index="87" bw="16" slack="0"/>
<pin id="675" dir="0" index="88" bw="16" slack="0"/>
<pin id="676" dir="0" index="89" bw="16" slack="0"/>
<pin id="677" dir="0" index="90" bw="16" slack="0"/>
<pin id="678" dir="0" index="91" bw="16" slack="0"/>
<pin id="679" dir="0" index="92" bw="16" slack="0"/>
<pin id="680" dir="0" index="93" bw="16" slack="0"/>
<pin id="681" dir="0" index="94" bw="16" slack="0"/>
<pin id="682" dir="0" index="95" bw="16" slack="0"/>
<pin id="683" dir="0" index="96" bw="16" slack="0"/>
<pin id="684" dir="0" index="97" bw="16" slack="0"/>
<pin id="685" dir="0" index="98" bw="16" slack="0"/>
<pin id="686" dir="0" index="99" bw="16" slack="0"/>
<pin id="687" dir="0" index="100" bw="16" slack="0"/>
<pin id="688" dir="0" index="101" bw="16" slack="0"/>
<pin id="689" dir="0" index="102" bw="16" slack="0"/>
<pin id="690" dir="0" index="103" bw="16" slack="0"/>
<pin id="691" dir="0" index="104" bw="16" slack="0"/>
<pin id="692" dir="0" index="105" bw="16" slack="0"/>
<pin id="693" dir="0" index="106" bw="16" slack="0"/>
<pin id="694" dir="0" index="107" bw="16" slack="0"/>
<pin id="695" dir="0" index="108" bw="16" slack="0"/>
<pin id="696" dir="0" index="109" bw="16" slack="0"/>
<pin id="697" dir="0" index="110" bw="16" slack="0"/>
<pin id="698" dir="0" index="111" bw="16" slack="0"/>
<pin id="699" dir="0" index="112" bw="16" slack="0"/>
<pin id="700" dir="0" index="113" bw="16" slack="0"/>
<pin id="701" dir="0" index="114" bw="16" slack="0"/>
<pin id="702" dir="0" index="115" bw="16" slack="0"/>
<pin id="703" dir="0" index="116" bw="16" slack="0"/>
<pin id="704" dir="0" index="117" bw="16" slack="0"/>
<pin id="705" dir="0" index="118" bw="24" slack="0"/>
<pin id="706" dir="0" index="119" bw="24" slack="0"/>
<pin id="707" dir="0" index="120" bw="24" slack="0"/>
<pin id="708" dir="0" index="121" bw="24" slack="0"/>
<pin id="709" dir="1" index="122" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="grp_Relu_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="0" slack="0"/>
<pin id="829" dir="0" index="1" bw="16" slack="6"/>
<pin id="830" dir="0" index="2" bw="16" slack="6"/>
<pin id="831" dir="0" index="3" bw="16" slack="6"/>
<pin id="832" dir="0" index="4" bw="16" slack="6"/>
<pin id="833" dir="0" index="5" bw="16" slack="6"/>
<pin id="834" dir="0" index="6" bw="16" slack="6"/>
<pin id="835" dir="0" index="7" bw="16" slack="6"/>
<pin id="836" dir="0" index="8" bw="16" slack="6"/>
<pin id="837" dir="0" index="9" bw="16" slack="6"/>
<pin id="838" dir="0" index="10" bw="16" slack="6"/>
<pin id="839" dir="0" index="11" bw="16" slack="6"/>
<pin id="840" dir="0" index="12" bw="16" slack="6"/>
<pin id="841" dir="0" index="13" bw="16" slack="6"/>
<pin id="842" dir="0" index="14" bw="16" slack="6"/>
<pin id="843" dir="0" index="15" bw="16" slack="6"/>
<pin id="844" dir="0" index="16" bw="16" slack="6"/>
<pin id="845" dir="0" index="17" bw="16" slack="6"/>
<pin id="846" dir="0" index="18" bw="16" slack="6"/>
<pin id="847" dir="0" index="19" bw="16" slack="6"/>
<pin id="848" dir="0" index="20" bw="16" slack="6"/>
<pin id="849" dir="0" index="21" bw="16" slack="6"/>
<pin id="850" dir="0" index="22" bw="16" slack="6"/>
<pin id="851" dir="0" index="23" bw="16" slack="6"/>
<pin id="852" dir="0" index="24" bw="16" slack="6"/>
<pin id="853" dir="0" index="25" bw="16" slack="6"/>
<pin id="854" dir="0" index="26" bw="16" slack="6"/>
<pin id="855" dir="0" index="27" bw="16" slack="6"/>
<pin id="856" dir="0" index="28" bw="16" slack="6"/>
<pin id="857" dir="0" index="29" bw="16" slack="6"/>
<pin id="858" dir="0" index="30" bw="16" slack="6"/>
<pin id="859" dir="0" index="31" bw="16" slack="6"/>
<pin id="860" dir="0" index="32" bw="16" slack="6"/>
<pin id="861" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln120/7 "/>
</bind>
</comp>

<comp id="863" class="1004" name="grp_squeeze_Relu_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="0" slack="0"/>
<pin id="865" dir="0" index="1" bw="16" slack="8"/>
<pin id="866" dir="0" index="2" bw="16" slack="8"/>
<pin id="867" dir="0" index="3" bw="16" slack="8"/>
<pin id="868" dir="0" index="4" bw="16" slack="8"/>
<pin id="869" dir="0" index="5" bw="16" slack="8"/>
<pin id="870" dir="0" index="6" bw="16" slack="8"/>
<pin id="871" dir="0" index="7" bw="16" slack="8"/>
<pin id="872" dir="0" index="8" bw="16" slack="8"/>
<pin id="873" dir="0" index="9" bw="16" slack="8"/>
<pin id="874" dir="0" index="10" bw="16" slack="8"/>
<pin id="875" dir="0" index="11" bw="16" slack="8"/>
<pin id="876" dir="0" index="12" bw="16" slack="8"/>
<pin id="877" dir="0" index="13" bw="16" slack="8"/>
<pin id="878" dir="0" index="14" bw="16" slack="8"/>
<pin id="879" dir="0" index="15" bw="16" slack="8"/>
<pin id="880" dir="0" index="16" bw="16" slack="8"/>
<pin id="881" dir="0" index="17" bw="16" slack="8"/>
<pin id="882" dir="0" index="18" bw="16" slack="8"/>
<pin id="883" dir="0" index="19" bw="16" slack="8"/>
<pin id="884" dir="0" index="20" bw="16" slack="8"/>
<pin id="885" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln121/9 "/>
</bind>
</comp>

<comp id="887" class="1004" name="grp_mem_write_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="0" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="10"/>
<pin id="890" dir="0" index="2" bw="16" slack="10"/>
<pin id="891" dir="0" index="3" bw="16" slack="10"/>
<pin id="892" dir="0" index="4" bw="16" slack="10"/>
<pin id="893" dir="0" index="5" bw="16" slack="10"/>
<pin id="894" dir="0" index="6" bw="64" slack="0"/>
<pin id="895" dir="0" index="7" bw="29" slack="10"/>
<pin id="896" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln124/11 "/>
</bind>
</comp>

<comp id="899" class="1004" name="grp_Conv_0_squeeze_Relu_16_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="0" slack="0"/>
<pin id="901" dir="0" index="1" bw="16" slack="4"/>
<pin id="902" dir="0" index="2" bw="16" slack="4"/>
<pin id="903" dir="0" index="3" bw="16" slack="4"/>
<pin id="904" dir="0" index="4" bw="16" slack="4"/>
<pin id="905" dir="0" index="5" bw="16" slack="4"/>
<pin id="906" dir="0" index="6" bw="16" slack="4"/>
<pin id="907" dir="0" index="7" bw="16" slack="4"/>
<pin id="908" dir="0" index="8" bw="16" slack="4"/>
<pin id="909" dir="0" index="9" bw="16" slack="4"/>
<pin id="910" dir="0" index="10" bw="16" slack="4"/>
<pin id="911" dir="0" index="11" bw="16" slack="4"/>
<pin id="912" dir="0" index="12" bw="16" slack="4"/>
<pin id="913" dir="0" index="13" bw="16" slack="4"/>
<pin id="914" dir="0" index="14" bw="16" slack="4"/>
<pin id="915" dir="0" index="15" bw="16" slack="4"/>
<pin id="916" dir="0" index="16" bw="16" slack="4"/>
<pin id="917" dir="0" index="17" bw="16" slack="4"/>
<pin id="918" dir="0" index="18" bw="16" slack="4"/>
<pin id="919" dir="0" index="19" bw="16" slack="4"/>
<pin id="920" dir="0" index="20" bw="16" slack="4"/>
<pin id="921" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="grp_mem_read50230_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="0" slack="0"/>
<pin id="925" dir="0" index="1" bw="64" slack="0"/>
<pin id="926" dir="0" index="2" bw="29" slack="0"/>
<pin id="927" dir="0" index="3" bw="16" slack="0"/>
<pin id="928" dir="0" index="4" bw="32" slack="0"/>
<pin id="929" dir="0" index="5" bw="32" slack="0"/>
<pin id="930" dir="0" index="6" bw="29" slack="0"/>
<pin id="931" dir="0" index="7" bw="29" slack="0"/>
<pin id="932" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln104/1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="out_hw_V_offset_read_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="29" slack="1"/>
<pin id="940" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="out_hw_V_offset_read "/>
</bind>
</comp>

<comp id="943" class="1005" name="in_hw_V_offset_read_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="29" slack="1"/>
<pin id="945" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="in_hw_V_offset_read "/>
</bind>
</comp>

<comp id="948" class="1005" name="weights_reloading_in_4_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_reloading_in_4 "/>
</bind>
</comp>

<comp id="953" class="1005" name="out_hw_V_offset_c_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="29" slack="0"/>
<pin id="955" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="out_hw_V_offset_c "/>
</bind>
</comp>

<comp id="959" class="1005" name="weights_reloading_in_3_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_reloading_in_3 "/>
</bind>
</comp>

<comp id="965" class="1005" name="in_0_V_V_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="0"/>
<pin id="967" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_0_V_V "/>
</bind>
</comp>

<comp id="971" class="1005" name="Conv_0_Conv_0_squeez_4_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="16" slack="2"/>
<pin id="973" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="Conv_0_Conv_0_squeez_4 "/>
</bind>
</comp>

<comp id="977" class="1005" name="Conv_0_Conv_0_squeez_5_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="2"/>
<pin id="979" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="Conv_0_Conv_0_squeez_5 "/>
</bind>
</comp>

<comp id="983" class="1005" name="Conv_0_Conv_0_squeez_6_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="2"/>
<pin id="985" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="Conv_0_Conv_0_squeez_6 "/>
</bind>
</comp>

<comp id="989" class="1005" name="Conv_0_Conv_0_squeez_7_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="16" slack="2"/>
<pin id="991" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="Conv_0_Conv_0_squeez_7 "/>
</bind>
</comp>

<comp id="995" class="1005" name="Conv_0_squeeze_Relu_17_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="4"/>
<pin id="997" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_17 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="Conv_0_squeeze_Relu_18_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="4"/>
<pin id="1003" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_18 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="Conv_0_squeeze_Relu_19_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="4"/>
<pin id="1009" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_19 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="Conv_0_squeeze_Relu_20_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="4"/>
<pin id="1015" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_20 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="Conv_0_squeeze_Relu_21_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="4"/>
<pin id="1021" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_21 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="Conv_0_squeeze_Relu_22_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="16" slack="4"/>
<pin id="1027" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_22 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="Conv_0_squeeze_Relu_23_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="4"/>
<pin id="1033" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_23 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="Conv_0_squeeze_Relu_24_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="4"/>
<pin id="1039" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_24 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="Conv_0_squeeze_Relu_25_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="16" slack="4"/>
<pin id="1045" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_25 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="Conv_0_squeeze_Relu_26_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="16" slack="4"/>
<pin id="1051" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_26 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="Conv_0_squeeze_Relu_27_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="4"/>
<pin id="1057" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_27 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="Conv_0_squeeze_Relu_28_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="16" slack="4"/>
<pin id="1063" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_28 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="Conv_0_squeeze_Relu_29_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="4"/>
<pin id="1069" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_29 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="Conv_0_squeeze_Relu_30_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="4"/>
<pin id="1075" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_30 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="Conv_0_squeeze_Relu_31_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="16" slack="4"/>
<pin id="1081" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_31 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="Conv_0_squeeze_Relu_32_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="4"/>
<pin id="1087" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="Conv_0_squeeze_Relu_32 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="Relu_1_squeeze_Relu_16_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="6"/>
<pin id="1093" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_16 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="Relu_1_squeeze_Relu_17_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="6"/>
<pin id="1099" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_17 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="Relu_1_squeeze_Relu_18_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="6"/>
<pin id="1105" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_18 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="Relu_1_squeeze_Relu_19_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="16" slack="6"/>
<pin id="1111" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_19 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="Relu_1_squeeze_Relu_20_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="16" slack="6"/>
<pin id="1117" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_20 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="Relu_1_squeeze_Relu_21_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="6"/>
<pin id="1123" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_21 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="Relu_1_squeeze_Relu_22_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="6"/>
<pin id="1129" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_22 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="Relu_1_squeeze_Relu_23_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="6"/>
<pin id="1135" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_23 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="Relu_1_squeeze_Relu_24_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="6"/>
<pin id="1141" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_24 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="Relu_1_squeeze_Relu_25_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="6"/>
<pin id="1147" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_25 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="Relu_1_squeeze_Relu_26_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="6"/>
<pin id="1153" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_26 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="Relu_1_squeeze_Relu_27_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="6"/>
<pin id="1159" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_27 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="Relu_1_squeeze_Relu_28_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="6"/>
<pin id="1165" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_28 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="Relu_1_squeeze_Relu_29_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="16" slack="6"/>
<pin id="1171" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_29 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="Relu_1_squeeze_Relu_30_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="6"/>
<pin id="1177" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_30 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="Relu_1_squeeze_Relu_31_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="6"/>
<pin id="1183" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="Relu_1_squeeze_Relu_31 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="out_0_V_V_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="8"/>
<pin id="1189" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="out_0_V_V "/>
</bind>
</comp>

<comp id="1193" class="1005" name="out_1_V_V_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="16" slack="8"/>
<pin id="1195" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="out_1_V_V "/>
</bind>
</comp>

<comp id="1199" class="1005" name="out_2_V_V_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="16" slack="8"/>
<pin id="1201" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="out_2_V_V "/>
</bind>
</comp>

<comp id="1205" class="1005" name="out_3_V_V_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="16" slack="8"/>
<pin id="1207" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="out_3_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="399"><net_src comp="246" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="246" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="246" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="246" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="246" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="246" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="246" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="246" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="246" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="246" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="246" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="246" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="246" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="246" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="246" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="246" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="246" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="246" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="246" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="246" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="246" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="246" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="246" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="246" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="246" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="246" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="246" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="246" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="246" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="246" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="246" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="246" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="246" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="246" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="246" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="246" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="246" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="246" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="246" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="246" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="246" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="246" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="246" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="242" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="8" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="242" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="4" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="244" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="0" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="710"><net_src comp="250" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="711"><net_src comp="10" pin="0"/><net_sink comp="586" pin=6"/></net>

<net id="712"><net_src comp="12" pin="0"/><net_sink comp="586" pin=7"/></net>

<net id="713"><net_src comp="14" pin="0"/><net_sink comp="586" pin=8"/></net>

<net id="714"><net_src comp="16" pin="0"/><net_sink comp="586" pin=9"/></net>

<net id="715"><net_src comp="18" pin="0"/><net_sink comp="586" pin=10"/></net>

<net id="716"><net_src comp="20" pin="0"/><net_sink comp="586" pin=11"/></net>

<net id="717"><net_src comp="22" pin="0"/><net_sink comp="586" pin=12"/></net>

<net id="718"><net_src comp="24" pin="0"/><net_sink comp="586" pin=13"/></net>

<net id="719"><net_src comp="26" pin="0"/><net_sink comp="586" pin=14"/></net>

<net id="720"><net_src comp="28" pin="0"/><net_sink comp="586" pin=15"/></net>

<net id="721"><net_src comp="30" pin="0"/><net_sink comp="586" pin=16"/></net>

<net id="722"><net_src comp="32" pin="0"/><net_sink comp="586" pin=17"/></net>

<net id="723"><net_src comp="34" pin="0"/><net_sink comp="586" pin=18"/></net>

<net id="724"><net_src comp="36" pin="0"/><net_sink comp="586" pin=19"/></net>

<net id="725"><net_src comp="38" pin="0"/><net_sink comp="586" pin=20"/></net>

<net id="726"><net_src comp="40" pin="0"/><net_sink comp="586" pin=21"/></net>

<net id="727"><net_src comp="42" pin="0"/><net_sink comp="586" pin=22"/></net>

<net id="728"><net_src comp="44" pin="0"/><net_sink comp="586" pin=23"/></net>

<net id="729"><net_src comp="46" pin="0"/><net_sink comp="586" pin=24"/></net>

<net id="730"><net_src comp="48" pin="0"/><net_sink comp="586" pin=25"/></net>

<net id="731"><net_src comp="50" pin="0"/><net_sink comp="586" pin=26"/></net>

<net id="732"><net_src comp="52" pin="0"/><net_sink comp="586" pin=27"/></net>

<net id="733"><net_src comp="54" pin="0"/><net_sink comp="586" pin=28"/></net>

<net id="734"><net_src comp="56" pin="0"/><net_sink comp="586" pin=29"/></net>

<net id="735"><net_src comp="58" pin="0"/><net_sink comp="586" pin=30"/></net>

<net id="736"><net_src comp="60" pin="0"/><net_sink comp="586" pin=31"/></net>

<net id="737"><net_src comp="62" pin="0"/><net_sink comp="586" pin=32"/></net>

<net id="738"><net_src comp="64" pin="0"/><net_sink comp="586" pin=33"/></net>

<net id="739"><net_src comp="66" pin="0"/><net_sink comp="586" pin=34"/></net>

<net id="740"><net_src comp="68" pin="0"/><net_sink comp="586" pin=35"/></net>

<net id="741"><net_src comp="70" pin="0"/><net_sink comp="586" pin=36"/></net>

<net id="742"><net_src comp="72" pin="0"/><net_sink comp="586" pin=37"/></net>

<net id="743"><net_src comp="74" pin="0"/><net_sink comp="586" pin=38"/></net>

<net id="744"><net_src comp="76" pin="0"/><net_sink comp="586" pin=39"/></net>

<net id="745"><net_src comp="78" pin="0"/><net_sink comp="586" pin=40"/></net>

<net id="746"><net_src comp="80" pin="0"/><net_sink comp="586" pin=41"/></net>

<net id="747"><net_src comp="82" pin="0"/><net_sink comp="586" pin=42"/></net>

<net id="748"><net_src comp="84" pin="0"/><net_sink comp="586" pin=43"/></net>

<net id="749"><net_src comp="86" pin="0"/><net_sink comp="586" pin=44"/></net>

<net id="750"><net_src comp="88" pin="0"/><net_sink comp="586" pin=45"/></net>

<net id="751"><net_src comp="90" pin="0"/><net_sink comp="586" pin=46"/></net>

<net id="752"><net_src comp="92" pin="0"/><net_sink comp="586" pin=47"/></net>

<net id="753"><net_src comp="94" pin="0"/><net_sink comp="586" pin=48"/></net>

<net id="754"><net_src comp="96" pin="0"/><net_sink comp="586" pin=49"/></net>

<net id="755"><net_src comp="98" pin="0"/><net_sink comp="586" pin=50"/></net>

<net id="756"><net_src comp="100" pin="0"/><net_sink comp="586" pin=51"/></net>

<net id="757"><net_src comp="102" pin="0"/><net_sink comp="586" pin=52"/></net>

<net id="758"><net_src comp="104" pin="0"/><net_sink comp="586" pin=53"/></net>

<net id="759"><net_src comp="106" pin="0"/><net_sink comp="586" pin=54"/></net>

<net id="760"><net_src comp="108" pin="0"/><net_sink comp="586" pin=55"/></net>

<net id="761"><net_src comp="110" pin="0"/><net_sink comp="586" pin=56"/></net>

<net id="762"><net_src comp="112" pin="0"/><net_sink comp="586" pin=57"/></net>

<net id="763"><net_src comp="114" pin="0"/><net_sink comp="586" pin=58"/></net>

<net id="764"><net_src comp="116" pin="0"/><net_sink comp="586" pin=59"/></net>

<net id="765"><net_src comp="118" pin="0"/><net_sink comp="586" pin=60"/></net>

<net id="766"><net_src comp="120" pin="0"/><net_sink comp="586" pin=61"/></net>

<net id="767"><net_src comp="122" pin="0"/><net_sink comp="586" pin=62"/></net>

<net id="768"><net_src comp="124" pin="0"/><net_sink comp="586" pin=63"/></net>

<net id="769"><net_src comp="126" pin="0"/><net_sink comp="586" pin=64"/></net>

<net id="770"><net_src comp="128" pin="0"/><net_sink comp="586" pin=65"/></net>

<net id="771"><net_src comp="130" pin="0"/><net_sink comp="586" pin=66"/></net>

<net id="772"><net_src comp="132" pin="0"/><net_sink comp="586" pin=67"/></net>

<net id="773"><net_src comp="134" pin="0"/><net_sink comp="586" pin=68"/></net>

<net id="774"><net_src comp="136" pin="0"/><net_sink comp="586" pin=69"/></net>

<net id="775"><net_src comp="138" pin="0"/><net_sink comp="586" pin=70"/></net>

<net id="776"><net_src comp="140" pin="0"/><net_sink comp="586" pin=71"/></net>

<net id="777"><net_src comp="142" pin="0"/><net_sink comp="586" pin=72"/></net>

<net id="778"><net_src comp="144" pin="0"/><net_sink comp="586" pin=73"/></net>

<net id="779"><net_src comp="146" pin="0"/><net_sink comp="586" pin=74"/></net>

<net id="780"><net_src comp="148" pin="0"/><net_sink comp="586" pin=75"/></net>

<net id="781"><net_src comp="150" pin="0"/><net_sink comp="586" pin=76"/></net>

<net id="782"><net_src comp="152" pin="0"/><net_sink comp="586" pin=77"/></net>

<net id="783"><net_src comp="154" pin="0"/><net_sink comp="586" pin=78"/></net>

<net id="784"><net_src comp="156" pin="0"/><net_sink comp="586" pin=79"/></net>

<net id="785"><net_src comp="158" pin="0"/><net_sink comp="586" pin=80"/></net>

<net id="786"><net_src comp="160" pin="0"/><net_sink comp="586" pin=81"/></net>

<net id="787"><net_src comp="162" pin="0"/><net_sink comp="586" pin=82"/></net>

<net id="788"><net_src comp="164" pin="0"/><net_sink comp="586" pin=83"/></net>

<net id="789"><net_src comp="166" pin="0"/><net_sink comp="586" pin=84"/></net>

<net id="790"><net_src comp="168" pin="0"/><net_sink comp="586" pin=85"/></net>

<net id="791"><net_src comp="170" pin="0"/><net_sink comp="586" pin=86"/></net>

<net id="792"><net_src comp="172" pin="0"/><net_sink comp="586" pin=87"/></net>

<net id="793"><net_src comp="174" pin="0"/><net_sink comp="586" pin=88"/></net>

<net id="794"><net_src comp="176" pin="0"/><net_sink comp="586" pin=89"/></net>

<net id="795"><net_src comp="178" pin="0"/><net_sink comp="586" pin=90"/></net>

<net id="796"><net_src comp="180" pin="0"/><net_sink comp="586" pin=91"/></net>

<net id="797"><net_src comp="182" pin="0"/><net_sink comp="586" pin=92"/></net>

<net id="798"><net_src comp="184" pin="0"/><net_sink comp="586" pin=93"/></net>

<net id="799"><net_src comp="186" pin="0"/><net_sink comp="586" pin=94"/></net>

<net id="800"><net_src comp="188" pin="0"/><net_sink comp="586" pin=95"/></net>

<net id="801"><net_src comp="190" pin="0"/><net_sink comp="586" pin=96"/></net>

<net id="802"><net_src comp="192" pin="0"/><net_sink comp="586" pin=97"/></net>

<net id="803"><net_src comp="194" pin="0"/><net_sink comp="586" pin=98"/></net>

<net id="804"><net_src comp="196" pin="0"/><net_sink comp="586" pin=99"/></net>

<net id="805"><net_src comp="198" pin="0"/><net_sink comp="586" pin=100"/></net>

<net id="806"><net_src comp="200" pin="0"/><net_sink comp="586" pin=101"/></net>

<net id="807"><net_src comp="202" pin="0"/><net_sink comp="586" pin=102"/></net>

<net id="808"><net_src comp="204" pin="0"/><net_sink comp="586" pin=103"/></net>

<net id="809"><net_src comp="206" pin="0"/><net_sink comp="586" pin=104"/></net>

<net id="810"><net_src comp="208" pin="0"/><net_sink comp="586" pin=105"/></net>

<net id="811"><net_src comp="210" pin="0"/><net_sink comp="586" pin=106"/></net>

<net id="812"><net_src comp="212" pin="0"/><net_sink comp="586" pin=107"/></net>

<net id="813"><net_src comp="214" pin="0"/><net_sink comp="586" pin=108"/></net>

<net id="814"><net_src comp="216" pin="0"/><net_sink comp="586" pin=109"/></net>

<net id="815"><net_src comp="218" pin="0"/><net_sink comp="586" pin=110"/></net>

<net id="816"><net_src comp="220" pin="0"/><net_sink comp="586" pin=111"/></net>

<net id="817"><net_src comp="222" pin="0"/><net_sink comp="586" pin=112"/></net>

<net id="818"><net_src comp="224" pin="0"/><net_sink comp="586" pin=113"/></net>

<net id="819"><net_src comp="226" pin="0"/><net_sink comp="586" pin=114"/></net>

<net id="820"><net_src comp="228" pin="0"/><net_sink comp="586" pin=115"/></net>

<net id="821"><net_src comp="230" pin="0"/><net_sink comp="586" pin=116"/></net>

<net id="822"><net_src comp="232" pin="0"/><net_sink comp="586" pin=117"/></net>

<net id="823"><net_src comp="234" pin="0"/><net_sink comp="586" pin=118"/></net>

<net id="824"><net_src comp="236" pin="0"/><net_sink comp="586" pin=119"/></net>

<net id="825"><net_src comp="238" pin="0"/><net_sink comp="586" pin=120"/></net>

<net id="826"><net_src comp="240" pin="0"/><net_sink comp="586" pin=121"/></net>

<net id="862"><net_src comp="254" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="886"><net_src comp="256" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="897"><net_src comp="258" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="898"><net_src comp="6" pin="0"/><net_sink comp="887" pin=6"/></net>

<net id="922"><net_src comp="252" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="933"><net_src comp="248" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="934"><net_src comp="2" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="935"><net_src comp="574" pin="2"/><net_sink comp="923" pin=2"/></net>

<net id="936"><net_src comp="580" pin="2"/><net_sink comp="923" pin=4"/></net>

<net id="937"><net_src comp="568" pin="2"/><net_sink comp="923" pin=6"/></net>

<net id="941"><net_src comp="568" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="923" pin=6"/></net>

<net id="946"><net_src comp="574" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="923" pin=2"/></net>

<net id="951"><net_src comp="580" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="923" pin=4"/></net>

<net id="956"><net_src comp="396" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="923" pin=7"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="887" pin=7"/></net>

<net id="962"><net_src comp="400" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="923" pin=5"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="968"><net_src comp="404" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="923" pin=3"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="974"><net_src comp="408" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="980"><net_src comp="412" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="586" pin=3"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="986"><net_src comp="416" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="586" pin=4"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="899" pin=3"/></net>

<net id="992"><net_src comp="420" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="586" pin=5"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="899" pin=4"/></net>

<net id="998"><net_src comp="424" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="899" pin=5"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1004"><net_src comp="428" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="899" pin=6"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="1010"><net_src comp="432" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="899" pin=7"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="827" pin=3"/></net>

<net id="1016"><net_src comp="436" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="899" pin=8"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="827" pin=4"/></net>

<net id="1022"><net_src comp="440" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="899" pin=9"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="827" pin=5"/></net>

<net id="1028"><net_src comp="444" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="899" pin=10"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="827" pin=6"/></net>

<net id="1034"><net_src comp="448" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="899" pin=11"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="827" pin=7"/></net>

<net id="1040"><net_src comp="452" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="899" pin=12"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="827" pin=8"/></net>

<net id="1046"><net_src comp="456" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="899" pin=13"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="827" pin=9"/></net>

<net id="1052"><net_src comp="460" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="899" pin=14"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="827" pin=10"/></net>

<net id="1058"><net_src comp="464" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="899" pin=15"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="827" pin=11"/></net>

<net id="1064"><net_src comp="468" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="899" pin=16"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="827" pin=12"/></net>

<net id="1070"><net_src comp="472" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="899" pin=17"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="827" pin=13"/></net>

<net id="1076"><net_src comp="476" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="899" pin=18"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="827" pin=14"/></net>

<net id="1082"><net_src comp="480" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="899" pin=19"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="827" pin=15"/></net>

<net id="1088"><net_src comp="484" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="899" pin=20"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="827" pin=16"/></net>

<net id="1094"><net_src comp="488" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="827" pin=17"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1100"><net_src comp="492" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="827" pin=18"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="1106"><net_src comp="496" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="827" pin=19"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="863" pin=3"/></net>

<net id="1112"><net_src comp="500" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="827" pin=20"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="863" pin=4"/></net>

<net id="1118"><net_src comp="504" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="827" pin=21"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="863" pin=5"/></net>

<net id="1124"><net_src comp="508" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="827" pin=22"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="863" pin=6"/></net>

<net id="1130"><net_src comp="512" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="827" pin=23"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="863" pin=7"/></net>

<net id="1136"><net_src comp="516" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="827" pin=24"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="863" pin=8"/></net>

<net id="1142"><net_src comp="520" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="827" pin=25"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="863" pin=9"/></net>

<net id="1148"><net_src comp="524" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="827" pin=26"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="863" pin=10"/></net>

<net id="1154"><net_src comp="528" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="827" pin=27"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="863" pin=11"/></net>

<net id="1160"><net_src comp="532" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="827" pin=28"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="863" pin=12"/></net>

<net id="1166"><net_src comp="536" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="827" pin=29"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="863" pin=13"/></net>

<net id="1172"><net_src comp="540" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="827" pin=30"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="863" pin=14"/></net>

<net id="1178"><net_src comp="544" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="827" pin=31"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="863" pin=15"/></net>

<net id="1184"><net_src comp="548" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="827" pin=32"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="863" pin=16"/></net>

<net id="1190"><net_src comp="552" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="863" pin=17"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="1196"><net_src comp="556" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="863" pin=18"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="887" pin=3"/></net>

<net id="1202"><net_src comp="560" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="863" pin=19"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="887" pin=4"/></net>

<net id="1208"><net_src comp="564" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="863" pin=20"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="887" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_hw_V | {}
	Port: out_hw_V | {11 12 }
	Port: pow_reduce_anonymo_20 | {}
	Port: pow_reduce_anonymo_19 | {}
	Port: pow_reduce_anonymo_16 | {}
	Port: pow_reduce_anonymo_17 | {}
	Port: pow_reduce_anonymo_9 | {}
	Port: pow_reduce_anonymo_12 | {}
	Port: pow_reduce_anonymo_13 | {}
	Port: pow_reduce_anonymo_14 | {}
	Port: pow_reduce_anonymo_15 | {}
	Port: pow_reduce_anonymo_18 | {}
	Port: pow_reduce_anonymo | {}
	Port: pow_reduce_anonymo_21 | {}
	Port: Conv_0_weights_V_0_0_24 | {}
	Port: Conv_0_weights_V_0_0_23 | {}
	Port: Conv_0_weights_V_0_0_22 | {}
	Port: Conv_0_weights_V_0_0_21 | {}
	Port: Conv_0_weights_V_0_0_20 | {}
	Port: Conv_0_weights_V_0_0_19 | {}
	Port: Conv_0_weights_V_0_0_18 | {}
	Port: Conv_0_weights_V_0_0_17 | {}
	Port: Conv_0_weights_V_0_0_16 | {}
	Port: Conv_0_weights_V_0_0_15 | {}
	Port: Conv_0_weights_V_0_0_14 | {}
	Port: Conv_0_weights_V_0_0_13 | {}
	Port: Conv_0_weights_V_0_0_12 | {}
	Port: Conv_0_weights_V_0_0_11 | {}
	Port: Conv_0_weights_V_0_0_10 | {}
	Port: Conv_0_weights_V_0_0_9 | {}
	Port: Conv_0_weights_V_0_0_8 | {}
	Port: Conv_0_weights_V_0_0_7 | {}
	Port: Conv_0_weights_V_0_0_6 | {}
	Port: Conv_0_weights_V_0_0_5 | {}
	Port: Conv_0_weights_V_0_0_4 | {}
	Port: Conv_0_weights_V_0_0_3 | {}
	Port: Conv_0_weights_V_0_0_2 | {}
	Port: Conv_0_weights_V_0_0_1 | {}
	Port: Conv_0_weights_V_0_0 | {}
	Port: Conv_0_weights_V_0_1_24 | {}
	Port: Conv_0_weights_V_0_1_23 | {}
	Port: Conv_0_weights_V_0_1_22 | {}
	Port: Conv_0_weights_V_0_1_21 | {}
	Port: Conv_0_weights_V_0_1_20 | {}
	Port: Conv_0_weights_V_0_1_19 | {}
	Port: Conv_0_weights_V_0_1_18 | {}
	Port: Conv_0_weights_V_0_1_17 | {}
	Port: Conv_0_weights_V_0_1_16 | {}
	Port: Conv_0_weights_V_0_1_15 | {}
	Port: Conv_0_weights_V_0_1_14 | {}
	Port: Conv_0_weights_V_0_1_13 | {}
	Port: Conv_0_weights_V_0_1_12 | {}
	Port: Conv_0_weights_V_0_1_11 | {}
	Port: Conv_0_weights_V_0_1_10 | {}
	Port: Conv_0_weights_V_0_1_9 | {}
	Port: Conv_0_weights_V_0_1_8 | {}
	Port: Conv_0_weights_V_0_1_7 | {}
	Port: Conv_0_weights_V_0_1_6 | {}
	Port: Conv_0_weights_V_0_1_5 | {}
	Port: Conv_0_weights_V_0_1_4 | {}
	Port: Conv_0_weights_V_0_1_3 | {}
	Port: Conv_0_weights_V_0_1_2 | {}
	Port: Conv_0_weights_V_0_1_1 | {}
	Port: Conv_0_weights_V_0_1 | {}
	Port: Conv_0_weights_V_0_2_24 | {}
	Port: Conv_0_weights_V_0_2_23 | {}
	Port: Conv_0_weights_V_0_2_22 | {}
	Port: Conv_0_weights_V_0_2_21 | {}
	Port: Conv_0_weights_V_0_2_20 | {}
	Port: Conv_0_weights_V_0_2_19 | {}
	Port: Conv_0_weights_V_0_2_18 | {}
	Port: Conv_0_weights_V_0_2_17 | {}
	Port: Conv_0_weights_V_0_2_16 | {}
	Port: Conv_0_weights_V_0_2_15 | {}
	Port: Conv_0_weights_V_0_2_14 | {}
	Port: Conv_0_weights_V_0_2_13 | {}
	Port: Conv_0_weights_V_0_2_12 | {}
	Port: Conv_0_weights_V_0_2_11 | {}
	Port: Conv_0_weights_V_0_2_10 | {}
	Port: Conv_0_weights_V_0_2_9 | {}
	Port: Conv_0_weights_V_0_2_8 | {}
	Port: Conv_0_weights_V_0_2_7 | {}
	Port: Conv_0_weights_V_0_2_6 | {}
	Port: Conv_0_weights_V_0_2_5 | {}
	Port: Conv_0_weights_V_0_2_4 | {}
	Port: Conv_0_weights_V_0_2_3 | {}
	Port: Conv_0_weights_V_0_2_2 | {}
	Port: Conv_0_weights_V_0_2_1 | {}
	Port: Conv_0_weights_V_0_2 | {}
	Port: Conv_0_weights_V_0_3_24 | {}
	Port: Conv_0_weights_V_0_3_23 | {}
	Port: Conv_0_weights_V_0_3_22 | {}
	Port: Conv_0_weights_V_0_3_21 | {}
	Port: Conv_0_weights_V_0_3_20 | {}
	Port: Conv_0_weights_V_0_3_19 | {}
	Port: Conv_0_weights_V_0_3_18 | {}
	Port: Conv_0_weights_V_0_3_17 | {}
	Port: Conv_0_weights_V_0_3_16 | {}
	Port: Conv_0_weights_V_0_3_15 | {}
	Port: Conv_0_weights_V_0_3_14 | {}
	Port: Conv_0_weights_V_0_3_13 | {}
	Port: Conv_0_weights_V_0_3_12 | {}
	Port: Conv_0_weights_V_0_3_11 | {}
	Port: Conv_0_weights_V_0_3_10 | {}
	Port: Conv_0_weights_V_0_3_9 | {}
	Port: Conv_0_weights_V_0_3_8 | {}
	Port: Conv_0_weights_V_0_3_7 | {}
	Port: Conv_0_weights_V_0_3_6 | {}
	Port: Conv_0_weights_V_0_3_5 | {}
	Port: Conv_0_weights_V_0_3_4 | {}
	Port: Conv_0_weights_V_0_3_3 | {}
	Port: Conv_0_weights_V_0_3_2 | {}
	Port: Conv_0_weights_V_0_3_1 | {}
	Port: Conv_0_weights_V_0_3 | {}
	Port: Conv_0_biases_V_0 | {}
	Port: Conv_0_biases_V_1 | {}
	Port: Conv_0_biases_V_2 | {}
	Port: Conv_0_biases_V_3 | {}
 - Input state : 
	Port: process : weights_reloading_in_2 | {1 }
	Port: process : in_hw_V | {1 2 }
	Port: process : in_hw_V_offset | {1 }
	Port: process : out_hw_V | {}
	Port: process : out_hw_V_offset | {1 }
	Port: process : pow_reduce_anonymo_20 | {3 4 }
	Port: process : pow_reduce_anonymo_19 | {3 4 }
	Port: process : pow_reduce_anonymo_16 | {3 4 }
	Port: process : pow_reduce_anonymo_17 | {3 4 }
	Port: process : pow_reduce_anonymo_9 | {3 4 }
	Port: process : pow_reduce_anonymo_12 | {3 4 }
	Port: process : pow_reduce_anonymo_13 | {3 4 }
	Port: process : pow_reduce_anonymo_14 | {3 4 }
	Port: process : pow_reduce_anonymo_15 | {3 4 }
	Port: process : pow_reduce_anonymo_18 | {3 4 }
	Port: process : pow_reduce_anonymo | {3 4 }
	Port: process : pow_reduce_anonymo_21 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_24 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_23 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_22 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_21 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_20 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_19 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_18 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_17 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_16 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_15 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_14 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_13 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_12 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_11 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_10 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_9 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_8 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_7 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_6 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_5 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_4 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_3 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_2 | {3 4 }
	Port: process : Conv_0_weights_V_0_0_1 | {3 4 }
	Port: process : Conv_0_weights_V_0_0 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_24 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_23 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_22 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_21 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_20 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_19 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_18 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_17 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_16 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_15 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_14 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_13 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_12 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_11 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_10 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_9 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_8 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_7 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_6 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_5 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_4 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_3 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_2 | {3 4 }
	Port: process : Conv_0_weights_V_0_1_1 | {3 4 }
	Port: process : Conv_0_weights_V_0_1 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_24 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_23 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_22 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_21 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_20 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_19 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_18 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_17 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_16 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_15 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_14 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_13 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_12 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_11 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_10 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_9 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_8 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_7 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_6 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_5 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_4 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_3 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_2 | {3 4 }
	Port: process : Conv_0_weights_V_0_2_1 | {3 4 }
	Port: process : Conv_0_weights_V_0_2 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_24 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_23 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_22 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_21 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_20 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_19 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_18 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_17 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_16 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_15 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_14 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_13 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_12 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_11 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_10 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_9 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_8 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_7 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_6 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_5 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_4 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_3 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_2 | {3 4 }
	Port: process : Conv_0_weights_V_0_3_1 | {3 4 }
	Port: process : Conv_0_weights_V_0_3 | {3 4 }
	Port: process : Conv_0_biases_V_0 | {3 4 }
	Port: process : Conv_0_biases_V_1 | {3 4 }
	Port: process : Conv_0_biases_V_2 | {3 4 }
	Port: process : Conv_0_biases_V_3 | {3 4 }
  - Chain level:
	State 1
		call_ln104 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          grp_Conv_0_fu_586         |  60960  | 98549.6 |2.6362e+07|9.41386e+06|
|          |          grp_Relu_1_fu_827         |    0    | 169.824 |  19968  |  22272  |
|   call   |      grp_squeeze_Relu_1_fu_863     |    0    | 3.58375 |   679   |    83   |
|          |        grp_mem_write_fu_887        |    0    |  3.538  |   369   |   175   |
|          |  grp_Conv_0_squeeze_Relu_16_fu_899 |    0    | 5.44425 |   327   |   104   |
|          |      grp_mem_read50230_fu_923      |    0    |  1.769  |   101   |    36   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |  out_hw_V_offset_read_read_fu_568  |    0    |    0    |    0    |    0    |
|   read   |   in_hw_V_offset_read_read_fu_574  |    0    |    0    |    0    |    0    |
|          | weights_reloading_in_4_read_fu_580 |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |  60960  | 98733.7 |2.63835e+07|9.43653e+06|
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| Conv_0_Conv_0_squeez_4_reg_971|   16   |
| Conv_0_Conv_0_squeez_5_reg_977|   16   |
| Conv_0_Conv_0_squeez_6_reg_983|   16   |
| Conv_0_Conv_0_squeez_7_reg_989|   16   |
| Conv_0_squeeze_Relu_17_reg_995|   16   |
|Conv_0_squeeze_Relu_18_reg_1001|   16   |
|Conv_0_squeeze_Relu_19_reg_1007|   16   |
|Conv_0_squeeze_Relu_20_reg_1013|   16   |
|Conv_0_squeeze_Relu_21_reg_1019|   16   |
|Conv_0_squeeze_Relu_22_reg_1025|   16   |
|Conv_0_squeeze_Relu_23_reg_1031|   16   |
|Conv_0_squeeze_Relu_24_reg_1037|   16   |
|Conv_0_squeeze_Relu_25_reg_1043|   16   |
|Conv_0_squeeze_Relu_26_reg_1049|   16   |
|Conv_0_squeeze_Relu_27_reg_1055|   16   |
|Conv_0_squeeze_Relu_28_reg_1061|   16   |
|Conv_0_squeeze_Relu_29_reg_1067|   16   |
|Conv_0_squeeze_Relu_30_reg_1073|   16   |
|Conv_0_squeeze_Relu_31_reg_1079|   16   |
|Conv_0_squeeze_Relu_32_reg_1085|   16   |
|Relu_1_squeeze_Relu_16_reg_1091|   16   |
|Relu_1_squeeze_Relu_17_reg_1097|   16   |
|Relu_1_squeeze_Relu_18_reg_1103|   16   |
|Relu_1_squeeze_Relu_19_reg_1109|   16   |
|Relu_1_squeeze_Relu_20_reg_1115|   16   |
|Relu_1_squeeze_Relu_21_reg_1121|   16   |
|Relu_1_squeeze_Relu_22_reg_1127|   16   |
|Relu_1_squeeze_Relu_23_reg_1133|   16   |
|Relu_1_squeeze_Relu_24_reg_1139|   16   |
|Relu_1_squeeze_Relu_25_reg_1145|   16   |
|Relu_1_squeeze_Relu_26_reg_1151|   16   |
|Relu_1_squeeze_Relu_27_reg_1157|   16   |
|Relu_1_squeeze_Relu_28_reg_1163|   16   |
|Relu_1_squeeze_Relu_29_reg_1169|   16   |
|Relu_1_squeeze_Relu_30_reg_1175|   16   |
|Relu_1_squeeze_Relu_31_reg_1181|   16   |
|        in_0_V_V_reg_965       |   16   |
|  in_hw_V_offset_read_reg_943  |   29   |
|       out_0_V_V_reg_1187      |   16   |
|       out_1_V_V_reg_1193      |   16   |
|       out_2_V_V_reg_1199      |   16   |
|       out_3_V_V_reg_1205      |   16   |
|   out_hw_V_offset_c_reg_953   |   29   |
|  out_hw_V_offset_read_reg_938 |   29   |
| weights_reloading_in_3_reg_959|   32   |
| weights_reloading_in_4_reg_948|   32   |
+-------------------------------+--------+
|             Total             |   807  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_mem_read50230_fu_923 |  p2  |   2  |  29  |   58   ||    9    |
| grp_mem_read50230_fu_923 |  p4  |   2  |  32  |   64   ||    9    |
| grp_mem_read50230_fu_923 |  p6  |   2  |  29  |   58   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   180  ||  5.307  ||    27   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  60960 |  98733 |26383480| 9436532|
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   807  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  60960 |  98739 |26384287| 9436559|
+-----------+--------+--------+--------+--------+
