

================================================================
== Vitis HLS Report for 'bcd_4_digit_adder'
================================================================
* Date:           Mon Apr  1 07:33:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bcd_4-digit_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96  |bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%cin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cin"   --->   Operation 4 'read' 'cin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 5 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cout_tmp_3_015_loc = alloca i64 1"   --->   Operation 6 'alloca' 'cout_tmp_3_015_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %a" [bcd_4_digit_adder.cpp:23]   --->   Operation 7 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i128 %a_read" [bcd_4_digit_adder.cpp:23]   --->   Operation 8 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b" [bcd_4_digit_adder.cpp:23]   --->   Operation 9 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i128 %b_read" [bcd_4_digit_adder.cpp:23]   --->   Operation 10 'trunc' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i1 %cin_read" [bcd_4_digit_adder.cpp:5->bcd_4_digit_adder.cpp:23]   --->   Operation 11 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln5 = add i32 %trunc_ln23_1, i32 %zext_ln5" [bcd_4_digit_adder.cpp:5->bcd_4_digit_adder.cpp:23]   --->   Operation 12 'add' 'add_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_sum = add i32 %add_ln5, i32 %trunc_ln23" [bcd_4_digit_adder.cpp:5->bcd_4_digit_adder.cpp:23]   --->   Operation 13 'add' 'temp_sum' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%icmp_ln8 = icmp_ugt  i32 %temp_sum, i32 9" [bcd_4_digit_adder.cpp:8->bcd_4_digit_adder.cpp:23]   --->   Operation 14 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%add_ln12 = add i32 %temp_sum, i32 4294967286" [bcd_4_digit_adder.cpp:12->bcd_4_digit_adder.cpp:23]   --->   Operation 15 'add' 'add_ln12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.28ns)   --->   "%temp_sum_2 = select i1 %icmp_ln8, i32 %add_ln12, i32 %temp_sum" [bcd_4_digit_adder.cpp:11->bcd_4_digit_adder.cpp:23]   --->   Operation 16 'select' 'temp_sum_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %sum" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:23]   --->   Operation 17 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %sum_read, i32 32, i32 127" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:23]   --->   Operation 18 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i32, i96 %tmp, i32 %temp_sum_2" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:23]   --->   Operation 19 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.46ns)   --->   "%call_ln8 = call void @bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1, i1 %icmp_ln8, i128 %or_ln, i128 %a_read, i128 %b_read, i1 %cout_tmp_3_015_loc, i128 %p_loc" [bcd_4_digit_adder.cpp:8->bcd_4_digit_adder.cpp:23]   --->   Operation 20 'call' 'call_ln8' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 21 [1/2] (0.71ns)   --->   "%call_ln8 = call void @bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1, i1 %icmp_ln8, i128 %or_ln, i128 %a_read, i128 %b_read, i1 %cout_tmp_3_015_loc, i128 %p_loc" [bcd_4_digit_adder.cpp:8->bcd_4_digit_adder.cpp:23]   --->   Operation 21 'call' 'call_ln8' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [bcd_4_digit_adder.cpp:19]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %a"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cin"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cin, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cout"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cout, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %sum"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%cout_tmp_3_015_loc_load = load i1 %cout_tmp_3_015_loc"   --->   Operation 33 'load' 'cout_tmp_3_015_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_loc_load = load i128 %p_loc"   --->   Operation 34 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %sum, i128 %p_loc_load" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:27]   --->   Operation 35 'write' 'write_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cout, i1 %cout_tmp_3_015_loc_load" [bcd_4_digit_adder.cpp:31]   --->   Operation 36 'write' 'write_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [bcd_4_digit_adder.cpp:32]   --->   Operation 37 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cin_read                (read          ) [ 0000]
p_loc                   (alloca        ) [ 0111]
cout_tmp_3_015_loc      (alloca        ) [ 0111]
a_read                  (read          ) [ 0010]
trunc_ln23              (trunc         ) [ 0000]
b_read                  (read          ) [ 0010]
trunc_ln23_1            (trunc         ) [ 0000]
zext_ln5                (zext          ) [ 0000]
add_ln5                 (add           ) [ 0000]
temp_sum                (add           ) [ 0000]
icmp_ln8                (icmp          ) [ 0010]
add_ln12                (add           ) [ 0000]
temp_sum_2              (select        ) [ 0000]
sum_read                (read          ) [ 0000]
tmp                     (partselect    ) [ 0000]
or_ln                   (bitconcatenate) [ 0010]
call_ln8                (call          ) [ 0000]
spectopmodule_ln19      (spectopmodule ) [ 0000]
specbitsmap_ln0         (specbitsmap   ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specbitsmap_ln0         (specbitsmap   ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specbitsmap_ln0         (specbitsmap   ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specbitsmap_ln0         (specbitsmap   ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specbitsmap_ln0         (specbitsmap   ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
cout_tmp_3_015_loc_load (load          ) [ 0000]
p_loc_load              (load          ) [ 0000]
write_ln16              (write         ) [ 0000]
write_ln31              (write         ) [ 0000]
ret_ln32                (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cin">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cout">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cout"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i96.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="cout_tmp_3_015_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cout_tmp_3_015_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="cin_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cin_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="a_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="128" slack="0"/>
<pin id="66" dir="0" index="1" bw="128" slack="0"/>
<pin id="67" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sum_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln16_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="0" index="2" bw="128" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln31_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="128" slack="0"/>
<pin id="100" dir="0" index="3" bw="128" slack="0"/>
<pin id="101" dir="0" index="4" bw="128" slack="0"/>
<pin id="102" dir="0" index="5" bw="1" slack="0"/>
<pin id="103" dir="0" index="6" bw="128" slack="0"/>
<pin id="104" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln23_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="128" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln23_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="temp_sum_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_sum/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln8_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln12_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="temp_sum_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_sum_2/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="96" slack="0"/>
<pin id="155" dir="0" index="1" bw="128" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="8" slack="0"/>
<pin id="158" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="128" slack="0"/>
<pin id="165" dir="0" index="1" bw="96" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cout_tmp_3_015_loc_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="2"/>
<pin id="174" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cout_tmp_3_015_loc_load/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_loc_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="2"/>
<pin id="178" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_loc_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="186" class="1005" name="cout_tmp_3_015_loc_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="cout_tmp_3_015_loc "/>
</bind>
</comp>

<comp id="192" class="1005" name="a_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="1"/>
<pin id="194" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="b_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="128" slack="1"/>
<pin id="199" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln8_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="207" class="1005" name="or_ln_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="128" slack="1"/>
<pin id="209" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="64" pin="2"/><net_sink comp="96" pin=3"/></net>

<net id="107"><net_src comp="70" pin="2"/><net_sink comp="96" pin=4"/></net>

<net id="111"><net_src comp="64" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="70" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="58" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="112" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="108" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="143"><net_src comp="126" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="132" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="139" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="126" pin="2"/><net_sink comp="145" pin=2"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="76" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="153" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="145" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="163" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="183"><net_src comp="50" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="189"><net_src comp="54" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="195"><net_src comp="64" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="200"><net_src comp="70" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="205"><net_src comp="132" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="210"><net_src comp="163" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cout | {3 }
	Port: sum | {3 }
 - Input state : 
	Port: bcd_4_digit_adder : a | {1 }
	Port: bcd_4_digit_adder : b | {1 }
	Port: bcd_4_digit_adder : cin | {1 }
	Port: bcd_4_digit_adder : sum | {1 }
  - Chain level:
	State 1
		add_ln5 : 1
		temp_sum : 2
		icmp_ln8 : 3
		add_ln12 : 3
		temp_sum_2 : 4
		or_ln : 5
		call_ln8 : 6
	State 2
	State 3
		write_ln16 : 1
		write_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|
|   call   | grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96 |   391   |   1639  |
|----------|------------------------------------------------------|---------|---------|
|          |                    add_ln5_fu_120                    |    0    |    32   |
|    add   |                    temp_sum_fu_126                   |    0    |    32   |
|          |                    add_ln12_fu_139                   |    0    |    39   |
|----------|------------------------------------------------------|---------|---------|
|   icmp   |                    icmp_ln8_fu_132                   |    0    |    39   |
|----------|------------------------------------------------------|---------|---------|
|  select  |                   temp_sum_2_fu_145                  |    0    |    32   |
|----------|------------------------------------------------------|---------|---------|
|          |                  cin_read_read_fu_58                 |    0    |    0    |
|   read   |                   a_read_read_fu_64                  |    0    |    0    |
|          |                   b_read_read_fu_70                  |    0    |    0    |
|          |                  sum_read_read_fu_76                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   write  |                write_ln16_write_fu_82                |    0    |    0    |
|          |                write_ln31_write_fu_89                |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   trunc  |                   trunc_ln23_fu_108                  |    0    |    0    |
|          |                  trunc_ln23_1_fu_112                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   zext   |                    zext_ln5_fu_116                   |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|partselect|                      tmp_fu_153                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|bitconcatenate|                     or_ln_fu_163                     |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   Total  |                                                      |   391   |   1813  |
|----------|------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      a_read_reg_192      |   128  |
|      b_read_reg_197      |   128  |
|cout_tmp_3_015_loc_reg_186|    1   |
|     icmp_ln8_reg_202     |    1   |
|       or_ln_reg_207      |   128  |
|       p_loc_reg_180      |   128  |
+--------------------------+--------+
|           Total          |   514  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96 |  p1  |   2  |   1  |    2   ||    9    |
| grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96 |  p2  |   2  |  128 |   256  ||    9    |
| grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96 |  p3  |   2  |  128 |   256  ||    9    |
| grp_bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1_fu_96 |  p4  |   2  |  128 |   256  ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   770  ||   1.84  ||    36   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   391  |  1813  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   514  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   905  |  1849  |
+-----------+--------+--------+--------+
