Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 28 16:11:41 2021
| Host         : DESKTOP-ACIBK5V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_FFT_timing_summary_routed.rpt -rpx Top_FFT_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_FFT
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.906    -1460.884                    223                  239        0.235        0.000                      0                  239       -0.155       -0.155                       1                   273  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -6.906    -1460.884                    223                  239        0.235        0.000                      0                  239       -0.155       -0.155                       1                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          223  Failing Endpoints,  Worst Slack       -6.906ns,  Total Violation    -1460.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.906ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage4/rReal_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 6.135ns (69.311%)  route 2.716ns (30.689%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 6.653 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y25         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y25         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[0]/Q
                         net (fo=134, routed)         1.125     6.806    cnt0/Q[0]
    SLICE_X103Y20        LUT4 (Prop_lut4_I0_O)        0.124     6.930 r  cnt0/buf_re0_i_1/O
                         net (fo=14, routed)          0.846     7.775    stage3/mult0/B[11]
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    11.626 r  stage3/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.628    stage3/mult0/buf_re0_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    13.146 r  stage3/mult0/buf_re/P[24]
                         net (fo=1, routed)           0.744    13.890    stage3/mult0/buf_re_n_81
    SLICE_X105Y18        LUT3 (Prop_lut3_I2_O)        0.124    14.014 r  stage3/mult0/rReal[14]_i_1__1/O
                         net (fo=1, routed)           0.000    14.014    stage4/D[14]
    SLICE_X105Y18        FDRE                                         r  stage4/rReal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.616     6.653    stage4/clk_IBUF_BUFG
    SLICE_X105Y18        FDRE                                         r  stage4/rReal_reg[14]/C
                         clock pessimism              0.458     7.112    
                         clock uncertainty           -0.035     7.076    
    SLICE_X105Y18        FDRE (Setup_fdre_C_D)        0.032     7.108    stage4/rReal_reg[14]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                 -6.906    

Slack (VIOLATED) :        -6.904ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage4/rReal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 6.135ns (69.311%)  route 2.716ns (30.689%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 6.655 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y25         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y25         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[0]/Q
                         net (fo=134, routed)         1.125     6.806    cnt0/Q[0]
    SLICE_X103Y20        LUT4 (Prop_lut4_I0_O)        0.124     6.930 r  cnt0/buf_re0_i_1/O
                         net (fo=14, routed)          0.846     7.775    stage3/mult0/B[11]
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    11.626 r  stage3/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.628    stage3/mult0/buf_re0_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    13.146 r  stage3/mult0/buf_re/P[20]
                         net (fo=1, routed)           0.744    13.890    stage3/mult0/buf_re_n_85
    SLICE_X105Y17        LUT3 (Prop_lut3_I2_O)        0.124    14.014 r  stage3/mult0/rReal[10]_i_1__1/O
                         net (fo=1, routed)           0.000    14.014    stage4/D[10]
    SLICE_X105Y17        FDRE                                         r  stage4/rReal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.618     6.655    stage4/clk_IBUF_BUFG
    SLICE_X105Y17        FDRE                                         r  stage4/rReal_reg[10]/C
                         clock pessimism              0.458     7.114    
                         clock uncertainty           -0.035     7.078    
    SLICE_X105Y17        FDRE (Setup_fdre_C_D)        0.032     7.110    stage4/rReal_reg[10]
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                 -6.904    

Slack (VIOLATED) :        -6.889ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage2/rImag_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 6.135ns (69.057%)  route 2.749ns (30.943%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 6.657 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y24         FDSE                                         r  cnt0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[2]/Q
                         net (fo=87, routed)          1.486     7.166    cnt0/Q[2]
    SLICE_X100Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  cnt0/g0_b8/O
                         net (fo=2, routed)           0.604     7.894    stage1/mult0/out[8]
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    11.745 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.747    stage1/mult0/buf_im0_n_106
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    13.265 r  stage1/mult0/buf_im/P[21]
                         net (fo=1, routed)           0.657    13.922    cnt0/buf_im_2[11]
    SLICE_X102Y35        LUT3 (Prop_lut3_I2_O)        0.124    14.046 r  cnt0/rImag[11]_i_1/O
                         net (fo=1, routed)           0.000    14.046    stage2/cnt_reg[6][11]
    SLICE_X102Y35        FDRE                                         r  stage2/rImag_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.620     6.657    stage2/clk_IBUF_BUFG
    SLICE_X102Y35        FDRE                                         r  stage2/rImag_reg[11]/C
                         clock pessimism              0.458     7.116    
                         clock uncertainty           -0.035     7.080    
    SLICE_X102Y35        FDRE (Setup_fdre_C_D)        0.077     7.157    stage2/rImag_reg[11]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                         -14.046    
  -------------------------------------------------------------------
                         slack                                 -6.889    

Slack (VIOLATED) :        -6.888ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage4/rReal_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 6.135ns (69.106%)  route 2.743ns (30.894%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 6.652 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y25         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y25         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[0]/Q
                         net (fo=134, routed)         1.125     6.806    cnt0/Q[0]
    SLICE_X103Y20        LUT4 (Prop_lut4_I0_O)        0.124     6.930 r  cnt0/buf_re0_i_1/O
                         net (fo=14, routed)          0.846     7.775    stage3/mult0/B[11]
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    11.626 r  stage3/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.628    stage3/mult0/buf_re0_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    13.146 r  stage3/mult0/buf_re/P[27]
                         net (fo=1, routed)           0.770    13.916    stage3/mult0/buf_re_n_78
    SLICE_X100Y18        LUT3 (Prop_lut3_I2_O)        0.124    14.040 r  stage3/mult0/rReal[17]_i_1__0/O
                         net (fo=1, routed)           0.000    14.040    stage4/D[17]
    SLICE_X100Y18        FDRE                                         r  stage4/rReal_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.615     6.652    stage4/clk_IBUF_BUFG
    SLICE_X100Y18        FDRE                                         r  stage4/rReal_reg[17]/C
                         clock pessimism              0.458     7.111    
                         clock uncertainty           -0.035     7.075    
    SLICE_X100Y18        FDRE (Setup_fdre_C_D)        0.077     7.152    stage4/rReal_reg[17]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                 -6.888    

Slack (VIOLATED) :        -6.888ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage2/rReal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 6.135ns (69.521%)  route 2.690ns (30.479%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 6.645 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y25         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y25         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[0]/Q
                         net (fo=134, routed)         1.239     6.919    cnt0/Q[0]
    SLICE_X101Y25        LUT6 (Prop_lut6_I0_O)        0.124     7.043 r  cnt0/g0_b2__0/O
                         net (fo=2, routed)           0.605     7.648    stage1/mult0/cnt_reg[0][2]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    11.499 r  stage1/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.501    stage1/mult0/buf_re0_n_106
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    13.019 r  stage1/mult0/buf_re/P[28]
                         net (fo=1, routed)           0.844    13.863    cnt0/P[16]
    SLICE_X99Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.987 r  cnt0/rReal[16]_i_1/O
                         net (fo=1, routed)           0.000    13.987    stage2/D[16]
    SLICE_X99Y24         FDRE                                         r  stage2/rReal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.608     6.645    stage2/clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  stage2/rReal_reg[16]/C
                         clock pessimism              0.458     7.104    
                         clock uncertainty           -0.035     7.068    
    SLICE_X99Y24         FDRE (Setup_fdre_C_D)        0.031     7.099    stage2/rReal_reg[16]
  -------------------------------------------------------------------
                         required time                          7.099    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                 -6.888    

Slack (VIOLATED) :        -6.884ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage2/rImag_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 6.135ns (69.467%)  route 2.697ns (30.533%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 6.658 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y24         FDSE                                         r  cnt0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[2]/Q
                         net (fo=87, routed)          1.486     7.166    cnt0/Q[2]
    SLICE_X100Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  cnt0/g0_b8/O
                         net (fo=2, routed)           0.604     7.894    stage1/mult0/out[8]
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    11.745 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.747    stage1/mult0/buf_im0_n_106
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    13.265 r  stage1/mult0/buf_im/P[23]
                         net (fo=1, routed)           0.605    13.870    cnt0/buf_im_2[13]
    SLICE_X105Y35        LUT3 (Prop_lut3_I2_O)        0.124    13.994 r  cnt0/rImag[13]_i_1/O
                         net (fo=1, routed)           0.000    13.994    stage2/cnt_reg[6][13]
    SLICE_X105Y35        FDRE                                         r  stage2/rImag_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     6.658    stage2/clk_IBUF_BUFG
    SLICE_X105Y35        FDRE                                         r  stage2/rImag_reg[13]/C
                         clock pessimism              0.458     7.117    
                         clock uncertainty           -0.035     7.081    
    SLICE_X105Y35        FDRE (Setup_fdre_C_D)        0.029     7.110    stage2/rImag_reg[13]
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                 -6.884    

Slack (VIOLATED) :        -6.881ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage2/rReal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 6.135ns (69.280%)  route 2.720ns (30.720%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 6.645 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y25         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y25         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[0]/Q
                         net (fo=134, routed)         1.239     6.919    cnt0/Q[0]
    SLICE_X101Y25        LUT6 (Prop_lut6_I0_O)        0.124     7.043 r  cnt0/g0_b2__0/O
                         net (fo=2, routed)           0.605     7.648    stage1/mult0/cnt_reg[0][2]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    11.499 r  stage1/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.501    stage1/mult0/buf_re0_n_106
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    13.019 r  stage1/mult0/buf_re/P[12]
                         net (fo=1, routed)           0.875    13.894    cnt0/P[2]
    SLICE_X99Y25         LUT3 (Prop_lut3_I2_O)        0.124    14.018 r  cnt0/rReal[2]_i_1/O
                         net (fo=1, routed)           0.000    14.018    stage2/D[2]
    SLICE_X99Y25         FDRE                                         r  stage2/rReal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.608     6.645    stage2/clk_IBUF_BUFG
    SLICE_X99Y25         FDRE                                         r  stage2/rReal_reg[2]/C
                         clock pessimism              0.495     7.141    
                         clock uncertainty           -0.035     7.105    
    SLICE_X99Y25         FDRE (Setup_fdre_C_D)        0.032     7.137    stage2/rReal_reg[2]
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                 -6.881    

Slack (VIOLATED) :        -6.877ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage2/rImag_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 6.135ns (69.498%)  route 2.693ns (30.502%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 6.658 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y24         FDSE                                         r  cnt0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[2]/Q
                         net (fo=87, routed)          1.486     7.166    cnt0/Q[2]
    SLICE_X100Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  cnt0/g0_b8/O
                         net (fo=2, routed)           0.604     7.894    stage1/mult0/out[8]
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    11.745 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.747    stage1/mult0/buf_im0_n_106
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    13.265 r  stage1/mult0/buf_im/P[20]
                         net (fo=1, routed)           0.601    13.866    cnt0/buf_im_2[10]
    SLICE_X105Y35        LUT3 (Prop_lut3_I2_O)        0.124    13.990 r  cnt0/rImag[10]_i_1/O
                         net (fo=1, routed)           0.000    13.990    stage2/cnt_reg[6][10]
    SLICE_X105Y35        FDRE                                         r  stage2/rImag_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     6.658    stage2/clk_IBUF_BUFG
    SLICE_X105Y35        FDRE                                         r  stage2/rImag_reg[10]/C
                         clock pessimism              0.458     7.117    
                         clock uncertainty           -0.035     7.081    
    SLICE_X105Y35        FDRE (Setup_fdre_C_D)        0.032     7.113    stage2/rImag_reg[10]
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 -6.877    

Slack (VIOLATED) :        -6.877ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage2/rImag_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 6.135ns (69.498%)  route 2.693ns (30.502%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 6.658 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y24         FDSE                                         r  cnt0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[2]/Q
                         net (fo=87, routed)          1.486     7.166    cnt0/Q[2]
    SLICE_X100Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  cnt0/g0_b8/O
                         net (fo=2, routed)           0.604     7.894    stage1/mult0/out[8]
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    11.745 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.747    stage1/mult0/buf_im0_n_106
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    13.265 r  stage1/mult0/buf_im/P[24]
                         net (fo=1, routed)           0.601    13.866    cnt0/buf_im_2[14]
    SLICE_X105Y36        LUT3 (Prop_lut3_I2_O)        0.124    13.990 r  cnt0/rImag[14]_i_1/O
                         net (fo=1, routed)           0.000    13.990    stage2/cnt_reg[6][14]
    SLICE_X105Y36        FDRE                                         r  stage2/rImag_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     6.658    stage2/clk_IBUF_BUFG
    SLICE_X105Y36        FDRE                                         r  stage2/rImag_reg[14]/C
                         clock pessimism              0.458     7.117    
                         clock uncertainty           -0.035     7.081    
    SLICE_X105Y36        FDRE (Setup_fdre_C_D)        0.032     7.113    stage2/rImag_reg[14]
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 -6.877    

Slack (VIOLATED) :        -6.876ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage2/rImag_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 6.135ns (69.498%)  route 2.693ns (30.502%))
  Logic Levels:           4  (DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 6.659 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.782     5.163    cnt0/clk_IBUF_BUFG
    SLICE_X98Y24         FDSE                                         r  cnt0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24         FDSE (Prop_fdse_C_Q)         0.518     5.681 r  cnt0/cnt_reg[2]/Q
                         net (fo=87, routed)          1.486     7.166    cnt0/Q[2]
    SLICE_X100Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  cnt0/g0_b8/O
                         net (fo=2, routed)           0.604     7.894    stage1/mult0/out[8]
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    11.745 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.747    stage1/mult0/buf_im0_n_106
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    13.265 r  stage1/mult0/buf_im/P[28]
                         net (fo=1, routed)           0.601    13.866    cnt0/buf_im_2[16]
    SLICE_X105Y37        LUT3 (Prop_lut3_I2_O)        0.124    13.990 r  cnt0/rImag[16]_i_1/O
                         net (fo=1, routed)           0.000    13.990    stage2/cnt_reg[6][16]
    SLICE_X105Y37        FDRE                                         r  stage2/rImag_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    U14                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     2.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     4.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.622     6.659    stage2/clk_IBUF_BUFG
    SLICE_X105Y37        FDRE                                         r  stage2/rImag_reg[16]/C
                         clock pessimism              0.458     7.118    
                         clock uncertainty           -0.035     7.082    
    SLICE_X105Y37        FDRE (Setup_fdre_C_D)        0.032     7.114    stage2/rImag_reg[16]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 -6.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 en_s5_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            en_s5_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.602     1.604    clk_IBUF_BUFG
    SLICE_X101Y26        FDRE                                         r  en_s5_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y26        FDRE (Prop_fdre_C_Q)         0.128     1.732 r  en_s5_reg_r/Q
                         net (fo=1, routed)           0.119     1.851    en_s5_reg_r_n_0
    SLICE_X101Y26        FDRE                                         r  en_s5_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.868     2.120    clk_IBUF_BUFG
    SLICE_X101Y26        FDRE                                         r  en_s5_reg_r_0/C
                         clock pessimism             -0.516     1.604    
    SLICE_X101Y26        FDRE (Hold_fdre_C_D)         0.012     1.616    en_s5_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 en_s5_reg[2]_en_s5_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            en_s5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.167%)  route 0.115ns (31.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.604     1.606    clk_IBUF_BUFG
    SLICE_X96Y29         FDRE                                         r  en_s5_reg[2]_en_s5_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDRE (Prop_fdre_C_Q)         0.148     1.754 r  en_s5_reg[2]_en_s5_reg_r_1/Q
                         net (fo=1, routed)           0.115     1.869    en_s5_reg[2]_en_s5_reg_r_1_n_0
    SLICE_X97Y31         LUT2 (Prop_lut2_I0_O)        0.098     1.967 r  en_s5_reg_gate/O
                         net (fo=1, routed)           0.000     1.967    en_s5_reg_gate_n_0
    SLICE_X97Y31         FDRE                                         r  en_s5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.874     2.126    clk_IBUF_BUFG
    SLICE_X97Y31         FDRE                                         r  en_s5_reg[3]/C
                         clock pessimism             -0.504     1.622    
    SLICE_X97Y31         FDRE (Hold_fdre_C_D)         0.091     1.713    en_s5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 en_s5_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            en_s5_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.000%)  route 0.221ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.602     1.604    clk_IBUF_BUFG
    SLICE_X101Y26        FDRE                                         r  en_s5_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y26        FDRE (Prop_fdre_C_Q)         0.141     1.745 r  en_s5_reg_r_0/Q
                         net (fo=1, routed)           0.221     1.966    en_s5_reg_r_0_n_0
    SLICE_X97Y28         FDRE                                         r  en_s5_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.871     2.123    clk_IBUF_BUFG
    SLICE_X97Y28         FDRE                                         r  en_s5_reg_r_1/C
                         clock pessimism             -0.483     1.640    
    SLICE_X97Y28         FDRE (Hold_fdre_C_D)         0.070     1.710    en_s5_reg_r_1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 en_s4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage5/rImag_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.099%)  route 0.226ns (54.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.607     1.609    clk_IBUF_BUFG
    SLICE_X103Y18        FDRE                                         r  en_s4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y18        FDRE (Prop_fdre_C_Q)         0.141     1.750 r  en_s4_reg[2]/Q
                         net (fo=78, routed)          0.226     1.976    stage4/mult0/en_s4_reg[2][0]
    SLICE_X103Y20        LUT3 (Prop_lut3_I1_O)        0.045     2.021 r  stage4/mult0/rImag[11]_i_1__2/O
                         net (fo=1, routed)           0.000     2.021    stage5/en_s4_reg[2][11]
    SLICE_X103Y20        FDRE                                         r  stage5/rImag_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.873     2.125    stage5/clk_IBUF_BUFG
    SLICE_X103Y20        FDRE                                         r  stage5/rImag_reg[11]/C
                         clock pessimism             -0.504     1.621    
    SLICE_X103Y20        FDRE (Hold_fdre_C_D)         0.091     1.712    stage5/rImag_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 en_s4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            en_s4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.256%)  route 0.283ns (66.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.604     1.606    clk_IBUF_BUFG
    SLICE_X101Y21        FDRE                                         r  en_s4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y21        FDRE (Prop_fdre_C_Q)         0.141     1.747 r  en_s4_reg[1]/Q
                         net (fo=1, routed)           0.283     2.030    en_s4[1]
    SLICE_X103Y18        FDRE                                         r  en_s4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.875     2.127    clk_IBUF_BUFG
    SLICE_X103Y18        FDRE                                         r  en_s4_reg[2]/C
                         clock pessimism             -0.483     1.644    
    SLICE_X103Y18        FDRE (Hold_fdre_C_D)         0.070     1.714    en_s4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cnt0/cnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            cnt0/cnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.572%)  route 0.240ns (53.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.605     1.607    cnt0/clk_IBUF_BUFG
    SLICE_X98Y29         FDSE                                         r  cnt0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y29         FDSE (Prop_fdse_C_Q)         0.164     1.771 r  cnt0/cnt_reg[5]/Q
                         net (fo=26, routed)          0.240     2.011    cnt0/Q[5]
    SLICE_X98Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.056 r  cnt0/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.056    cnt0/p_0_in[5]
    SLICE_X98Y29         FDSE                                         r  cnt0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.872     2.124    cnt0/clk_IBUF_BUFG
    SLICE_X98Y29         FDSE                                         r  cnt0/cnt_reg[5]/C
                         clock pessimism             -0.517     1.607    
    SLICE_X98Y29         FDSE (Hold_fdse_C_D)         0.121     1.728    cnt0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 en_s6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage7/rImag_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.920%)  route 0.256ns (55.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.612     1.614    clk_IBUF_BUFG
    SLICE_X94Y42         FDRE                                         r  en_s6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y42         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  en_s6_reg/Q
                         net (fo=72, routed)          0.256     2.034    stage6/mult0/en_s6
    SLICE_X96Y42         LUT3 (Prop_lut3_I1_O)        0.045     2.079 r  stage6/mult0/rImag[18]_i_1__2/O
                         net (fo=1, routed)           0.000     2.079    stage7/en_s6_reg[11]
    SLICE_X96Y42         FDRE                                         r  stage7/rImag_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.882     2.134    stage7/clk_IBUF_BUFG
    SLICE_X96Y42         FDRE                                         r  stage7/rImag_reg[18]/C
                         clock pessimism             -0.504     1.630    
    SLICE_X96Y42         FDRE (Hold_fdre_C_D)         0.121     1.751    stage7/rImag_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 en_s4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage5/rImag_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.391%)  route 0.298ns (61.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.607     1.609    clk_IBUF_BUFG
    SLICE_X103Y18        FDRE                                         r  en_s4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y18        FDRE (Prop_fdre_C_Q)         0.141     1.750 r  en_s4_reg[2]/Q
                         net (fo=78, routed)          0.298     2.048    stage4/mult0/en_s4_reg[2][0]
    SLICE_X104Y20        LUT3 (Prop_lut3_I1_O)        0.045     2.093 r  stage4/mult0/rImag[13]_i_1__2/O
                         net (fo=1, routed)           0.000     2.093    stage5/en_s4_reg[2][13]
    SLICE_X104Y20        FDRE                                         r  stage5/rImag_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.873     2.125    stage5/clk_IBUF_BUFG
    SLICE_X104Y20        FDRE                                         r  stage5/rImag_reg[13]/C
                         clock pessimism             -0.483     1.642    
    SLICE_X104Y20        FDRE (Hold_fdre_C_D)         0.120     1.762    stage5/rImag_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 en_s3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage4/rReal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.627%)  route 0.308ns (62.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.604     1.606    clk_IBUF_BUFG
    SLICE_X97Y20         FDRE                                         r  en_s3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y20         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  en_s3_reg[1]/Q
                         net (fo=74, routed)          0.308     2.055    stage3/mult0/en_s3_reg[1][0]
    SLICE_X100Y19        LUT3 (Prop_lut3_I1_O)        0.045     2.100 r  stage3/mult0/rReal[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.100    stage4/D[6]
    SLICE_X100Y19        FDRE                                         r  stage4/rReal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.873     2.125    stage4/clk_IBUF_BUFG
    SLICE_X100Y19        FDRE                                         r  stage4/rReal_reg[6]/C
                         clock pessimism             -0.483     1.642    
    SLICE_X100Y19        FDRE (Hold_fdre_C_D)         0.120     1.762    stage4/rReal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 en_s5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            stage6/rReal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.331%)  route 0.287ns (60.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.606     1.608    clk_IBUF_BUFG
    SLICE_X97Y31         FDRE                                         r  en_s5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y31         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  en_s5_reg[3]/Q
                         net (fo=82, routed)          0.287     2.036    stage5/mult0/en_s5[0]
    SLICE_X96Y30         LUT3 (Prop_lut3_I1_O)        0.045     2.081 r  stage5/mult0/rReal[13]_i_1__3/O
                         net (fo=1, routed)           0.000     2.081    stage6/D[13]
    SLICE_X96Y30         FDRE                                         r  stage6/rReal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.873     2.125    stage6/clk_IBUF_BUFG
    SLICE_X96Y30         FDRE                                         r  stage6/rReal_reg[13]/C
                         clock pessimism             -0.504     1.621    
    SLICE_X96Y30         FDRE (Hold_fdre_C_D)         0.120     1.741    stage6/rReal_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X103Y36   stage1/rImag_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X104Y38   stage1/rImag_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X103Y37   stage1/rImag_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X103Y39   stage1/rImag_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X100Y38   stage1/rImag_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X103Y39   stage1/rImag_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X105Y40   stage1/rImag_reg[15]/C
Min Period        n/a     FDSE/C      n/a            1.000         2.000       1.000      SLICE_X98Y25    cnt0/cnt_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         2.000       1.000      SLICE_X99Y26    cnt0/cnt_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X96Y29    en_s5_reg[1]_srl2___en_s5_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X96Y29    en_s5_reg[1]_srl2___en_s5_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X103Y36   stage1/rImag_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X104Y38   stage1/rImag_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X103Y37   stage1/rImag_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X100Y38   stage1/rImag_reg[13]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         1.000       0.500      SLICE_X99Y26    cnt0/cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         1.000       0.500      SLICE_X99Y23    cnt0/cnt_reg[3]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         1.000       0.500      SLICE_X98Y26    cnt0/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X105Y36   stage1/rImag_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X96Y29    en_s5_reg[1]_srl2___en_s5_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         1.000       0.020      SLICE_X96Y29    en_s5_reg[1]_srl2___en_s5_reg_r_0/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X103Y36   stage1/rImag_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X100Y38   stage1/rImag_reg[13]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X105Y36   stage1/rImag_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X102Y35   stage1/rImag_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X102Y35   stage1/rImag_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X102Y36   stage1/rImag_reg[7]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X105Y35   stage2/rImag_reg[10]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         1.000       0.500      SLICE_X101Y33   stage1/rReal_reg[10]/C



