// Seed: 2624039155
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic [7:0] id_3, id_4, id_5;
  parameter id_6 = 1;
  wire id_7, id_8;
  assign id_3[-1] = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output wand id_2,
    input supply0 id_3
);
  id_5(
      .id_0(id_0),
      .id_1(id_2),
      .id_2(1 << id_3),
      .id_3(),
      .id_4(1),
      .id_5(id_1),
      .id_6(1),
      .id_7(-1'b0)
  );
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9
  );
  wire id_10;
  wire id_11;
endmodule
