Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 08:16:04 2017
| Host         : SAMSUNG-HUGO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              55 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              55 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | vga/VGA_hs                        | vga/TOP_display_reg_0             |                1 |              1 |
|  clk_IBUF_BUFG | vga/VGA_vs_i_1_n_0                | vga/TOP_display_reg_0             |                1 |              1 |
|  clk_IBUF_BUFG |                                   | commande/compteur[17]_i_1_n_0     |                4 |              7 |
|  clk_IBUF_BUFG | cm/y_pixel[6]_i_1_n_0             | cm/x_pixel[7]_i_1_n_0             |                3 |              7 |
|  clk_IBUF_BUFG |                                   | cm/x_pixel[7]_i_1_n_0             |                3 |              8 |
|  clk_IBUF_BUFG | commande/offset_x[7]_i_1_n_0      | vga/TOP_display_reg_0             |                3 |              8 |
|  clk_IBUF_BUFG | vga/v_counter_0                   | vga/TOP_display_reg_0             |                3 |             10 |
|  clk_IBUF_BUFG | vga/pix_read_addr_rep[13]_i_2_n_0 | vga/pix_read_addr_rep[13]_i_1_n_0 |                8 |             28 |
|  clk_IBUF_BUFG |                                   | vga/TOP_display_reg_0             |               13 |             40 |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 7      |                     2 |
| 8      |                     2 |
| 10     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


