v 4
file . "parallel_adder.vhdl" "a82710af0410fcb7b8b9098b1a9c20720769d547" "20190101114427.091":
  entity paralleladder at 1( 0) + 0 on 19;
  architecture a_paralleladder of paralleladder at 12( 207) + 0 on 20;
file . "paralleladder_tb.vhdl" "ffe67a0c5cc71349239be8191554e82ab6fc5dbd" "20190101114437.069":
  entity parallel_tb at 1( 0) + 0 on 21;
  architecture a_parallel_tb of parallel_tb at 7( 90) + 0 on 22;
