#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: byte_controller.bit_controller.c_state[10].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.al.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                            0.042     0.042
byte_controller.bit_controller.c_state[10].Q[0] (dffrn) [clock-to-output]                          0.124     0.166
$abc$3702$new_n351.in[2] (.names)                                                                  0.458     0.624
$abc$3702$new_n351.out[0] (.names)                                                                 0.261     0.885
$abc$3702$new_n364.in[1] (.names)                                                                  0.434     1.319
$abc$3702$new_n364.out[0] (.names)                                                                 0.235     1.554
$abc$3702$new_n442.in[2] (.names)                                                                  0.630     2.183
$abc$3702$new_n442.out[0] (.names)                                                                 0.261     2.444
$abc$3702$flatten\byte_controller.\bit_controller.$0\al[0:0].in[1] (.names)                        0.100     2.544
$abc$3702$flatten\byte_controller.\bit_controller.$0\al[0:0].out[0] (.names)                       0.235     2.779
byte_controller.bit_controller.al.D[0] (dffrn)                                                     0.919     3.698
data arrival time                                                                                            3.698

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
byte_controller.bit_controller.al.C[0] (dffrn)                                                     0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -3.698
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.722


#Path 2
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[16].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n345.in[1] (.names)                                                                            0.458     0.624
$abc$3702$new_n345.out[0] (.names)                                                                           0.235     0.859
$abc$3702$new_n365.in[3] (.names)                                                                            0.482     1.341
$abc$3702$new_n365.out[0] (.names)                                                                           0.235     1.576
$abc$3702$new_n402.in[1] (.names)                                                                            0.432     2.008
$abc$3702$new_n402.out[0] (.names)                                                                           0.235     2.243
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16].in[1] (.names)                        0.337     2.580
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16].out[0] (.names)                       0.261     2.841
byte_controller.bit_controller.c_state[16].D[0] (dffrn)                                                      0.669     3.510
data arrival time                                                                                                      3.510

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[16].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -3.510
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -3.533


#Path 3
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                     0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                           0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                          0.235     0.981
$abc$3702$new_n526.in[2] (.names)                                                           0.433     1.414
$abc$3702$new_n526.out[0] (.names)                                                          0.235     1.649
$abc$3702$new_n525.in[1] (.names)                                                           0.100     1.749
$abc$3702$new_n525.out[0] (.names)                                                          0.235     1.984
$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][2].in[1] (.names)                        0.339     2.323
$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][2].out[0] (.names)                       0.261     2.584
byte_controller.bit_controller.cmd[2].D[0] (dffrn)                                          0.817     3.401
data arrival time                                                                                     3.401

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[2].C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -3.401
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.425


#Path 4
Startpoint: byte_controller.bit_controller.c_state[10].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                     0.042     0.042
byte_controller.bit_controller.c_state[10].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3702$new_n351.in[2] (.names)                                                                           0.458     0.624
$abc$3702$new_n351.out[0] (.names)                                                                          0.261     0.885
$abc$3702$new_n380.in[3] (.names)                                                                           0.434     1.319
$abc$3702$new_n380.out[0] (.names)                                                                          0.261     1.580
$abc$3702$new_n373.in[1] (.names)                                                                           0.100     1.680
$abc$3702$new_n373.out[0] (.names)                                                                          0.235     1.915
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4].in[1] (.names)                        0.416     2.331
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4].out[0] (.names)                       0.261     2.592
byte_controller.bit_controller.c_state[4].D[0] (dffrn)                                                      0.671     3.263
data arrival time                                                                                                     3.263

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -3.263
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.286


#Path 5
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n354.in[1] (.names)                                                                           0.458     0.624
$abc$3702$new_n354.out[0] (.names)                                                                          0.235     0.859
$abc$3702$new_n371.in[2] (.names)                                                                           0.507     1.366
$abc$3702$new_n371.out[0] (.names)                                                                          0.261     1.627
$abc$3702$new_n396.in[4] (.names)                                                                           0.388     2.015
$abc$3702$new_n396.out[0] (.names)                                                                          0.235     2.250
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6].in[1] (.names)                        0.100     2.350
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6].out[0] (.names)                       0.235     2.585
byte_controller.bit_controller.c_state[6].D[0] (dffrn)                                                      0.623     3.208
data arrival time                                                                                                     3.208

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[6].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -3.208
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.231


#Path 6
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.start.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n273.in[1] (.names)                                0.337     1.049
$abc$3702$new_n273.out[0] (.names)                               0.235     1.284
$0\cr[7:0][7].in[0] (.names)                                     0.611     1.895
$0\cr[7:0][7].out[0] (.names)                                    0.235     2.130
byte_controller.start.D[0] (dffrn)                               0.991     3.121
data arrival time                                                          3.121

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.start.C[0] (dffrn)                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.121
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.145


#Path 7
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : scl_padoen_o.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                  0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                0.124     0.166
$abc$3702$new_n354.in[1] (.names)                                                                       0.458     0.624
$abc$3702$new_n354.out[0] (.names)                                                                      0.235     0.859
$abc$3702$new_n403.in[2] (.names)                                                                       0.507     1.366
$abc$3702$new_n403.out[0] (.names)                                                                      0.261     1.627
$abc$3702$new_n433.in[1] (.names)                                                                       0.436     2.063
$abc$3702$new_n433.out[0] (.names)                                                                      0.235     2.298
$abc$3702$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0].in[1] (.names)                        0.455     2.753
$abc$3702$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0].out[0] (.names)                       0.261     3.014
scl_padoen_o.D[0] (dffsn)                                                                               0.000     3.014
data arrival time                                                                                                 3.014

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
scl_padoen_o.C[0] (dffsn)                                                                               0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -3.014
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.037


#Path 8
Startpoint: byte_controller.bit_controller.c_state[10].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                     0.042     0.042
byte_controller.bit_controller.c_state[10].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3702$new_n351.in[2] (.names)                                                                           0.458     0.624
$abc$3702$new_n351.out[0] (.names)                                                                          0.261     0.885
$abc$3702$new_n364.in[1] (.names)                                                                           0.434     1.319
$abc$3702$new_n364.out[0] (.names)                                                                          0.235     1.554
$abc$3702$new_n391.in[2] (.names)                                                                           0.289     1.843
$abc$3702$new_n391.out[0] (.names)                                                                          0.261     2.104
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0].in[2] (.names)                        0.100     2.204
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0].out[0] (.names)                       0.235     2.439
byte_controller.bit_controller.c_state[0].D[0] (dffrn)                                                      0.572     3.011
data arrival time                                                                                                     3.011

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -3.011
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.034


#Path 9
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                          0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                         0.235     0.981
$abc$3702$new_n516.in[1] (.names)                                                          0.390     1.371
$abc$3702$new_n516.out[0] (.names)                                                         0.261     1.632
$abc$3702$new_n541.in[1] (.names)                                                          0.100     1.732
$abc$3702$new_n541.out[0] (.names)                                                         0.235     1.967
$abc$3702$flatten\byte_controller.$0\c_state[4:0][2].in[1] (.names)                        0.100     2.067
$abc$3702$flatten\byte_controller.$0\c_state[4:0][2].out[0] (.names)                       0.261     2.328
byte_controller.c_state[2].D[0] (dffrn)                                                    0.651     2.978
data arrival time                                                                                    2.978

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[2].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.978
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -3.002


#Path 10
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                          0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                         0.235     0.981
$abc$3702$new_n516.in[1] (.names)                                                          0.390     1.371
$abc$3702$new_n516.out[0] (.names)                                                         0.261     1.632
$abc$3702$new_n539.in[2] (.names)                                                          0.318     1.950
$abc$3702$new_n539.out[0] (.names)                                                         0.235     2.185
$abc$3702$flatten\byte_controller.$0\c_state[4:0][1].in[1] (.names)                        0.511     2.695
$abc$3702$flatten\byte_controller.$0\c_state[4:0][1].out[0] (.names)                       0.235     2.930
byte_controller.c_state[1].D[0] (dffrn)                                                    0.000     2.930
data arrival time                                                                                    2.930

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[1].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.930
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.954


#Path 11
Startpoint: byte_controller.bit_controller.c_state[10].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[12].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[10].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n351.in[2] (.names)                                                                            0.458     0.624
$abc$3702$new_n351.out[0] (.names)                                                                           0.261     0.885
$abc$3702$new_n380.in[3] (.names)                                                                            0.434     1.319
$abc$3702$new_n380.out[0] (.names)                                                                           0.261     1.580
$abc$3702$new_n373.in[1] (.names)                                                                            0.100     1.680
$abc$3702$new_n373.out[0] (.names)                                                                           0.235     1.915
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12].in[3] (.names)                        0.436     2.350
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12].out[0] (.names)                       0.235     2.585
byte_controller.bit_controller.c_state[12].D[0] (dffrn)                                                      0.335     2.920
data arrival time                                                                                                      2.920

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[12].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -2.920
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.944


#Path 12
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n354.in[1] (.names)                                                                           0.458     0.624
$abc$3702$new_n354.out[0] (.names)                                                                          0.235     0.859
$abc$3702$new_n371.in[2] (.names)                                                                           0.507     1.366
$abc$3702$new_n371.out[0] (.names)                                                                          0.261     1.627
$abc$3702$new_n396.in[4] (.names)                                                                           0.388     2.015
$abc$3702$new_n396.out[0] (.names)                                                                          0.235     2.250
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2].in[0] (.names)                        0.100     2.350
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2].out[0] (.names)                       0.235     2.585
byte_controller.bit_controller.c_state[2].D[0] (dffrn)                                                      0.335     2.920
data arrival time                                                                                                     2.920

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[2].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.920
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.943


#Path 13
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[7].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n345.in[1] (.names)                                                                           0.458     0.624
$abc$3702$new_n345.out[0] (.names)                                                                          0.235     0.859
$abc$3702$new_n365.in[3] (.names)                                                                           0.482     1.341
$abc$3702$new_n365.out[0] (.names)                                                                          0.235     1.576
$abc$3702$new_n402.in[1] (.names)                                                                           0.432     2.008
$abc$3702$new_n402.out[0] (.names)                                                                          0.235     2.243
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7].in[1] (.names)                        0.100     2.343
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7].out[0] (.names)                       0.235     2.578
byte_controller.bit_controller.c_state[7].D[0] (dffrn)                                                      0.335     2.913
data arrival time                                                                                                     2.913

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[7].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.913
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.937


#Path 14
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                          0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                         0.235     0.981
$abc$3702$new_n516.in[1] (.names)                                                          0.390     1.371
$abc$3702$new_n516.out[0] (.names)                                                         0.261     1.632
$abc$3702$flatten\byte_controller.$0\c_state[4:0][0].in[2] (.names)                        0.318     1.950
$abc$3702$flatten\byte_controller.$0\c_state[4:0][0].out[0] (.names)                       0.261     2.211
byte_controller.c_state[0].D[0] (dffrn)                                                    0.675     2.885
data arrival time                                                                                    2.885

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[0].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.885
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.909


#Path 15
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                          0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                         0.235     0.981
$abc$3702$new_n513.in[1] (.names)                                                          0.390     1.371
$abc$3702$new_n513.out[0] (.names)                                                         0.235     1.606
$abc$3702$new_n522.in[1] (.names)                                                          0.100     1.706
$abc$3702$new_n522.out[0] (.names)                                                         0.235     1.941
$abc$3702$flatten\byte_controller.$0\c_state[4:0][4].in[2] (.names)                        0.369     2.310
$abc$3702$flatten\byte_controller.$0\c_state[4:0][4].out[0] (.names)                       0.235     2.545
byte_controller.c_state[4].D[0] (dffrn)                                                    0.335     2.880
data arrival time                                                                                    2.880

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.880
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.903


#Path 16
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[15].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n345.in[1] (.names)                                                                            0.458     0.624
$abc$3702$new_n345.out[0] (.names)                                                                           0.235     0.859
$abc$3702$new_n365.in[3] (.names)                                                                            0.482     1.341
$abc$3702$new_n365.out[0] (.names)                                                                           0.235     1.576
$abc$3702$new_n402.in[1] (.names)                                                                            0.432     2.008
$abc$3702$new_n402.out[0] (.names)                                                                           0.235     2.243
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][15].in[3] (.names)                        0.337     2.580
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][15].out[0] (.names)                       0.235     2.815
byte_controller.bit_controller.c_state[15].D[0] (dffrn)                                                      0.000     2.815
data arrival time                                                                                                      2.815

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[15].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -2.815
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.839


#Path 17
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[13].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n345.in[1] (.names)                                                                            0.458     0.624
$abc$3702$new_n345.out[0] (.names)                                                                           0.235     0.859
$abc$3702$new_n365.in[3] (.names)                                                                            0.482     1.341
$abc$3702$new_n365.out[0] (.names)                                                                           0.235     1.576
$abc$3702$new_n402.in[1] (.names)                                                                            0.432     2.008
$abc$3702$new_n402.out[0] (.names)                                                                           0.235     2.243
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][13].in[3] (.names)                        0.337     2.580
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][13].out[0] (.names)                       0.235     2.815
byte_controller.bit_controller.c_state[13].D[0] (dffrn)                                                      0.000     2.815
data arrival time                                                                                                      2.815

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[13].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -2.815
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.839


#Path 18
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_en.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                   0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                             0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                     0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                      0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                     0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                      0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                     0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                      0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                     0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\clk_en[0:0].in[3] (.names)                        0.289     1.847
$abc$3702$flatten\byte_controller.\bit_controller.$0\clk_en[0:0].out[0] (.names)                       0.235     2.082
byte_controller.bit_controller.clk_en.D[0] (dffsn)                                                     0.669     2.750
data arrival time                                                                                                2.750

clock wb_clk_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                   0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                             0.000     0.000
byte_controller.bit_controller.clk_en.C[0] (dffsn)                                                     0.042     0.042
clock uncertainty                                                                                      0.000     0.042
cell setup time                                                                                       -0.066    -0.024
data required time                                                                                              -0.024
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.024
data arrival time                                                                                               -2.750
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.774


#Path 19
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                     0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                           0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                          0.235     0.981
$abc$3702$new_n516.in[1] (.names)                                                           0.390     1.371
$abc$3702$new_n516.out[0] (.names)                                                          0.261     1.632
$abc$3702$new_n532.in[1] (.names)                                                           0.514     2.146
$abc$3702$new_n532.out[0] (.names)                                                          0.235     2.381
$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][3].in[3] (.names)                        0.100     2.481
$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][3].out[0] (.names)                       0.261     2.742
byte_controller.bit_controller.cmd[3].D[0] (dffrn)                                          0.000     2.742
data arrival time                                                                                     2.742

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[3].C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -2.742
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.766


#Path 20
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                     0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                           0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                          0.235     0.981
$abc$3702$new_n516.in[1] (.names)                                                           0.390     1.371
$abc$3702$new_n516.out[0] (.names)                                                          0.261     1.632
$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][0].in[2] (.names)                        0.514     2.146
$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][0].out[0] (.names)                       0.261     2.407
byte_controller.bit_controller.cmd[0].D[0] (dffrn)                                          0.335     2.742
data arrival time                                                                                     2.742

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[0].C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -2.742
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.766


#Path 21
Startpoint: byte_controller.bit_controller.c_state[10].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.sda_chk.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                 0.042     0.042
byte_controller.bit_controller.c_state[10].Q[0] (dffrn) [clock-to-output]                               0.124     0.166
$abc$3702$new_n351.in[2] (.names)                                                                       0.458     0.624
$abc$3702$new_n351.out[0] (.names)                                                                      0.261     0.885
$abc$3702$new_n380.in[3] (.names)                                                                       0.434     1.319
$abc$3702$new_n380.out[0] (.names)                                                                      0.261     1.580
$abc$3702$new_n373.in[1] (.names)                                                                       0.100     1.680
$abc$3702$new_n373.out[0] (.names)                                                                      0.235     1.915
$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0].in[2] (.names)                        0.563     2.477
$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0].out[0] (.names)                       0.261     2.738
byte_controller.bit_controller.sda_chk.D[0] (dffrn)                                                     0.000     2.738
data arrival time                                                                                                 2.738

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.sda_chk.C[0] (dffrn)                                                     0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.738
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.762


#Path 22
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : sda_padoen_o.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                  0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                0.124     0.166
$abc$3702$new_n354.in[1] (.names)                                                                       0.458     0.624
$abc$3702$new_n354.out[0] (.names)                                                                      0.235     0.859
$abc$3702$new_n403.in[2] (.names)                                                                       0.507     1.366
$abc$3702$new_n403.out[0] (.names)                                                                      0.261     1.627
$abc$3702$new_n428.in[2] (.names)                                                                       0.436     2.063
$abc$3702$new_n428.out[0] (.names)                                                                      0.261     2.324
$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0].in[5] (.names)                        0.100     2.424
$abc$3702$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0].out[0] (.names)                       0.261     2.685
sda_padoen_o.D[0] (dffsn)                                                                               0.000     2.685
data arrival time                                                                                                 2.685

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
sda_padoen_o.C[0] (dffsn)                                                                               0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.685
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.708


#Path 23
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.write.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n273.in[1] (.names)                                0.337     1.049
$abc$3702$new_n273.out[0] (.names)                               0.235     1.284
$0\cr[7:0][4].in[0] (.names)                                     0.611     1.895
$0\cr[7:0][4].out[0] (.names)                                    0.235     2.130
byte_controller.write.D[0] (dffrn)                               0.526     2.656
data arrival time                                                          2.656

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.write.C[0] (dffrn)                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.680


#Path 24
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[10].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                        0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                       0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                        0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                       0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                        0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                       0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10].in[4] (.names)                        0.289     1.847
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10].out[0] (.names)                       0.261     2.108
byte_controller.bit_controller.cnt[10].D[0] (dffrn)                                                      0.547     2.654
data arrival time                                                                                                  2.654

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[10].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.654
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.678


#Path 25
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.ld.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                         0.000     0.000
clock source latency                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                         0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                            0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                          0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                  0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                 0.235     0.981
$abc$3702$new_n516.in[1] (.names)                                                  0.390     1.371
$abc$3702$new_n516.out[0] (.names)                                                 0.261     1.632
$abc$3702$flatten\byte_controller.$0\ld[0:0].in[1] (.names)                        0.390     2.022
$abc$3702$flatten\byte_controller.$0\ld[0:0].out[0] (.names)                       0.261     2.283
byte_controller.ld.D[0] (dffrn)                                                    0.335     2.618
data arrival time                                                                            2.618

clock wb_clk_i (rise edge)                                                         0.000     0.000
clock source latency                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                         0.000     0.000
byte_controller.ld.C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                  0.000     0.042
cell setup time                                                                   -0.066    -0.024
data required time                                                                          -0.024
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.024
data arrival time                                                                           -2.618
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -2.642


#Path 26
Startpoint: byte_controller.bit_controller.c_state[10].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[8].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                     0.042     0.042
byte_controller.bit_controller.c_state[10].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3702$new_n351.in[2] (.names)                                                                           0.458     0.624
$abc$3702$new_n351.out[0] (.names)                                                                          0.261     0.885
$abc$3702$new_n380.in[3] (.names)                                                                           0.434     1.319
$abc$3702$new_n380.out[0] (.names)                                                                          0.261     1.580
$abc$3702$new_n373.in[1] (.names)                                                                           0.100     1.680
$abc$3702$new_n373.out[0] (.names)                                                                          0.235     1.915
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][8].in[4] (.names)                        0.438     2.352
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][8].out[0] (.names)                       0.235     2.587
byte_controller.bit_controller.c_state[8].D[0] (dffrn)                                                      0.000     2.587
data arrival time                                                                                                     2.587

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[8].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.587
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.611


#Path 27
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n354.in[1] (.names)                                                                           0.458     0.624
$abc$3702$new_n354.out[0] (.names)                                                                          0.235     0.859
$abc$3702$new_n371.in[2] (.names)                                                                           0.507     1.366
$abc$3702$new_n371.out[0] (.names)                                                                          0.261     1.627
$abc$3702$new_n396.in[4] (.names)                                                                           0.388     2.015
$abc$3702$new_n396.out[0] (.names)                                                                          0.235     2.250
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3].in[0] (.names)                        0.100     2.350
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3].out[0] (.names)                       0.235     2.585
byte_controller.bit_controller.c_state[3].D[0] (dffrn)                                                      0.000     2.585
data arrival time                                                                                                     2.585

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[3].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.585
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.608


#Path 28
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n354.in[1] (.names)                                                                           0.458     0.624
$abc$3702$new_n354.out[0] (.names)                                                                          0.235     0.859
$abc$3702$new_n371.in[2] (.names)                                                                           0.507     1.366
$abc$3702$new_n371.out[0] (.names)                                                                          0.261     1.627
$abc$3702$new_n396.in[4] (.names)                                                                           0.388     2.015
$abc$3702$new_n396.out[0] (.names)                                                                          0.235     2.250
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][5].in[0] (.names)                        0.100     2.350
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][5].out[0] (.names)                       0.235     2.585
byte_controller.bit_controller.c_state[5].D[0] (dffrn)                                                      0.000     2.585
data arrival time                                                                                                     2.585

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[5].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.585
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.608


#Path 29
Startpoint: byte_controller.bit_controller.c_state[10].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[11].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[10].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n351.in[2] (.names)                                                                            0.458     0.624
$abc$3702$new_n351.out[0] (.names)                                                                           0.261     0.885
$abc$3702$new_n380.in[3] (.names)                                                                            0.434     1.319
$abc$3702$new_n380.out[0] (.names)                                                                           0.261     1.580
$abc$3702$new_n373.in[1] (.names)                                                                            0.100     1.680
$abc$3702$new_n373.out[0] (.names)                                                                           0.235     1.915
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11].in[3] (.names)                        0.100     2.015
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11].out[0] (.names)                       0.235     2.250
byte_controller.bit_controller.c_state[11].D[0] (dffrn)                                                      0.335     2.585
data arrival time                                                                                                      2.585

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[11].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -2.585
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.608


#Path 30
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[14].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n345.in[1] (.names)                                                                            0.458     0.624
$abc$3702$new_n345.out[0] (.names)                                                                           0.235     0.859
$abc$3702$new_n365.in[3] (.names)                                                                            0.482     1.341
$abc$3702$new_n365.out[0] (.names)                                                                           0.235     1.576
$abc$3702$new_n402.in[1] (.names)                                                                            0.432     2.008
$abc$3702$new_n402.out[0] (.names)                                                                           0.235     2.243
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][14].in[4] (.names)                        0.100     2.343
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][14].out[0] (.names)                       0.235     2.578
byte_controller.bit_controller.c_state[14].D[0] (dffrn)                                                      0.000     2.578
data arrival time                                                                                                      2.578

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -2.578
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.602


#Path 31
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[9].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n345.in[1] (.names)                                                                           0.458     0.624
$abc$3702$new_n345.out[0] (.names)                                                                          0.235     0.859
$abc$3702$new_n365.in[3] (.names)                                                                           0.482     1.341
$abc$3702$new_n365.out[0] (.names)                                                                          0.235     1.576
$abc$3702$new_n402.in[1] (.names)                                                                           0.432     2.008
$abc$3702$new_n402.out[0] (.names)                                                                          0.235     2.243
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][9].in[3] (.names)                        0.100     2.343
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][9].out[0] (.names)                       0.235     2.578
byte_controller.bit_controller.c_state[9].D[0] (dffrn)                                                      0.000     2.578
data arrival time                                                                                                     2.578

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[9].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.578
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.602


#Path 32
Startpoint: byte_controller.bit_controller.dscl_oen.Q[0] (dff clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.dscl_oen.C[0] (dff)                                                      0.042     0.042
byte_controller.bit_controller.dscl_oen.Q[0] (dff) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n455.in[0] (.names)                                                                       0.456     0.622
$abc$3702$new_n455.out[0] (.names)                                                                      0.235     0.857
$abc$3702$new_n471.in[0] (.names)                                                                       0.457     1.314
$abc$3702$new_n471.out[0] (.names)                                                                      0.235     1.549
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5].in[5] (.names)                        0.410     1.960
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5].out[0] (.names)                       0.261     2.221
byte_controller.bit_controller.cnt[5].D[0] (dffrn)                                                      0.335     2.556
data arrival time                                                                                                 2.556

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.556
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.579


#Path 33
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                       0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                      0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                       0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                      0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                       0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                      0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4].in[4] (.names)                        0.386     1.943
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4].out[0] (.names)                       0.261     2.204
byte_controller.bit_controller.cnt[4].D[0] (dffrn)                                                      0.335     2.539
data arrival time                                                                                                 2.539

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[4].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.539
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.563


#Path 34
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                       0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                      0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                       0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                      0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                       0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                      0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3].in[4] (.names)                        0.386     1.943
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3].out[0] (.names)                       0.261     2.204
byte_controller.bit_controller.cnt[3].D[0] (dffrn)                                                      0.335     2.539
data arrival time                                                                                                 2.539

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[3].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.539
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.563


#Path 35
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                       0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                      0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                       0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                      0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                       0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                      0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2].in[4] (.names)                        0.386     1.943
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2].out[0] (.names)                       0.261     2.204
byte_controller.bit_controller.cnt[2].D[0] (dffrn)                                                      0.335     2.539
data arrival time                                                                                                 2.539

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[2].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.539
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.563


#Path 36
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                       0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                      0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                       0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                      0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                       0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                      0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1].in[4] (.names)                        0.386     1.943
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1].out[0] (.names)                       0.261     2.204
byte_controller.bit_controller.cnt[1].D[0] (dffrn)                                                      0.335     2.539
data arrival time                                                                                                 2.539

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[1].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.539
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.563


#Path 37
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                       0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                      0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                       0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                      0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                       0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                      0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0].in[4] (.names)                        0.386     1.943
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0].out[0] (.names)                       0.261     2.204
byte_controller.bit_controller.cnt[0].D[0] (dffrn)                                                      0.335     2.539
data arrival time                                                                                                 2.539

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[0].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.539
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.563


#Path 38
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                          0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                         0.235     0.981
$abc$3702$new_n543.in[2] (.names)                                                          0.291     1.272
$abc$3702$new_n543.out[0] (.names)                                                         0.261     1.533
$abc$3702$flatten\byte_controller.$0\c_state[4:0][3].in[1] (.names)                        0.100     1.633
$abc$3702$flatten\byte_controller.$0\c_state[4:0][3].out[0] (.names)                       0.235     1.868
byte_controller.c_state[3].D[0] (dffrn)                                                    0.665     2.533
data arrival time                                                                                    2.533

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.533
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.557


#Path 39
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n310.in[1] (.names)                                0.100     0.812
$abc$3702$new_n310.out[0] (.names)                               0.235     1.047
$0\txr[7:0][5].in[0] (.names)                                    0.416     1.463
$0\txr[7:0][5].out[0] (.names)                                   0.235     1.698
byte_controller.din[5].D[0] (dffrn)                              0.822     2.520
data arrival time                                                          2.520

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[5].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.520
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.543


#Path 40
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.stop.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n271.in[1] (.names)                                0.694     1.406
$abc$3702$new_n271.out[0] (.names)                               0.235     1.641
$0\cr[7:0][6].in[1] (.names)                                     0.560     2.201
$0\cr[7:0][6].out[0] (.names)                                    0.235     2.436
byte_controller.stop.D[0] (dffrn)                                0.000     2.436
data arrival time                                                          2.436

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.stop.C[0] (dffrn)                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.436
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.459


#Path 41
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[2].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n292.in[0] (.names)                                            0.100     0.812
$abc$3702$new_n292.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][2].in[0] (.names)                                              0.438     1.484
$0\prer[15:0][2].out[0] (.names)                                             0.235     1.719
byte_controller.bit_controller.clk_cnt[2].D[0] (dffsn)                       0.705     2.424
data arrival time                                                                      2.424

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[2].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.424
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.448


#Path 42
Startpoint: byte_controller.bit_controller.c_state[10].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                     0.042     0.042
byte_controller.bit_controller.c_state[10].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3702$new_n351.in[2] (.names)                                                                           0.458     0.624
$abc$3702$new_n351.out[0] (.names)                                                                          0.261     0.885
$abc$3702$new_n394.in[1] (.names)                                                                           0.435     1.321
$abc$3702$new_n394.out[0] (.names)                                                                          0.235     1.556
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1].in[2] (.names)                        0.100     1.656
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1].out[0] (.names)                       0.235     1.891
byte_controller.bit_controller.c_state[1].D[0] (dffrn)                                                      0.524     2.415
data arrival time                                                                                                     2.415

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.415
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.438


#Path 43
Startpoint: byte_controller.bit_controller.c_state[10].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd_ack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                 0.042     0.042
byte_controller.bit_controller.c_state[10].Q[0] (dffrn) [clock-to-output]                               0.124     0.166
$abc$3702$new_n351.in[2] (.names)                                                                       0.458     0.624
$abc$3702$new_n351.out[0] (.names)                                                                      0.261     0.885
$abc$3702$new_n349.in[1] (.names)                                                                       0.434     1.319
$abc$3702$new_n349.out[0] (.names)                                                                      0.235     1.554
$abc$3702$new_n348.in[0] (.names)                                                                       0.289     1.843
$abc$3702$new_n348.out[0] (.names)                                                                      0.235     2.078
$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0].in[1] (.names)                        0.100     2.178
$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0].out[0] (.names)                       0.235     2.413
byte_controller.bit_controller.cmd_ack.D[0] (dffrn)                                                     0.000     2.413
data arrival time                                                                                                 2.413

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cmd_ack.C[0] (dffrn)                                                     0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.413
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.436


#Path 44
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[6].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n292.in[0] (.names)                                            0.100     0.812
$abc$3702$new_n292.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][6].in[0] (.names)                                              0.438     1.484
$0\prer[15:0][6].out[0] (.names)                                             0.235     1.719
byte_controller.bit_controller.clk_cnt[6].D[0] (dffsn)                       0.677     2.397
data arrival time                                                                      2.397

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[6].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.397
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.420


#Path 45
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.din.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                               0.000     0.000
clock source latency                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                               0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                  0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                        0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                       0.235     0.981
$abc$3702$new_n526.in[2] (.names)                                                        0.433     1.414
$abc$3702$new_n526.out[0] (.names)                                                       0.235     1.649
$abc$3702$flatten\byte_controller.$0\core_txd[0:0].in[2] (.names)                        0.483     2.133
$abc$3702$flatten\byte_controller.$0\core_txd[0:0].out[0] (.names)                       0.261     2.394
byte_controller.bit_controller.din.D[0] (dffrn)                                          0.000     2.394
data arrival time                                                                                  2.394

clock wb_clk_i (rise edge)                                                               0.000     0.000
clock source latency                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                               0.000     0.000
byte_controller.bit_controller.din.C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.394
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.417


#Path 46
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ien.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n301.in[1] (.names)                                0.100     0.812
$abc$3702$new_n301.out[0] (.names)                               0.235     1.047
$0\ctr[7:0][6].in[0] (.names)                                    0.416     1.463
$0\ctr[7:0][6].out[0] (.names)                                   0.235     1.698
ien.D[0] (dffrn)                                                 0.677     2.375
data arrival time                                                          2.375

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ien.C[0] (dffrn)                                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.375
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.399


#Path 47
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.ack_out.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                 0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                               0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                       0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                      0.235     0.981
$abc$3702$new_n513.in[1] (.names)                                                       0.390     1.371
$abc$3702$new_n513.out[0] (.names)                                                      0.235     1.606
$abc$3702$flatten\byte_controller.$0\ack_out[0:0].in[1] (.names)                        0.529     2.134
$abc$3702$flatten\byte_controller.$0\ack_out[0:0].out[0] (.names)                       0.235     2.369
byte_controller.ack_out.D[0] (dffrn)                                                    0.000     2.369
data arrival time                                                                                 2.369

clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.ack_out.C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -2.369
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.393


#Path 48
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                     0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                           0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                          0.235     0.981
$abc$3702$new_n516.in[1] (.names)                                                           0.390     1.371
$abc$3702$new_n516.out[0] (.names)                                                          0.261     1.632
$abc$3702$new_n523.in[0] (.names)                                                           0.100     1.732
$abc$3702$new_n523.out[0] (.names)                                                          0.261     1.993
$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][1].in[1] (.names)                        0.100     2.093
$abc$3702$flatten\byte_controller.$0\core_cmd[3:0][1].out[0] (.names)                       0.261     2.354
byte_controller.bit_controller.cmd[1].D[0] (dffrn)                                          0.000     2.354
data arrival time                                                                                     2.354

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[1].C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -2.354
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.377


#Path 49
Startpoint: byte_controller.bit_controller.c_state[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[10].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[0].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n345.in[1] (.names)                                                                            0.458     0.624
$abc$3702$new_n345.out[0] (.names)                                                                           0.235     0.859
$abc$3702$new_n365.in[3] (.names)                                                                            0.482     1.341
$abc$3702$new_n365.out[0] (.names)                                                                           0.235     1.576
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][10].in[3] (.names)                        0.530     2.106
$abc$3702$flatten\byte_controller.\bit_controller.$0\c_state[16:0][10].out[0] (.names)                       0.235     2.341
byte_controller.bit_controller.c_state[10].D[0] (dffrn)                                                      0.000     2.341
data arrival time                                                                                                      2.341

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -2.341
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.365


#Path 50
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n310.in[1] (.names)                                0.100     0.812
$abc$3702$new_n310.out[0] (.names)                               0.235     1.047
$0\txr[7:0][0].in[0] (.names)                                    0.416     1.463
$0\txr[7:0][0].out[0] (.names)                                   0.235     1.698
byte_controller.din[0].D[0] (dffrn)                              0.609     2.307
data arrival time                                                          2.307

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[0].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.307
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.330


#Path 51
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n301.in[1] (.names)                                0.100     0.812
$abc$3702$new_n301.out[0] (.names)                               0.235     1.047
$0\ctr[7:0][4].in[0] (.names)                                    0.416     1.463
$0\ctr[7:0][4].out[0] (.names)                                   0.235     1.698
ctr[4].D[0] (dffrn)                                              0.547     2.244
data arrival time                                                          2.244

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[4].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.244
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.268


#Path 52
Startpoint: byte_controller.bit_controller.dscl_oen.Q[0] (dff clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[8].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.dscl_oen.C[0] (dff)                                                      0.042     0.042
byte_controller.bit_controller.dscl_oen.Q[0] (dff) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n455.in[0] (.names)                                                                       0.456     0.622
$abc$3702$new_n455.out[0] (.names)                                                                      0.235     0.857
$abc$3702$new_n481.in[0] (.names)                                                                       0.432     1.289
$abc$3702$new_n481.out[0] (.names)                                                                      0.235     1.524
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8].in[5] (.names)                        0.443     1.967
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8].out[0] (.names)                       0.261     2.228
byte_controller.bit_controller.cnt[8].D[0] (dffrn)                                                      0.000     2.228
data arrival time                                                                                                 2.228

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[8].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.228
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.252


#Path 53
Startpoint: byte_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.shift.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                               0.042     0.042
byte_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                             0.124     0.166
$abc$3702$new_n514.in[0] (.names)                                                     0.580     0.746
$abc$3702$new_n514.out[0] (.names)                                                    0.235     0.981
$abc$3702$new_n526.in[2] (.names)                                                     0.433     1.414
$abc$3702$new_n526.out[0] (.names)                                                    0.235     1.649
$abc$3702$flatten\byte_controller.$0\shift[0:0].in[1] (.names)                        0.339     1.988
$abc$3702$flatten\byte_controller.$0\shift[0:0].out[0] (.names)                       0.235     2.223
byte_controller.shift.D[0] (dffrn)                                                    0.000     2.223
data arrival time                                                                               2.223

clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.shift.C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.066    -0.024
data required time                                                                             -0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.024
data arrival time                                                                              -2.223
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -2.247


#Path 54
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.ena.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
wb_we_i.inpad[0] (.input)                                             0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                     0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                    0.235     0.712
$abc$3702$new_n301.in[1] (.names)                                     0.100     0.812
$abc$3702$new_n301.out[0] (.names)                                    0.235     1.047
$0\ctr[7:0][7].in[0] (.names)                                         0.417     1.464
$0\ctr[7:0][7].out[0] (.names)                                        0.235     1.699
byte_controller.bit_controller.ena.D[0] (dffrn)                       0.524     2.223
data arrival time                                                               2.223

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.223
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.247


#Path 55
Startpoint: byte_controller.bit_controller.dscl_oen.Q[0] (dff clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[13].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.dscl_oen.C[0] (dff)                                                       0.042     0.042
byte_controller.bit_controller.dscl_oen.Q[0] (dff) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n455.in[0] (.names)                                                                        0.456     0.622
$abc$3702$new_n455.out[0] (.names)                                                                       0.235     0.857
$abc$3702$new_n496.in[0] (.names)                                                                        0.457     1.314
$abc$3702$new_n496.out[0] (.names)                                                                       0.235     1.549
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13].in[5] (.names)                        0.409     1.959
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13].out[0] (.names)                       0.261     2.220
byte_controller.bit_controller.cnt[13].D[0] (dffrn)                                                      0.000     2.220
data arrival time                                                                                                  2.220

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[13].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.220
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.243


#Path 56
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                       0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                      0.261     0.547
$abc$3702$new_n475.in[1] (.names)                                                                       0.591     1.139
$abc$3702$new_n475.out[0] (.names)                                                                      0.235     1.374
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6].in[3] (.names)                        0.580     1.954
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6].out[0] (.names)                       0.261     2.215
byte_controller.bit_controller.cnt[6].D[0] (dffrn)                                                      0.000     2.215
data arrival time                                                                                                 2.215

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[6].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.215
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.239


#Path 57
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[7].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                       0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                      0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                       0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                      0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                       0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                      0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7].in[4] (.names)                        0.386     1.943
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7].out[0] (.names)                       0.261     2.204
byte_controller.bit_controller.cnt[7].D[0] (dffrn)                                                      0.000     2.204
data arrival time                                                                                                 2.204

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[7].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.204
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.228


#Path 58
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[15].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                        0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                       0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                        0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                       0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                        0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                       0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15].in[5] (.names)                        0.386     1.943
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15].out[0] (.names)                       0.261     2.204
byte_controller.bit_controller.cnt[15].D[0] (dffrn)                                                      0.000     2.204
data arrival time                                                                                                  2.204

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[15].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.204
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.228


#Path 59
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n273.in[1] (.names)                                0.337     1.049
$abc$3702$new_n273.out[0] (.names)                               0.235     1.284
$0\cr[7:0][3].in[0] (.names)                                     0.339     1.623
$0\cr[7:0][3].out[0] (.names)                                    0.235     1.858
ack.D[0] (dffrn)                                                 0.335     2.193
data arrival time                                                          2.193

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ack.C[0] (dffrn)                                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.216


#Path 60
Startpoint: byte_controller.bit_controller.dscl_oen.Q[0] (dff clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[12].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.dscl_oen.C[0] (dff)                                                       0.042     0.042
byte_controller.bit_controller.dscl_oen.Q[0] (dff) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n455.in[0] (.names)                                                                        0.456     0.622
$abc$3702$new_n455.out[0] (.names)                                                                       0.235     0.857
$abc$3702$new_n493.in[0] (.names)                                                                        0.414     1.271
$abc$3702$new_n493.out[0] (.names)                                                                       0.235     1.506
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12].in[5] (.names)                        0.410     1.916
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12].out[0] (.names)                       0.261     2.177
byte_controller.bit_controller.cnt[12].D[0] (dffrn)                                                      0.000     2.177
data arrival time                                                                                                  2.177

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[12].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.177
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.201


#Path 61
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[11].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                             0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                            0.235     0.712
$abc$3702$new_n283.in[1] (.names)                                             0.100     0.812
$abc$3702$new_n283.out[0] (.names)                                            0.235     1.047
$0\prer[15:0][11].in[0] (.names)                                              0.536     1.583
$0\prer[15:0][11].out[0] (.names)                                             0.235     1.818
byte_controller.bit_controller.clk_cnt[11].D[0] (dffsn)                       0.335     2.153
data arrival time                                                                       2.153

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[11].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.153
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.177


#Path 62
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[12].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                             0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                            0.235     0.712
$abc$3702$new_n283.in[1] (.names)                                             0.100     0.812
$abc$3702$new_n283.out[0] (.names)                                            0.235     1.047
$0\prer[15:0][12].in[0] (.names)                                              0.536     1.583
$0\prer[15:0][12].out[0] (.names)                                             0.235     1.818
byte_controller.bit_controller.clk_cnt[12].D[0] (dffsn)                       0.335     2.153
data arrival time                                                                       2.153

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[12].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.153
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.177


#Path 63
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.read.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n273.in[1] (.names)                                0.337     1.049
$abc$3702$new_n273.out[0] (.names)                               0.235     1.284
$0\cr[7:0][5].in[0] (.names)                                     0.611     1.895
$0\cr[7:0][5].out[0] (.names)                                    0.235     2.130
byte_controller.read.D[0] (dffrn)                                0.000     2.130
data arrival time                                                          2.130

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.read.C[0] (dffrn)                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.130
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.153


#Path 64
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[9].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                       0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                      0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                       0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                      0.261     1.222
$abc$3702$new_n452.in[0] (.names)                                                                       0.100     1.322
$abc$3702$new_n452.out[0] (.names)                                                                      0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9].in[4] (.names)                        0.289     1.847
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9].out[0] (.names)                       0.261     2.108
byte_controller.bit_controller.cnt[9].D[0] (dffrn)                                                      0.000     2.108
data arrival time                                                                                                 2.108

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[9].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.108
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.131


#Path 65
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n301.in[1] (.names)                                0.100     0.812
$abc$3702$new_n301.out[0] (.names)                               0.235     1.047
$0\ctr[7:0][5].in[0] (.names)                                    0.485     1.531
$0\ctr[7:0][5].out[0] (.names)                                   0.235     1.766
ctr[5].D[0] (dffrn)                                              0.335     2.101
data arrival time                                                          2.101

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[5].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.125


#Path 66
Startpoint: byte_controller.bit_controller.dscl_oen.Q[0] (dff clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[11].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.dscl_oen.C[0] (dff)                                                       0.042     0.042
byte_controller.bit_controller.dscl_oen.Q[0] (dff) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n455.in[0] (.names)                                                                        0.456     0.622
$abc$3702$new_n455.out[0] (.names)                                                                       0.235     0.857
$abc$3702$new_n490.in[0] (.names)                                                                        0.337     1.194
$abc$3702$new_n490.out[0] (.names)                                                                       0.235     1.429
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11].in[5] (.names)                        0.410     1.839
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11].out[0] (.names)                       0.261     2.100
byte_controller.bit_controller.cnt[11].D[0] (dffrn)                                                      0.000     2.100
data arrival time                                                                                                  2.100

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[11].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.100
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.124


#Path 67
Startpoint: byte_controller.bit_controller.cmd[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd_stop.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cmd[3].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cmd[3].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n392.in[1] (.names)                                                                        0.480     0.647
$abc$3702$new_n392.out[0] (.names)                                                                       0.235     0.882
$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0].in[3] (.names)                        0.608     1.490
$abc$3702$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0].out[0] (.names)                       0.261     1.751
byte_controller.bit_controller.cmd_stop.D[0] (dffrn)                                                     0.335     2.086
data arrival time                                                                                                  2.086

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cmd_stop.C[0] (dffrn)                                                     0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.086
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.109


#Path 68
Startpoint: wb_rst_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.cmd_ack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
wb_rst_i.inpad[0] (.input)                                                              0.000     0.000
$abc$3702$new_n359.in[1] (.names)                                                       0.494     0.494
$abc$3702$new_n359.out[0] (.names)                                                      0.235     0.729
$abc$3702$flatten\byte_controller.$0\cmd_ack[0:0].in[0] (.names)                        0.762     1.491
$abc$3702$flatten\byte_controller.$0\cmd_ack[0:0].out[0] (.names)                       0.235     1.726
byte_controller.cmd_ack.D[0] (dffrn)                                                    0.335     2.061
data arrival time                                                                                 2.061

clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -2.061
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.085


#Path 69
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n301.in[1] (.names)                                0.100     0.812
$abc$3702$new_n301.out[0] (.names)                               0.235     1.047
$0\ctr[7:0][2].in[0] (.names)                                    0.441     1.488
$0\ctr[7:0][2].out[0] (.names)                                   0.235     1.723
ctr[2].D[0] (dffrn)                                              0.335     2.058
data arrival time                                                          2.058

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[2].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.058
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.081


#Path 70
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[13].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                             0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                            0.235     0.712
$abc$3702$new_n283.in[1] (.names)                                             0.100     0.812
$abc$3702$new_n283.out[0] (.names)                                            0.235     1.047
$0\prer[15:0][13].in[0] (.names)                                              0.438     1.484
$0\prer[15:0][13].out[0] (.names)                                             0.235     1.719
byte_controller.bit_controller.clk_cnt[13].D[0] (dffsn)                       0.335     2.054
data arrival time                                                                       2.054

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[13].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.054
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.078


#Path 71
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[3].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n292.in[0] (.names)                                            0.100     0.812
$abc$3702$new_n292.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][3].in[0] (.names)                                              0.438     1.484
$0\prer[15:0][3].out[0] (.names)                                             0.235     1.719
byte_controller.bit_controller.clk_cnt[3].D[0] (dffsn)                       0.335     2.054
data arrival time                                                                      2.054

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[3].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.054
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.078


#Path 72
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n310.in[1] (.names)                                0.100     0.812
$abc$3702$new_n310.out[0] (.names)                               0.235     1.047
$0\txr[7:0][6].in[0] (.names)                                    0.436     1.483
$0\txr[7:0][6].out[0] (.names)                                   0.235     1.718
byte_controller.din[6].D[0] (dffrn)                              0.335     2.053
data arrival time                                                          2.053

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[6].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.053
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.076


#Path 73
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n310.in[1] (.names)                                0.100     0.812
$abc$3702$new_n310.out[0] (.names)                               0.235     1.047
$0\txr[7:0][3].in[0] (.names)                                    0.436     1.483
$0\txr[7:0][3].out[0] (.names)                                   0.235     1.718
byte_controller.din[3].D[0] (dffrn)                              0.335     2.053
data arrival time                                                          2.053

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[3].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.053
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.076


#Path 74
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n310.in[1] (.names)                                0.100     0.812
$abc$3702$new_n310.out[0] (.names)                               0.235     1.047
$0\txr[7:0][2].in[0] (.names)                                    0.436     1.483
$0\txr[7:0][2].out[0] (.names)                                   0.235     1.718
byte_controller.din[2].D[0] (dffrn)                              0.335     2.053
data arrival time                                                          2.053

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[2].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.053
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.076


#Path 75
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[5].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n292.in[0] (.names)                                            0.100     0.812
$abc$3702$new_n292.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][5].in[0] (.names)                                              0.434     1.480
$0\prer[15:0][5].out[0] (.names)                                             0.235     1.715
byte_controller.bit_controller.clk_cnt[5].D[0] (dffsn)                       0.335     2.050
data arrival time                                                                      2.050

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[5].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.050
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.074


#Path 76
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[1].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n292.in[0] (.names)                                            0.100     0.812
$abc$3702$new_n292.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][1].in[0] (.names)                                              0.374     1.421
$0\prer[15:0][1].out[0] (.names)                                             0.235     1.656
byte_controller.bit_controller.clk_cnt[1].D[0] (dffsn)                       0.335     1.991
data arrival time                                                                      1.991

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[1].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -1.991
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.015


#Path 77
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[0].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n292.in[0] (.names)                                            0.100     0.812
$abc$3702$new_n292.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][0].in[0] (.names)                                              0.374     1.421
$0\prer[15:0][0].out[0] (.names)                                             0.235     1.656
byte_controller.bit_controller.clk_cnt[0].D[0] (dffsn)                       0.335     1.991
data arrival time                                                                      1.991

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[0].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -1.991
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.015


#Path 78
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[8].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n283.in[1] (.names)                                            0.100     0.812
$abc$3702$new_n283.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][8].in[0] (.names)                                              0.372     1.418
$0\prer[15:0][8].out[0] (.names)                                             0.235     1.653
byte_controller.bit_controller.clk_cnt[8].D[0] (dffsn)                       0.335     1.988
data arrival time                                                                      1.988

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[8].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -1.988
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.012


#Path 79
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[9].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n283.in[1] (.names)                                            0.100     0.812
$abc$3702$new_n283.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][9].in[0] (.names)                                              0.368     1.415
$0\prer[15:0][9].out[0] (.names)                                             0.235     1.650
byte_controller.bit_controller.clk_cnt[9].D[0] (dffsn)                       0.335     1.985
data arrival time                                                                      1.985

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[9].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -1.985
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.008


#Path 80
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[10].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                             0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                            0.235     0.712
$abc$3702$new_n283.in[1] (.names)                                             0.100     0.812
$abc$3702$new_n283.out[0] (.names)                                            0.235     1.047
$0\prer[15:0][10].in[0] (.names)                                              0.368     1.415
$0\prer[15:0][10].out[0] (.names)                                             0.235     1.650
byte_controller.bit_controller.clk_cnt[10].D[0] (dffsn)                       0.335     1.985
data arrival time                                                                       1.985

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[10].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -1.985
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.008


#Path 81
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[14].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$new_n454.in[0] (.names)                                                                        0.120     0.286
$abc$3702$new_n454.out[0] (.names)                                                                       0.261     0.547
$abc$3702$new_n453.in[0] (.names)                                                                        0.414     0.961
$abc$3702$new_n453.out[0] (.names)                                                                       0.261     1.222
$abc$3702$new_n498.in[0] (.names)                                                                        0.100     1.322
$abc$3702$new_n498.out[0] (.names)                                                                       0.235     1.557
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14].in[2] (.names)                        0.100     1.657
$abc$3702$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14].out[0] (.names)                       0.261     1.918
byte_controller.bit_controller.cnt[14].D[0] (dffrn)                                                      0.000     1.918
data arrival time                                                                                                  1.918

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[14].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -1.918
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.942


#Path 82
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n310.in[1] (.names)                                0.100     0.812
$abc$3702$new_n310.out[0] (.names)                               0.235     1.047
$0\txr[7:0][1].in[0] (.names)                                    0.289     1.336
$0\txr[7:0][1].out[0] (.names)                                   0.235     1.571
byte_controller.din[1].D[0] (dffrn)                              0.335     1.906
data arrival time                                                          1.906

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[1].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.929


#Path 83
Startpoint: wb_adr_i[2].inpad[0] (.input clocked by wb_clk_i)
Endpoint  : wb_dat_o[5].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_i[2].inpad[0] (.input)                                    0.000     0.000
$abc$3702$new_n335.in[2] (.names)                                0.704     0.704
$abc$3702$new_n335.out[0] (.names)                               0.261     0.965
$0\wb_dat_o[7:0][5].in[0] (.names)                               0.706     1.671
$0\wb_dat_o[7:0][5].out[0] (.names)                              0.235     1.906
wb_dat_o[5].D[0] (dff)                                           0.000     1.906
data arrival time                                                          1.906

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
wb_dat_o[5].C[0] (dff)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.929


#Path 84
Startpoint: byte_controller.read.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : tip.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.read.C[0] (dffrn)                                0.042     0.042
byte_controller.read.Q[0] (dffrn) [clock-to-output]              0.124     0.166
$0\tip[0:0].in[2] (.names)                                       0.726     0.893
$0\tip[0:0].out[0] (.names)                                      0.235     1.128
tip.D[0] (dffrn)                                                 0.703     1.830
data arrival time                                                          1.830

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
tip.C[0] (dffrn)                                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.830
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.854


#Path 85
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[14].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                             0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                            0.235     0.712
$abc$3702$new_n283.in[1] (.names)                                             0.100     0.812
$abc$3702$new_n283.out[0] (.names)                                            0.235     1.047
$0\prer[15:0][14].in[0] (.names)                                              0.534     1.581
$0\prer[15:0][14].out[0] (.names)                                             0.235     1.816
byte_controller.bit_controller.clk_cnt[14].D[0] (dffsn)                       0.000     1.816
data arrival time                                                                       1.816

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[14].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -1.816
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -1.840


#Path 86
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : iack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$0\cr[7:0][0].in[0] (.names)                                     0.289     1.001
$0\cr[7:0][0].out[0] (.names)                                    0.235     1.236
iack.D[0] (dffrn)                                                0.575     1.811
data arrival time                                                          1.811

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
iack.C[0] (dffrn)                                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.811
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.835


#Path 87
Startpoint: al.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : al.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
al.C[0] (dffrn)                                                  0.042     0.042
al.Q[0] (dffrn) [clock-to-output]                                0.124     0.166
$0\al[0:0].in[2] (.names)                                        0.578     0.745
$0\al[0:0].out[0] (.names)                                       0.235     0.980
al.D[0] (dffrn)                                                  0.822     1.802
data arrival time                                                          1.802

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
al.C[0] (dffrn)                                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.802
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.825


#Path 88
Startpoint: byte_controller.dout[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.dout[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.dout[0].C[0] (dffrn)                                                  0.042     0.042
byte_controller.dout[0].Q[0] (dffrn) [clock-to-output]                                0.124     0.166
$abc$3702$flatten\byte_controller.$0\sr[7:0][1].in[4] (.names)                        0.650     0.816
$abc$3702$flatten\byte_controller.$0\sr[7:0][1].out[0] (.names)                       0.261     1.077
byte_controller.dout[1].D[0] (dffrn)                                                  0.722     1.799
data arrival time                                                                               1.799

clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.dout[1].C[0] (dffrn)                                                  0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.066    -0.024
data required time                                                                             -0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.024
data arrival time                                                                              -1.799
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.823


#Path 89
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[4].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n292.in[0] (.names)                                            0.100     0.812
$abc$3702$new_n292.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][4].in[0] (.names)                                              0.438     1.484
$0\prer[15:0][4].out[0] (.names)                                             0.235     1.719
byte_controller.bit_controller.clk_cnt[4].D[0] (dffsn)                       0.000     1.719
data arrival time                                                                      1.719

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[4].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -1.719
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.743


#Path 90
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n310.in[1] (.names)                                0.100     0.812
$abc$3702$new_n310.out[0] (.names)                               0.235     1.047
$0\txr[7:0][4].in[0] (.names)                                    0.436     1.483
$0\txr[7:0][4].out[0] (.names)                                   0.235     1.718
byte_controller.din[4].D[0] (dffrn)                              0.000     1.718
data arrival time                                                          1.718

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[4].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.718
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 91
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[7].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                            0.477     0.477
$abc$3702$new_n272.out[0] (.names)                                           0.235     0.712
$abc$3702$new_n292.in[0] (.names)                                            0.100     0.812
$abc$3702$new_n292.out[0] (.names)                                           0.235     1.047
$0\prer[15:0][7].in[0] (.names)                                              0.100     1.147
$0\prer[15:0][7].out[0] (.names)                                             0.235     1.382
byte_controller.bit_controller.clk_cnt[7].D[0] (dffsn)                       0.335     1.717
data arrival time                                                                      1.717

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[7].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -1.717
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.740


#Path 92
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n301.in[1] (.names)                                0.100     0.812
$abc$3702$new_n301.out[0] (.names)                               0.235     1.047
$0\ctr[7:0][0].in[0] (.names)                                    0.411     1.458
$0\ctr[7:0][0].out[0] (.names)                                   0.235     1.693
ctr[0].D[0] (dffrn)                                              0.000     1.693
data arrival time                                                          1.693

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[0].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.693
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.717


#Path 93
Startpoint: wb_adr_i[0].inpad[0] (.input clocked by wb_clk_i)
Endpoint  : wb_dat_o[0].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_i[0].inpad[0] (.input)                                    0.000     0.000
$abc$3702$new_n320.in[1] (.names)                                0.359     0.359
$abc$3702$new_n320.out[0] (.names)                               0.235     0.594
$abc$3702$new_n319.in[3] (.names)                                0.464     1.057
$abc$3702$new_n319.out[0] (.names)                               0.261     1.318
$0\wb_dat_o[7:0][0].in[0] (.names)                               0.100     1.418
$0\wb_dat_o[7:0][0].out[0] (.names)                              0.261     1.679
wb_dat_o[0].D[0] (dff)                                           0.000     1.679
data arrival time                                                          1.679

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
wb_dat_o[0].C[0] (dff)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.679
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.703


#Path 94
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n301.in[1] (.names)                                0.100     0.812
$abc$3702$new_n301.out[0] (.names)                               0.235     1.047
$0\ctr[7:0][3].in[0] (.names)                                    0.339     1.386
$0\ctr[7:0][3].out[0] (.names)                                   0.235     1.621
ctr[3].D[0] (dffrn)                                              0.000     1.621
data arrival time                                                          1.621

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[3].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.621
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.644


#Path 95
Startpoint: byte_controller.ld.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.dout[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.ld.C[0] (dffrn)                                                       0.042     0.042
byte_controller.ld.Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$flatten\byte_controller.$0\sr[7:0][6].in[0] (.names)                        0.500     0.667
$abc$3702$flatten\byte_controller.$0\sr[7:0][6].out[0] (.names)                       0.261     0.928
byte_controller.dout[6].D[0] (dffrn)                                                  0.671     1.598
data arrival time                                                                               1.598

clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.dout[6].C[0] (dffrn)                                                  0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.066    -0.024
data required time                                                                             -0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.024
data arrival time                                                                              -1.598
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.622


#Path 96
Startpoint: byte_controller.ld.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.dout[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.ld.C[0] (dffrn)                                                       0.042     0.042
byte_controller.ld.Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3702$flatten\byte_controller.$0\sr[7:0][3].in[0] (.names)                        0.500     0.667
$abc$3702$flatten\byte_controller.$0\sr[7:0][3].out[0] (.names)                       0.261     0.928
byte_controller.dout[3].D[0] (dffrn)                                                  0.669     1.596
data arrival time                                                                               1.596

clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.dout[3].C[0] (dffrn)                                                  0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.066    -0.024
data required time                                                                             -0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.024
data arrival time                                                                              -1.596
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.620


#Path 97
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3702$new_n272.in[0] (.names)                                0.477     0.477
$abc$3702$new_n272.out[0] (.names)                               0.235     0.712
$abc$3702$new_n301.in[1] (.names)                                0.100     0.812
$abc$3702$new_n301.out[0] (.names)                               0.235     1.047
$0\ctr[7:0][1].in[0] (.names)                                    0.291     1.338
$0\ctr[7:0][1].out[0] (.names)                                   0.235     1.573
ctr[1].D[0] (dffrn)                                              0.000     1.573
data arrival time                                                          1.573

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[1].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.573
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.596


#Path 98
Startpoint: byte_controller.din[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.dout[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.din[5].C[0] (dffrn)                                                   0.042     0.042
byte_controller.din[5].Q[0] (dffrn) [clock-to-output]                                 0.124     0.166
$abc$3702$flatten\byte_controller.$0\sr[7:0][5].in[3] (.names)                        0.770     0.936
$abc$3702$flatten\byte_controller.$0\sr[7:0][5].out[0] (.names)                       0.261     1.197
byte_controller.dout[5].D[0] (dffrn)                                                  0.335     1.532
data arrival time                                                                               1.532

clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.dout[5].C[0] (dffrn)                                                  0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.066    -0.024
data required time                                                                             -0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.024
data arrival time                                                                              -1.532
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.556


#Path 99
Startpoint: wb_rst_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.sSCL.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 0.000     0.000
wb_rst_i.inpad[0] (.input)                                                                           0.000     0.000
$abc$3702$flatten\byte_controller.\bit_controller.$0\sSCL[0:0].in[1] (.names)                        0.591     0.591
$abc$3702$flatten\byte_controller.\bit_controller.$0\sSCL[0:0].out[0] (.names)                       0.235     0.826
byte_controller.bit_controller.sSCL.D[0] (dffsn)                                                     0.702     1.528
data arrival time                                                                                              1.528

clock wb_clk_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                 0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                           0.000     0.000
byte_controller.bit_controller.sSCL.C[0] (dffsn)                                                     0.042     0.042
clock uncertainty                                                                                    0.000     0.042
cell setup time                                                                                     -0.066    -0.024
data required time                                                                                            -0.024
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.024
data arrival time                                                                                             -1.528
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.551


#Path 100
Startpoint: byte_controller.bit_controller.clk_cnt[12].Q[0] (dffsn clocked by wb_clk_i)
Endpoint  : wb_dat_o[4].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[12].C[0] (dffsn)                       0.042     0.042
byte_controller.bit_controller.clk_cnt[12].Q[0] (dffsn) [clock-to-output]     0.124     0.166
$abc$3702$new_n557.in[3] (.names)                                             0.485     0.651
$abc$3702$new_n557.out[0] (.names)                                            0.261     0.912
$0\wb_dat_o[7:0][4].in[3] (.names)                                            0.337     1.249
$0\wb_dat_o[7:0][4].out[0] (.names)                                           0.261     1.510
wb_dat_o[4].D[0] (dff)                                                        0.000     1.510
data arrival time                                                                       1.510

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
wb_dat_o[4].C[0] (dff)                                                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -1.510
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -1.534


#End of timing report
