Info: constrained 'led_red' to bel 'X6/Y31/io0'
Info: constrained 'led_green' to bel 'X4/Y31/io0'
Info: constrained 'led_blue' to bel 'X5/Y31/io0'
Info: constrained 'spi_cs' to bel 'X24/Y0/io1'
Info: constrained 'gpio_23' to bel 'X19/Y31/io0'
Info: constrained 'gpio_25' to bel 'X19/Y31/io1'
Info: constrained 'gpio_26' to bel 'X18/Y31/io0'
Info: constrained 'gpio_27' to bel 'X18/Y31/io1'
Info: constrained 'gpio_32' to bel 'X16/Y31/io0'
Info: constrained 'gpio_35' to bel 'X12/Y31/io1'
Info: constrained 'gpio_31' to bel 'X16/Y31/io1'
Info: constrained 'gpio_37' to bel 'X13/Y31/io0'
Info: constrained 'gpio_34' to bel 'X13/Y31/io1'
Info: constrained 'gpio_43' to bel 'X9/Y31/io0'
Info: constrained 'gpio_36' to bel 'X9/Y31/io1'
Info: constrained 'gpio_42' to bel 'X8/Y31/io0'
Info: constrained 'gpio_38' to bel 'X8/Y31/io1'
Info: constrained 'gpio_28' to bel 'X17/Y31/io0'
Info: constrained 'gpio_20' to bel 'X19/Y0/io1'
Info: constrained 'gpio_10' to bel 'X16/Y0/io0'
Info: constraining clock net 'gpio_20' to 12.00 MHz
Info: constrained 'gpio_12' to bel 'X18/Y0/io0'
Info: constrained 'gpio_21' to bel 'X18/Y0/io1'
Info: constrained 'gpio_13' to bel 'X19/Y0/io0'
Info: constrained 'gpio_19' to bel 'X21/Y0/io1'
Info: constrained 'gpio_18' to bel 'X22/Y0/io1'
Info: constrained 'gpio_11' to bel 'X17/Y0/io0'
Info: constrained 'gpio_9' to bel 'X15/Y0/io0'
Info: constrained 'gpio_6' to bel 'X13/Y0/io1'
Info: constrained 'gpio_44' to bel 'X6/Y0/io1'
Info: constrained 'gpio_4' to bel 'X9/Y0/io0'
Info: constrained 'gpio_3' to bel 'X9/Y0/io1'
Info: constrained 'gpio_48' to bel 'X7/Y0/io0'
Info: constrained 'gpio_45' to bel 'X7/Y0/io1'
Info: constrained 'gpio_47' to bel 'X6/Y0/io0'
Info: constrained 'gpio_46' to bel 'X5/Y0/io0'
Info: constrained 'gpio_2' to bel 'X8/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: gpio_9 feeds SB_IO dv_signals_sbio[6], removing $nextpnr_obuf gpio_9.
Info: gpio_6 feeds SB_IO dv_signals_sbio[2], removing $nextpnr_obuf gpio_6.
Info: gpio_48 feeds SB_IO dv_signals_sbio[8], removing $nextpnr_obuf gpio_48.
Info: gpio_47 feeds SB_IO dv_signals_sbio[0], removing $nextpnr_obuf gpio_47.
Info: gpio_46 feeds SB_IO dv_signals_sbio[14], removing $nextpnr_obuf gpio_46.
Info: gpio_45 feeds SB_IO dv_signals_sbio[4], removing $nextpnr_obuf gpio_45.
Info: gpio_44 feeds SB_IO dv_signals_sbio[9], removing $nextpnr_obuf gpio_44.
Info: gpio_4 feeds SB_IO dv_signals_sbio[5], removing $nextpnr_obuf gpio_4.
Info: gpio_3 feeds SB_IO dv_signals_sbio[1], removing $nextpnr_obuf gpio_3.
Info: gpio_21 feeds SB_IO dv_signals_sbio[13], removing $nextpnr_obuf gpio_21.
Info: gpio_2 feeds SB_IO dv_clk_sbio, removing $nextpnr_obuf gpio_2.
Info: gpio_19 feeds SB_IO dv_signals_sbio[7], removing $nextpnr_obuf gpio_19.
Info: gpio_18 feeds SB_IO dv_signals_sbio[3], removing $nextpnr_obuf gpio_18.
Info: gpio_13 feeds SB_IO dv_signals_sbio[11], removing $nextpnr_obuf gpio_13.
Info: gpio_12 feeds SB_IO dv_signals_sbio[12], removing $nextpnr_obuf gpio_12.
Info: gpio_11 feeds SB_IO dv_signals_sbio[10], removing $nextpnr_obuf gpio_11.
Info: Packing LUT-FFs..
Info:     2459 LCs used as LUT4 only
Info:     1026 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      901 LCs used as DFF only
Info: Packing carries..
Info:       46 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'pll_inst' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'pll_inst' is constrained to 540.2 MHz
Info:     Derived frequency constraint of 33.8 MHz for net pclk
Info:   PLL 'pll_inst' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'pll_lock_SB_LUT4_I3_LC' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting reset [reset] (fanout 1504)
Info: promoting $PACKER_VCC_NET [logic] (fanout 154)
Info: promoting bus_data_out_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] [logic] (fanout 118)
Info: promoting xosera_main.video_gen.vgen_reg_data_o_SB_DFFSR_Q_R [reset] (fanout 16)
Info: promoting xosera_main.genblk1.blitter.blit_mod_A_SB_DFFESR_Q_E[1] [cen] (fanout 104)
Info: promoting xosera_main.video_gen.pa_bpp[1] [logic] (fanout 90)
Info: promoting xosera_main.video_gen.pb_bpp[1] [logic] (fanout 89)
Info: Constraining chains...
Info:       24 LCs used to legalise carry chains.
Info: Checksum: 0xcb3b1936

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xc92a8803

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4458/ 5280    84%
Info: 	        ICESTORM_RAM:    30/   30   100%
Info: 	               SB_IO:    36/   96    37%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     1/    1   100%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 39 cells based on constraints.
Info: Creating initial analytic placement for 4110 cells, random placement wirelen = 112275.
Info:     at initial placer iter 0, wirelen = 1685
Info:     at initial placer iter 1, wirelen = 1376
Info:     at initial placer iter 2, wirelen = 1236
Info:     at initial placer iter 3, wirelen = 1233
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1304, spread = 42347, legal = 66513; time = 1.15s
Info:     at iteration #2, type ALL: wirelen solved = 1562, spread = 33881, legal = 57849; time = 0.98s
Info:     at iteration #3, type ALL: wirelen solved = 2432, spread = 28416, legal = 50503; time = 0.81s
Info:     at iteration #4, type ALL: wirelen solved = 3860, spread = 27465, legal = 50093; time = 0.65s
Info:     at iteration #5, type ALL: wirelen solved = 4912, spread = 26618, legal = 49096; time = 0.70s
Info:     at iteration #6, type ALL: wirelen solved = 5714, spread = 25960, legal = 45334; time = 0.58s
Info:     at iteration #7, type ALL: wirelen solved = 6848, spread = 24939, legal = 43698; time = 0.57s
Info:     at iteration #8, type ALL: wirelen solved = 7598, spread = 24519, legal = 42181; time = 0.48s
Info:     at iteration #9, type ALL: wirelen solved = 8412, spread = 23693, legal = 43614; time = 0.61s
Info:     at iteration #10, type ALL: wirelen solved = 9094, spread = 23777, legal = 43834; time = 0.59s
Info:     at iteration #11, type ALL: wirelen solved = 9570, spread = 23436, legal = 42357; time = 0.65s
Info:     at iteration #12, type ALL: wirelen solved = 10127, spread = 23107, legal = 38926; time = 0.45s
Info:     at iteration #13, type ALL: wirelen solved = 10099, spread = 22891, legal = 40726; time = 0.48s
Info:     at iteration #14, type ALL: wirelen solved = 11007, spread = 22682, legal = 39180; time = 0.51s
Info:     at iteration #15, type ALL: wirelen solved = 11298, spread = 22592, legal = 39323; time = 0.54s
Info:     at iteration #16, type ALL: wirelen solved = 11565, spread = 23036, legal = 41172; time = 0.55s
Info:     at iteration #17, type ALL: wirelen solved = 11873, spread = 23070, legal = 37442; time = 0.50s
Info:     at iteration #18, type ALL: wirelen solved = 12645, spread = 22562, legal = 38719; time = 0.57s
Info:     at iteration #19, type ALL: wirelen solved = 12440, spread = 22891, legal = 38269; time = 0.47s
Info:     at iteration #20, type ALL: wirelen solved = 13200, spread = 22517, legal = 36043; time = 0.47s
Info:     at iteration #21, type ALL: wirelen solved = 13196, spread = 22489, legal = 36699; time = 0.52s
Info:     at iteration #22, type ALL: wirelen solved = 13616, spread = 22073, legal = 36580; time = 0.50s
Info:     at iteration #23, type ALL: wirelen solved = 13384, spread = 22142, legal = 35599; time = 0.58s
Info:     at iteration #24, type ALL: wirelen solved = 14065, spread = 22229, legal = 34488; time = 0.44s
Info:     at iteration #25, type ALL: wirelen solved = 14131, spread = 22208, legal = 36193; time = 0.46s
Info:     at iteration #26, type ALL: wirelen solved = 14225, spread = 22648, legal = 35066; time = 0.37s
Info:     at iteration #27, type ALL: wirelen solved = 14321, spread = 22326, legal = 38240; time = 0.48s
Info:     at iteration #28, type ALL: wirelen solved = 14836, spread = 22586, legal = 35529; time = 0.50s
Info:     at iteration #29, type ALL: wirelen solved = 14859, spread = 22373, legal = 35986; time = 0.45s
Info: HeAP Placer Time: 17.83s
Info:   of which solving equations: 2.98s
Info:   of which spreading cells: 0.31s
Info:   of which strict legalisation: 13.82s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1878, wirelen = 34488
Info:   at iteration #5: temp = 0.000000, timing cost = 2043, wirelen = 30152
Info:   at iteration #10: temp = 0.000000, timing cost = 2380, wirelen = 28445
Info:   at iteration #15: temp = 0.000000, timing cost = 2656, wirelen = 27605
Info:   at iteration #20: temp = 0.000000, timing cost = 2339, wirelen = 27218
Info:   at iteration #22: temp = 0.000000, timing cost = 2323, wirelen = 27157 
Info: SA placement time 5.62s

Info: Max frequency for clock 'pclk': 35.60 MHz (PASS at 33.77 MHz)

Info: Max delay <async>      -> <async>     : 7.05 ns
Info: Max delay <async>      -> posedge pclk: 4.67 ns
Info: Max delay posedge pclk -> <async>     : 6.39 ns

Info: Slack histogram:
Info:  legend: * represents 34 endpoint(s)
Info:          + represents [1,34) endpoint(s)
Info: [  1524,   5387) |*********+
Info: [  5387,   9250) |****************************+
Info: [  9250,  13113) |*********************************+
Info: [ 13113,  16976) |**********************************************************+
Info: [ 16976,  20839) |************************************************************ 
Info: [ 20839,  24702) |*************************************+
Info: [ 24702,  28565) |***********+
Info: [ 28565,  32428) | 
Info: [ 32428,  36291) | 
Info: [ 36291,  40154) | 
Info: [ 40154,  44017) | 
Info: [ 44017,  47880) | 
Info: [ 47880,  51743) | 
Info: [ 51743,  55606) | 
Info: [ 55606,  59469) | 
Info: [ 59469,  63332) | 
Info: [ 63332,  67195) | 
Info: [ 67195,  71058) | 
Info: [ 71058,  74921) | 
Info: [ 74921,  78784) |+
Info: Checksum: 0x85d49b34
Info: Running timing-driven placement optimisation...
Info:    Iteration 0...
Info:    Iteration 1...
Info:    Iteration 2...
Info:    Iteration 3...
Info:    Iteration 4...
Info:    Iteration 5...
Info:    Iteration 6...
Info:    Iteration 7...
Info:    Iteration 8...
Info:    Iteration 9...
Info:    Iteration 10...
Info:    Iteration 11...
Info:    Iteration 12...
Info:    Iteration 13...
Info:    Iteration 14...
Info:    Iteration 15...
Info:    Iteration 16...
Info:    Iteration 17...
Info:    Iteration 18...
Info:    Iteration 19...
Info:    Iteration 20...
Info:    Iteration 21...
Info:    Iteration 22...
Info:    Iteration 23...
Info:    Iteration 24...
Info:    Iteration 25...
Info:    Iteration 26...
Info:    Iteration 27...
Info:    Iteration 28...
Info:    Iteration 29...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 15386 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       18        656 |   18   656 |     14405|       0.46       0.46|
Info:       2000 |       91       1583 |   73   927 |     13491|       0.44       0.90|
Info:       3000 |      183       2491 |   92   908 |     12600|       0.35       1.24|
Info:       4000 |      281       3393 |   98   902 |     11728|       0.17       1.41|
Info:       5000 |      424       4250 |  143   857 |     10924|       0.24       1.65|
Info:       6000 |      571       5103 |  147   853 |     10120|       0.23       1.88|
Info:       7000 |      828       5846 |  257   743 |      9522|       0.32       2.20|
Info:       8000 |     1129       6545 |  301   699 |      9030|       0.38       2.59|
Info:       9000 |     1436       7238 |  307   693 |      8547|       0.32       2.91|
Info:      10000 |     1844       7830 |  408   592 |      8234|       0.45       3.36|
Info:      11000 |     2245       8429 |  401   599 |      7913|       0.40       3.76|
Info:      12000 |     2714       8960 |  469   531 |      7649|       0.49       4.24|
Info:      13000 |     3154       9520 |  440   560 |      7369|       0.42       4.67|
Info:      14000 |     3573      10101 |  419   581 |      7026|       0.47       5.13|
Info:      15000 |     4113      10561 |  540   460 |      6857|       0.65       5.78|
Info:      16000 |     4616      11058 |  503   497 |      6611|       0.71       6.49|
Info:      17000 |     5052      11622 |  436   564 |      6251|       0.70       7.19|
Info:      18000 |     5539      12135 |  487   513 |      6047|       0.57       7.76|
Info:      19000 |     6042      12632 |  503   497 |      5899|       0.64       8.40|
Info:      20000 |     6565      13109 |  523   477 |      5742|       0.63       9.03|
Info:      21000 |     7039      13635 |  474   526 |      5513|       0.57       9.60|
Info:      22000 |     7553      14121 |  514   486 |      5406|       0.63      10.23|
Info:      23000 |     8047      14627 |  494   506 |      5270|       0.57      10.80|
Info:      24000 |     8565      15109 |  518   482 |      5107|       0.59      11.39|
Info:      25000 |     9063      15611 |  498   502 |      4968|       0.68      12.07|
Info:      26000 |     9584      16090 |  521   479 |      4858|       0.59      12.65|
Info:      27000 |    10099      16575 |  515   485 |      4783|       0.69      13.34|
Info:      28000 |    10623      17051 |  524   476 |      4656|       0.49      13.84|
Info:      29000 |    11221      17453 |  598   402 |      4612|       0.72      14.55|
Info:      30000 |    11774      17900 |  553   447 |      4524|       0.64      15.19|
Info:      31000 |    12349      18325 |  575   425 |      4468|       0.65      15.85|
Info:      32000 |    12903      18771 |  554   446 |      4334|       0.63      16.48|
Info:      33000 |    13477      19197 |  574   426 |      4287|       0.83      17.30|
Info:      34000 |    14002      19672 |  525   475 |      4210|       0.50      17.81|
Info:      35000 |    14474      20200 |  472   528 |      4047|       0.51      18.32|
Info:      36000 |    14953      20721 |  479   521 |      3804|       0.54      18.86|
Info:      37000 |    15526      21148 |  573   427 |      3711|       0.67      19.53|
Info:      38000 |    16069      21605 |  543   457 |      3675|       0.86      20.39|
Info:      39000 |    16601      22073 |  532   468 |      3584|       0.57      20.96|
Info:      40000 |    17183      22491 |  582   418 |      3572|       0.73      21.69|
Info:      41000 |    17814      22860 |  631   369 |      3537|       0.80      22.49|
Info:      42000 |    18382      23292 |  568   432 |      3435|       0.90      23.39|
Info:      43000 |    18882      23792 |  500   500 |      3249|       0.83      24.23|
Info:      44000 |    19424      24250 |  542   458 |      3219|       0.58      24.81|
Info:      45000 |    19984      24690 |  560   440 |      3173|       0.70      25.51|
Info:      46000 |    20506      25168 |  522   478 |      3132|       0.76      26.27|
Info:      47000 |    21111      25563 |  605   395 |      3074|       0.82      27.09|
Info:      48000 |    21744      25930 |  633   367 |      3054|       0.94      28.03|
Info:      49000 |    22394      26280 |  650   350 |      3002|       0.63      28.67|
Info:      50000 |    22991      26683 |  597   403 |      2998|       0.78      29.45|
Info:      51000 |    23498      27176 |  507   493 |      2827|       0.66      30.11|
Info:      52000 |    24131      27543 |  633   367 |      2806|       0.88      30.98|
Info:      53000 |    24739      27935 |  608   392 |      2774|       0.91      31.90|
Info:      54000 |    25351      28323 |  612   388 |      2709|       0.90      32.79|
Info:      55000 |    25951      28723 |  600   400 |      2612|       0.64      33.43|
Info:      56000 |    26617      29057 |  666   334 |      2558|       0.69      34.13|
Info:      57000 |    27260      29414 |  643   357 |      2542|       0.88      35.01|
Info:      58000 |    27896      29778 |  636   364 |      2456|       0.78      35.79|
Info:      59000 |    28462      30212 |  566   434 |      2345|       1.30      37.09|
Info:      60000 |    29088      30586 |  626   374 |      2324|       0.96      38.05|
Info:      61000 |    29711      30963 |  623   377 |      2308|       0.78      38.83|
Info:      62000 |    30290      31384 |  579   421 |      2264|       0.68      39.51|
Info:      63000 |    30907      31767 |  617   383 |      2261|       0.85      40.37|
Info:      64000 |    31512      32162 |  605   395 |      2221|       1.20      41.57|
Info:      65000 |    32146      32528 |  634   366 |      2213|       1.37      42.94|
Info:      66000 |    32725      32949 |  579   421 |      2146|       1.07      44.00|
Info:      67000 |    33350      33324 |  625   375 |      2114|       0.80      44.80|
Info:      68000 |    33975      33699 |  625   375 |      2086|       1.30      46.10|
Info:      69000 |    34569      34105 |  594   406 |      2005|       0.80      46.91|
Info:      70000 |    35214      34460 |  645   355 |      1964|       0.87      47.78|
Info:      71000 |    35832      34842 |  618   382 |      1938|       0.81      48.60|
Info:      72000 |    36454      35220 |  622   378 |      1876|       1.01      49.61|
Info:      73000 |    36954      35720 |  500   500 |      1841|       0.74      50.35|
Info:      74000 |    37528      36146 |  574   426 |      1826|       0.84      51.20|
Info:      75000 |    38087      36587 |  559   441 |      1780|       0.67      51.87|
Info:      76000 |    38766      36908 |  679   321 |      1763|       1.31      53.18|
Info:      77000 |    39337      37337 |  571   429 |      1726|       0.87      54.05|
Info:      78000 |    40010      37664 |  673   327 |      1733|       1.10      55.15|
Info:      79000 |    40630      38044 |  620   380 |      1701|       1.09      56.24|
Info:      80000 |    41206      38468 |  576   424 |      1631|       0.77      57.01|
Info:      81000 |    41784      38890 |  578   422 |      1580|       0.99      58.00|
Info:      82000 |    42417      39257 |  633   367 |      1511|       0.72      58.72|
Info:      83000 |    43025      39649 |  608   392 |      1465|       0.97      59.69|
Info:      84000 |    43665      40009 |  640   360 |      1424|       1.68      61.37|
Info:      85000 |    44298      40376 |  633   367 |      1382|       0.89      62.26|
Info:      86000 |    44877      40797 |  579   421 |      1351|       1.01      63.27|
Info:      87000 |    45401      41273 |  524   476 |      1313|       0.96      64.23|
Info:      88000 |    46000      41674 |  599   401 |      1310|       0.82      65.05|
Info:      89000 |    46489      42185 |  489   511 |       995|       0.43      65.48|
Info:      90000 |    47034      42640 |  545   455 |       905|       0.76      66.24|
Info:      91000 |    47316      43358 |  282   718 |       336|       0.83      67.07|
Info:      91373 |    47336      43712 |   20   354 |         0|       0.24      67.31|
Info: Routing complete.
Info: Router1 time 67.31s
Info: Checksum: 0xf2bde102

Info: Critical path report for clock 'pclk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source xosera_main.reg_interface.regs_xr_sel_o_SB_DFFSR_Q_D_SB_LUT4_O_LC.O
Info:  3.0  4.3    Net xosera_main.regs_xr_sel budget 3.222000 ns (15,20) -> (17,22)
Info:                Sink xosera_main.reg_interface.regs_xr_sel_o_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:261.13-281.14
Info:                  ./xrmem_arb.sv:20.49-20.57
Info:                  ./xosera_main.sv:338.3-382.2
Info:  0.9  5.2  Source xosera_main.reg_interface.regs_xr_sel_o_SB_LUT4_I3_LC.O
Info:  1.8  7.0    Net xosera_main.reg_interface.regs_xr_sel_o_SB_LUT4_I3_O[1] budget 3.222000 ns (17,22) -> (16,22)
Info:                Sink xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.9  Source xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  9.6    Net xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 3.222000 ns (16,22) -> (15,21)
Info:                Sink xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 10.5  Source xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 14.1    Net xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1] budget 3.222000 ns (15,21) -> (10,16)
Info:                Sink xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 15.0  Source xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 17.9    Net xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] budget 3.221000 ns (10,16) -> (7,19)
Info:                Sink xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 18.8  Source xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_LC.O
Info:  4.4 23.2    Net xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3] budget 3.221000 ns (7,19) -> (10,25)
Info:                Sink xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 24.0  Source xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O_SB_LUT4_I3_LC.O
Info:  4.8 28.9    Net xosera_main.genblk1.blitter.xreg_blit_queued_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O_SB_LUT4_I3_O budget 3.221000 ns (10,25) -> (8,15)
Info:                Sink xosera_main.genblk1.blitter.xreg_ctrl_B_not_SB_DFFESR_Q_DFFLC.CEN
Info:  0.1 29.0  Setup xosera_main.genblk1.blitter.xreg_ctrl_B_not_SB_DFFESR_Q_DFFLC.CEN
Info: 6.7 ns logic, 22.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source led_green$sb_io.D_IN_0
Info:  1.8  1.8    Net led_green$SB_IO_IN budget 41.063999 ns (4,31) -> (5,30)
Info:                Sink bus_out_ena_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:261.13-281.14
Info:                  ./reg_interface.sv:17.34-17.46
Info:                  ./xosera_main.sv:175.15-208.2
Info:  1.2  3.0  Source bus_out_ena_SB_LUT4_O_LC.O
Info:  4.5  7.5    Net bus_out_ena budget 41.063999 ns (5,30) -> (16,31)
Info:                Sink gpio_31$sb_io.OUTPUT_ENABLE
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:129.7-129.18
Info: 1.2 ns logic, 6.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pclk':
Info: curr total
Info:  0.0  0.0  Source gpio_38$sb_io.D_IN_0
Info:  3.8  3.8    Net gpio_38$SB_IO_IN budget 28.382000 ns (8,31) -> (3,28)
Info:                Sink xosera_main.reg_interface.bus.data_r[2]_SB_DFFE_Q_1_DFFLC.I0
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:261.13-281.14
Info:                  ./reg_interface.sv:20.34-20.44
Info:                  ./xosera_main.sv:175.15-208.2
Info:  1.2  5.0  Setup xosera_main.reg_interface.bus.data_r[2]_SB_DFFE_Q_1_DFFLC.I0
Info: 1.2 ns logic, 3.8 ns routing

Info: Critical path report for cross-domain path 'posedge pclk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source bus_data_out_SB_LUT4_O_LC.O
Info:  5.2  6.6    Net bus_data_out_r[5] budget 81.943001 ns (20,23) -> (8,31)
Info:                Sink gpio_42$sb_io.D_OUT_0
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:130.13-130.27
Info: 1.4 ns logic, 5.2 ns routing

Info: Max frequency for clock 'pclk': 34.52 MHz (PASS at 33.77 MHz)

Info: Max delay <async>      -> <async>     : 7.45 ns
Info: Max delay <async>      -> posedge pclk: 5.03 ns
Info: Max delay posedge pclk -> <async>     : 6.62 ns

Info: Slack histogram:
Info:  legend: * represents 43 endpoint(s)
Info:          + represents [1,43) endpoint(s)
Info: [   644,   4535) |*********+
Info: [  4535,   8426) |*******************+
Info: [  8426,  12317) |********************+
Info: [ 12317,  16208) |*********************+
Info: [ 16208,  20099) |***************************************+
Info: [ 20099,  23990) |************************************************************ 
Info: [ 23990,  27881) |******************+
Info: [ 27881,  31772) | 
Info: [ 31772,  35663) | 
Info: [ 35663,  39554) | 
Info: [ 39554,  43445) | 
Info: [ 43445,  47336) | 
Info: [ 47336,  51227) | 
Info: [ 51227,  55118) | 
Info: [ 55118,  59009) | 
Info: [ 59009,  62900) | 
Info: [ 62900,  66791) | 
Info: [ 66791,  70682) | 
Info: [ 70682,  74573) | 
Info: [ 74573,  78464) |+

Info: Program finished normally.
