From 863945c45f39efe4ba3222526205077bbd1812c9 Mon Sep 17 00:00:00 2001
From: "Bandi,Kushal" <kushal.bandi@intel.com>
Date: Tue, 20 Nov 2018 15:19:54 -0700
Subject: [PATCH 2291/2345] media: intel-ipu4: ox03a10: Enable dual gains for
 X3A

Change-Id: Ifceb77908734bf006fc7028f9110c6f1324d34e7
Signed-off-by: Bandi,Kushal <kushal.bandi@intel.com>
---
 .../i2c/crlmodule/crl_ox03a10_configuration.h      | 36 +++++++++++-----------
 1 file changed, 18 insertions(+), 18 deletions(-)

diff --git a/drivers/media/i2c/crlmodule/crl_ox03a10_configuration.h b/drivers/media/i2c/crlmodule/crl_ox03a10_configuration.h
index aabe6b7..92d4fab 100644
--- a/drivers/media/i2c/crlmodule/crl_ox03a10_configuration.h
+++ b/drivers/media/i2c/crlmodule/crl_ox03a10_configuration.h
@@ -420,7 +420,7 @@ static struct crl_register_write_rep ox03a10_1920_1088_12DCG[] = {
 	{ 0x5806, CRL_REG_LEN_08BIT, 0x01 },
 	{ 0x5807, CRL_REG_LEN_08BIT, 0x00 },
 	{ 0x580e, CRL_REG_LEN_08BIT, 0x10 },
-	{ 0x5812, CRL_REG_LEN_08BIT, 0x38 },
+	{ 0x5812, CRL_REG_LEN_08BIT, 0x34 },
 	{ 0x5000, CRL_REG_LEN_08BIT, 0x89 },
 	{ 0x5001, CRL_REG_LEN_08BIT, 0x42 },
 	{ 0x5002, CRL_REG_LEN_08BIT, 0x19 },
@@ -874,7 +874,7 @@ static struct crl_register_write_rep ox03a10_1920_1088_12DCG_12VS[] = {
 	{ 0x5806, CRL_REG_LEN_08BIT, 0x01 },
 	{ 0x5807, CRL_REG_LEN_08BIT, 0x00 },
 	{ 0x580e, CRL_REG_LEN_08BIT, 0x10 },
-	{ 0x5812, CRL_REG_LEN_08BIT, 0x38 },
+	{ 0x5812, CRL_REG_LEN_08BIT, 0x34 },
 	{ 0x5000, CRL_REG_LEN_08BIT, 0x89 },
 	{ 0x5001, CRL_REG_LEN_08BIT, 0x42 },
 	{ 0x5002, CRL_REG_LEN_08BIT, 0x19 },
@@ -1266,7 +1266,7 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.sd_type = CRL_SUBDEV_TYPE_PIXEL_ARRAY,
 		.op_type = CRL_V4L2_CTRL_SET_OP,
 		.context = SENSOR_POWERED_ON,
-		.name = "LCG digital gain",
+		.name = "HCG digital gain",
 		.ctrl_id = V4L2_CID_GAIN,
 		.type = CRL_V4L2_CTRL_TYPE_CUSTOM,
 		.data.std_data.min = 0x400,
@@ -1275,15 +1275,15 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.data.std_data.def = 0x400,
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
-		.regs_items = ARRAY_SIZE(ox03a10_lcg_digital_gain),
-		.regs = ox03a10_lcg_digital_gain,
+		.regs_items = ARRAY_SIZE(ox03a10_hcg_digital_gain),
+		.regs = ox03a10_hcg_digital_gain,
 		.v4l2_type = V4L2_CTRL_TYPE_INTEGER,
 	},
 	{
 		.sd_type = CRL_SUBDEV_TYPE_PIXEL_ARRAY,
 		.op_type = CRL_V4L2_CTRL_SET_OP,
 		.context = SENSOR_POWERED_ON,
-		.name = "LCG analog gain",
+		.name = "HCG analog gain",
 		.ctrl_id =  V4L2_CID_ANALOGUE_GAIN,
 		.type = CRL_V4L2_CTRL_TYPE_CUSTOM,
 		.data.std_data.min = 0x40,
@@ -1292,15 +1292,15 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.data.std_data.def = 0x40,
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
-		.regs_items = ARRAY_SIZE(ox03a10_lcg_real_gain),
-		.regs = ox03a10_lcg_real_gain,
+		.regs_items = ARRAY_SIZE(ox03a10_hcg_real_gain),
+		.regs = ox03a10_hcg_real_gain,
 		.v4l2_type = V4L2_CTRL_TYPE_INTEGER,
 	},
 	{
 		.sd_type = CRL_SUBDEV_TYPE_PIXEL_ARRAY,
 		.op_type = CRL_V4L2_CTRL_SET_OP,
 		.context = SENSOR_POWERED_ON,
-		.name = "LCG digital gain",
+		.name = "HCG digital gain",
 		.ctrl_id = V4L2_CID_DIGITAL_GAIN,
 		.type = CRL_V4L2_CTRL_TYPE_CUSTOM,
 		.data.std_data.min = 0x400,
@@ -1309,7 +1309,7 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.data.std_data.def = 0x400,
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
-		.regs_items = ARRAY_SIZE(ox03a10_lcg_digital_gain),
+		.regs_items = ARRAY_SIZE(ox03a10_hcg_digital_gain),
 		.regs = ox03a10_hcg_digital_gain,
 		.v4l2_type = V4L2_CTRL_TYPE_INTEGER,
 	},
@@ -1317,7 +1317,7 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.sd_type = CRL_SUBDEV_TYPE_PIXEL_ARRAY,
 		.op_type = CRL_V4L2_CTRL_SET_OP,
 		.context = SENSOR_POWERED_ON,
-		.name = "HCG analog gain",
+		.name = "LCG analog gain",
 		.ctrl_id = CRL_CID_ANALOG_GAIN_S,
 		.type = CRL_V4L2_CTRL_TYPE_CUSTOM,
 		.data.std_data.min = 0x40,
@@ -1326,15 +1326,15 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.data.std_data.def = 0x40,
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
-		.regs_items = ARRAY_SIZE(ox03a10_hcg_real_gain),
-		.regs = ox03a10_hcg_real_gain,
+		.regs_items = ARRAY_SIZE(ox03a10_lcg_real_gain),
+		.regs = ox03a10_lcg_real_gain,
 		.v4l2_type = V4L2_CTRL_TYPE_INTEGER,
 	},
 	{
 		.sd_type = CRL_SUBDEV_TYPE_PIXEL_ARRAY,
 		.op_type = CRL_V4L2_CTRL_SET_OP,
 		.context = SENSOR_POWERED_ON,
-		.name = "HCG digital gain",
+		.name = "LCG digital gain",
 		.ctrl_id = CRL_CID_DIGITAL_GAIN_S,
 		.type = CRL_V4L2_CTRL_TYPE_CUSTOM,
 		.data.std_data.min = 0x400,
@@ -1343,8 +1343,8 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.data.std_data.def = 0x400,
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
-		.regs_items = ARRAY_SIZE(ox03a10_hcg_digital_gain),
-		.regs = ox03a10_hcg_digital_gain,
+		.regs_items = ARRAY_SIZE(ox03a10_lcg_digital_gain),
+		.regs = ox03a10_lcg_digital_gain,
 		.v4l2_type = V4L2_CTRL_TYPE_INTEGER,
 	},
 
@@ -1363,7 +1363,7 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
 		.regs_items = ARRAY_SIZE(ox03a10_lcg_real_gain),
-		.regs = ox03a10_hcg_real_gain,
+		.regs = ox03a10_lcg_real_gain,
 		.v4l2_type = V4L2_CTRL_TYPE_INTEGER,
 	},
 	{
@@ -1380,7 +1380,7 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
 		.regs_items = ARRAY_SIZE(ox03a10_lcg_digital_gain),
-		.regs = ox03a10_hcg_digital_gain,
+		.regs = ox03a10_lcg_digital_gain,
 		.v4l2_type = V4L2_CTRL_TYPE_INTEGER,
 	},
 	{
-- 
2.7.4

