#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9b61498210 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7f9b614be8e0_0 .var "Clk", 0 0;
v0x7f9b614be970_0 .var "Reset", 0 0;
v0x7f9b614bea80_0 .var "Start", 0 0;
v0x7f9b614beb10_0 .var "address", 26 0;
v0x7f9b614beba0_0 .var/i "counter", 31 0;
v0x7f9b614bec70_0 .net "cpu_mem_addr", 31 0, L_0x7f9b614c2a70;  1 drivers
v0x7f9b614bed00_0 .net "cpu_mem_data", 255 0, L_0x7f9b614c2bf0;  1 drivers
v0x7f9b614bed90_0 .net "cpu_mem_enable", 0 0, L_0x7f9b614c2730;  1 drivers
v0x7f9b614bee20_0 .net "cpu_mem_write", 0 0, L_0x7f9b614c2ce0;  1 drivers
v0x7f9b614bef30_0 .var "flag", 0 0;
v0x7f9b614befc0_0 .var/i "i", 31 0;
v0x7f9b614bf060_0 .var "index", 4 0;
v0x7f9b614bf110_0 .net "mem_cpu_ack", 0 0, L_0x7f9b614c5620;  1 drivers
v0x7f9b614bf1a0_0 .net "mem_cpu_data", 255 0, v0x7f9b614be240_0;  1 drivers
v0x7f9b614bf240_0 .var/i "outfile", 31 0;
v0x7f9b614bf2f0_0 .var/i "outfile2", 31 0;
v0x7f9b614bf3a0_0 .var "tag", 23 0;
S_0x7f9b61486b30 .scope module, "CPU" "CPU" 2 23, 3 1 0, S_0x7f9b61498210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
L_0x7f9b614bf530 .functor AND 1, v0x7f9b614a9a10_0, L_0x7f9b614bfc70, C4<1>, C4<1>;
L_0x7f9b614bf5e0 .functor OR 1, v0x7f9b614a9b40_0, L_0x7f9b614bf530, C4<0>, C4<0>;
v0x7f9b614bbcb0_0 .net "Branch_o", 0 0, v0x7f9b614a9a10_0;  1 drivers
v0x7f9b614bbd50_0 .net "EM_RegWrite_o", 0 0, v0x7f9b614ab040_0;  1 drivers
v0x7f9b614bbde0_0 .net "EM_RegistersRD_o", 4 0, v0x7f9b614ab270_0;  1 drivers
v0x7f9b614bbe90_0 .net "IF_Flush", 0 0, L_0x7f9b614bf5e0;  1 drivers
v0x7f9b614bbf40_0 .net "Jump", 0 0, v0x7f9b614a9b40_0;  1 drivers
v0x7f9b614bc050_0 .net "MUX1_o", 31 0, v0x7f9b614b0f50_0;  1 drivers
v0x7f9b614bc0e0_0 .net "MUX5_o", 31 0, v0x7f9b614b2640_0;  1 drivers
v0x7f9b614bc1f0_0 .net "MUX7_o", 31 0, v0x7f9b614b3390_0;  1 drivers
v0x7f9b614bc280_0 .net "MW_RegWrite_o", 0 0, v0x7f9b614b0760_0;  1 drivers
v0x7f9b614bc390_0 .net "MW_RegistersRD_o", 4 0, v0x7f9b614b08c0_0;  1 drivers
v0x7f9b614bc420_0 .net "MemRead_o", 0 0, v0x7f9b614ada80_0;  1 drivers
v0x7f9b614bc4b0_0 .net "RS_data", 31 0, L_0x7f9b614c0b10;  1 drivers
v0x7f9b614bc540_0 .net "RT_data", 31 0, L_0x7f9b614c1710;  1 drivers
v0x7f9b614bc5d0_0 .net "RegistersRT_o", 4 0, v0x7f9b614ae600_0;  1 drivers
v0x7f9b614bc6e0_0 .net "addr_i", 31 0, v0x7f9b614aa6f0_0;  1 drivers
v0x7f9b614bc770_0 .net "branch", 0 0, L_0x7f9b614bf530;  1 drivers
v0x7f9b614bc800_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  1 drivers
v0x7f9b614bc990_0 .net "eq", 0 0, L_0x7f9b614bfc70;  1 drivers
v0x7f9b614bca20_0 .net "immidiate_o", 31 0, v0x7f9b614ae7b0_0;  1 drivers
v0x7f9b614bcab0_0 .net "inst", 31 0, v0x7f9b614af2a0_0;  1 drivers
v0x7f9b614bcb40_0 .net "inst_addr", 31 0, v0x7f9b614b3ac0_0;  1 drivers
v0x7f9b614bcbd0_0 .net "instruction_extended", 31 0, L_0x7f9b614c4a90;  1 drivers
v0x7f9b614bcc60_0 .net "mem_ack_i", 0 0, L_0x7f9b614c5620;  alias, 1 drivers
v0x7f9b614bccf0_0 .net "mem_addr_o", 31 0, L_0x7f9b614c2a70;  alias, 1 drivers
v0x7f9b614bcd80_0 .net "mem_data_i", 255 0, v0x7f9b614be240_0;  alias, 1 drivers
v0x7f9b614bce10_0 .net "mem_data_o", 255 0, L_0x7f9b614c2bf0;  alias, 1 drivers
v0x7f9b614bcea0_0 .net "mem_enable_o", 0 0, L_0x7f9b614c2730;  alias, 1 drivers
v0x7f9b614bcf50_0 .net "mem_write_o", 0 0, L_0x7f9b614c2ce0;  alias, 1 drivers
v0x7f9b614bd000_0 .net "pc_ID", 31 0, v0x7f9b614af400_0;  1 drivers
v0x7f9b614bd090_0 .net "pc_add", 31 0, L_0x7f9b614bf770;  1 drivers
v0x7f9b614bd120_0 .net "rst_i", 0 0, v0x7f9b614be970_0;  1 drivers
v0x7f9b614bd1f0_0 .net "stall_o", 0 0, L_0x7f9b614c1d60;  1 drivers
v0x7f9b614bd280_0 .net "start_i", 0 0, v0x7f9b614bea80_0;  1 drivers
L_0x7f9b614bf690 .part v0x7f9b614af2a0_0, 26, 6;
L_0x7f9b614c17b0 .part v0x7f9b614af2a0_0, 21, 5;
L_0x7f9b614c1850 .part v0x7f9b614af2a0_0, 16, 5;
L_0x7f9b614c4690 .part v0x7f9b614af2a0_0, 0, 26;
L_0x7f9b614c4de0 .part v0x7f9b614af2a0_0, 0, 16;
L_0x7f9b614c4eb0 .part v0x7f9b614ae7b0_0, 0, 6;
L_0x7f9b614c51a0 .part v0x7f9b614af2a0_0, 21, 5;
L_0x7f9b614c5240 .part v0x7f9b614af2a0_0, 16, 5;
L_0x7f9b614c53e0 .part v0x7f9b614af2a0_0, 11, 5;
L_0x7f9b614c5480 .part v0x7f9b614af2a0_0, 16, 5;
L_0x7f9b614c5520 .part v0x7f9b614af2a0_0, 21, 5;
S_0x7f9b61485b90 .scope module, "ALU" "ALU" 3 216, 4 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7f9b61447820_0 .net "ALUCtrl_i", 2 0, v0x7f9b614a89a0_0;  1 drivers
v0x7f9b614a83f0_0 .var "Zero_o", 0 0;
v0x7f9b614a8490_0 .net "data1_i", 31 0, v0x7f9b614b2d00_0;  1 drivers
v0x7f9b614a8550_0 .net "data2_i", 31 0, v0x7f9b614b2100_0;  1 drivers
v0x7f9b614a8600_0 .var "data_o", 31 0;
E_0x7f9b614a2e40 .event edge, v0x7f9b61447820_0, v0x7f9b614a8550_0, v0x7f9b614a8490_0;
S_0x7f9b614a8770 .scope module, "ALU_Control" "ALU_Control" 3 226, 5 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x7f9b614a89a0_0 .var "ALUCtrl_o", 2 0;
v0x7f9b614a8a60_0 .net "ALUOp_i", 1 0, v0x7f9b614ad7e0_0;  1 drivers
v0x7f9b614a8b00_0 .net "funct_i", 5 0, L_0x7f9b614c4eb0;  1 drivers
E_0x7f9b614a8970 .event edge, v0x7f9b614a8a60_0, v0x7f9b614a8b00_0;
S_0x7f9b614a8c10 .scope module, "Add_ID" "Adder" 3 80, 6 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7f9b614a8e30_0 .net "data1_i", 31 0, L_0x7f9b614c4230;  1 drivers
v0x7f9b614a8ee0_0 .net "data2_i", 31 0, v0x7f9b614af400_0;  alias, 1 drivers
v0x7f9b614a8f90_0 .net "data_o", 31 0, L_0x7f9b614bf970;  1 drivers
L_0x7f9b614bf970 .arith/sum 32, L_0x7f9b614c4230, v0x7f9b614af400_0;
S_0x7f9b614a90a0 .scope module, "Add_PC" "Adder" 3 74, 6 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7f9b614a92a0_0 .net "data1_i", 31 0, v0x7f9b614b3ac0_0;  alias, 1 drivers
L_0x10c09e008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9b614a9360_0 .net "data2_i", 31 0, L_0x10c09e008;  1 drivers
v0x7f9b614a9410_0 .net "data_o", 31 0, L_0x7f9b614bf770;  alias, 1 drivers
L_0x7f9b614bf770 .arith/sum 32, v0x7f9b614b3ac0_0, L_0x10c09e008;
S_0x7f9b614a9520 .scope module, "Control" "Control" 3 60, 7 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /INPUT 1 "Hazard_i"
    .port_info 2 /OUTPUT 1 "RegDst_o"
    .port_info 3 /OUTPUT 2 "ALUOp_o"
    .port_info 4 /OUTPUT 1 "ALUSrc_o"
    .port_info 5 /OUTPUT 1 "RegWrite_o"
    .port_info 6 /OUTPUT 1 "Jump_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 1 "MemWrite_o"
    .port_info 9 /OUTPUT 1 "MemRead_o"
    .port_info 10 /OUTPUT 1 "Branch_o"
v0x7f9b614a98b0_0 .var "ALUOp_o", 1 0;
v0x7f9b614a9970_0 .var "ALUSrc_o", 0 0;
v0x7f9b614a9a10_0 .var "Branch_o", 0 0;
v0x7f9b614a9aa0_0 .net "Hazard_i", 0 0, v0x7f9b614acc20_0;  1 drivers
v0x7f9b614a9b40_0 .var "Jump_o", 0 0;
v0x7f9b614a9c20_0 .var "MemRead_o", 0 0;
v0x7f9b614a9cc0_0 .var "MemWrite_o", 0 0;
v0x7f9b614a9d60_0 .var "MemtoReg_o", 0 0;
v0x7f9b614a9e00_0 .net "Op_i", 5 0, L_0x7f9b614bf690;  1 drivers
v0x7f9b614a9f10_0 .var "RegDst_o", 0 0;
v0x7f9b614a9fb0_0 .var "RegWrite_o", 0 0;
E_0x7f9b614a9880 .event edge, v0x7f9b614a9aa0_0, v0x7f9b614a9e00_0;
S_0x7f9b614aa160 .scope module, "EX_MEM" "EX_MEM" 3 276, 8 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "stall_i"
    .port_info 2 /INPUT 32 "ALUout_i"
    .port_info 3 /INPUT 1 "Zero_i"
    .port_info 4 /INPUT 32 "PC_i"
    .port_info 5 /INPUT 32 "regB_i"
    .port_info 6 /INPUT 32 "JumpAddr_i"
    .port_info 7 /INPUT 5 "RegistersRD_i"
    .port_info 8 /INPUT 1 "RegWrite_i"
    .port_info 9 /INPUT 1 "RegRead_i"
    .port_info 10 /INPUT 1 "MemtoReg_i"
    .port_info 11 /INPUT 1 "MemWrite_i"
    .port_info 12 /INPUT 1 "MemRead_i"
    .port_info 13 /OUTPUT 32 "ALUout_o"
    .port_info 14 /OUTPUT 1 "Zero_o"
    .port_info 15 /OUTPUT 32 "PC_o"
    .port_info 16 /OUTPUT 32 "regB_o"
    .port_info 17 /OUTPUT 32 "JumpAddr_o"
    .port_info 18 /OUTPUT 5 "RegistersRD_o"
    .port_info 19 /OUTPUT 1 "RegWrite_o"
    .port_info 20 /OUTPUT 1 "RegRead_o"
    .port_info 21 /OUTPUT 1 "MemtoReg_o"
    .port_info 22 /OUTPUT 1 "MemWrite_o"
    .port_info 23 /OUTPUT 1 "MemRead_o"
v0x7f9b614aa620_0 .net "ALUout_i", 31 0, v0x7f9b614a8600_0;  1 drivers
v0x7f9b614aa6f0_0 .var "ALUout_o", 31 0;
o0x10c06c968 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9b614aa780_0 .net "JumpAddr_i", 31 0, o0x10c06c968;  0 drivers
v0x7f9b614aa810_0 .var "JumpAddr_o", 31 0;
v0x7f9b614aa8a0_0 .net "MemRead_i", 0 0, v0x7f9b614ada80_0;  alias, 1 drivers
v0x7f9b614aa980_0 .var "MemRead_o", 0 0;
v0x7f9b614aaa20_0 .net "MemWrite_i", 0 0, v0x7f9b614adbe0_0;  1 drivers
v0x7f9b614aaac0_0 .var "MemWrite_o", 0 0;
v0x7f9b614aab60_0 .net "MemtoReg_i", 0 0, v0x7f9b614addc0_0;  1 drivers
v0x7f9b614aac70_0 .var "MemtoReg_o", 0 0;
o0x10c06cae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9b614aad00_0 .net "PC_i", 31 0, o0x10c06cae8;  0 drivers
v0x7f9b614aadb0_0 .var "PC_o", 31 0;
o0x10c06cb48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9b614aae60_0 .net "RegRead_i", 0 0, o0x10c06cb48;  0 drivers
v0x7f9b614aaf00_0 .var "RegRead_o", 0 0;
v0x7f9b614aafa0_0 .net "RegWrite_i", 0 0, v0x7f9b614ae160_0;  1 drivers
v0x7f9b614ab040_0 .var "RegWrite_o", 0 0;
v0x7f9b614ab0e0_0 .net "RegistersRD_i", 4 0, v0x7f9b614b1a80_0;  1 drivers
v0x7f9b614ab270_0 .var "RegistersRD_o", 4 0;
o0x10c06cc68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9b614ab300_0 .net "Zero_i", 0 0, o0x10c06cc68;  0 drivers
v0x7f9b614ab3a0_0 .var "Zero_o", 0 0;
v0x7f9b614ab440_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
v0x7f9b614ab4e0_0 .net "regB_i", 31 0, v0x7f9b614b3390_0;  alias, 1 drivers
v0x7f9b614ab590_0 .var "regB_o", 31 0;
v0x7f9b614ab640_0 .net "stall_i", 0 0, L_0x7f9b614c1d60;  alias, 1 drivers
E_0x7f9b614a9bd0 .event posedge, v0x7f9b614ab440_0;
S_0x7f9b614ab920 .scope module, "Equal" "Equal" 3 85, 9 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "data_o"
v0x7f9b614abad0_0 .net *"_s0", 0 0, L_0x7f9b614bfad0;  1 drivers
L_0x10c09e050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9b614abb70_0 .net/2u *"_s2", 0 0, L_0x10c09e050;  1 drivers
L_0x10c09e098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9b614aa320_0 .net/2u *"_s4", 0 0, L_0x10c09e098;  1 drivers
v0x7f9b614abc20_0 .net "data1_i", 31 0, L_0x7f9b614c0b10;  alias, 1 drivers
v0x7f9b614abcd0_0 .net "data2_i", 31 0, L_0x7f9b614c1710;  alias, 1 drivers
v0x7f9b614abdc0_0 .net "data_o", 0 0, L_0x7f9b614bfc70;  alias, 1 drivers
L_0x7f9b614bfad0 .cmp/eq 32, L_0x7f9b614c0b10, L_0x7f9b614c1710;
L_0x7f9b614bfc70 .functor MUXZ 1, L_0x10c09e098, L_0x10c09e050, L_0x7f9b614bfad0, C4<>;
S_0x7f9b614abe90 .scope module, "Forward" "Forward" 3 321, 10 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EXMEMRegRD_i"
    .port_info 1 /INPUT 1 "EXMEMRegWrite_i"
    .port_info 2 /INPUT 1 "EXMEMMemtoReg_i"
    .port_info 3 /INPUT 5 "MEMWBRegRD_i"
    .port_info 4 /INPUT 1 "MEMWBRegWrite_i"
    .port_info 5 /INPUT 5 "IDEXRegRT_i"
    .port_info 6 /INPUT 5 "IDEXRegRS_i"
    .port_info 7 /OUTPUT 2 "ForwardA_o"
    .port_info 8 /OUTPUT 2 "ForwardB_o"
o0x10c06d3b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9b614ac1f0_0 .net "EXMEMMemtoReg_i", 0 0, o0x10c06d3b8;  0 drivers
v0x7f9b614ac2a0_0 .net "EXMEMRegRD_i", 4 0, v0x7f9b614ab270_0;  alias, 1 drivers
v0x7f9b614ac340_0 .net "EXMEMRegWrite_i", 0 0, v0x7f9b614ab040_0;  alias, 1 drivers
v0x7f9b614ac410_0 .var "ForwardA_o", 1 0;
v0x7f9b614ac4a0_0 .var "ForwardB_o", 1 0;
v0x7f9b614ac580_0 .net "IDEXRegRS_i", 4 0, v0x7f9b614ae4c0_0;  1 drivers
v0x7f9b614ac630_0 .net "IDEXRegRT_i", 4 0, v0x7f9b614ae600_0;  alias, 1 drivers
v0x7f9b614ac6e0_0 .net "MEMWBRegRD_i", 4 0, v0x7f9b614b08c0_0;  alias, 1 drivers
v0x7f9b614ac790_0 .net "MEMWBRegWrite_i", 0 0, v0x7f9b614b0760_0;  alias, 1 drivers
E_0x7f9b614ac170/0 .event edge, v0x7f9b614ac580_0, v0x7f9b614ac630_0, v0x7f9b614ac790_0, v0x7f9b614ac6e0_0;
E_0x7f9b614ac170/1 .event edge, v0x7f9b614ac1f0_0, v0x7f9b614ab040_0, v0x7f9b614ab270_0;
E_0x7f9b614ac170 .event/or E_0x7f9b614ac170/0, E_0x7f9b614ac170/1;
S_0x7f9b614ac970 .scope module, "Hazard_Detection" "Hazard_Detection" 3 334, 11 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IDEXMemRead_i"
    .port_info 1 /INPUT 5 "IDEXRegRT_i"
    .port_info 2 /INPUT 5 "IFIDRegRT_i"
    .port_info 3 /INPUT 5 "IFIDRegRS_i"
    .port_info 4 /OUTPUT 1 "IFID_o"
    .port_info 5 /OUTPUT 1 "PCWrite_o"
    .port_info 6 /OUTPUT 1 "Hazard_o"
v0x7f9b614acc20_0 .var "Hazard_o", 0 0;
v0x7f9b614acce0_0 .net "IDEXMemRead_i", 0 0, v0x7f9b614ada80_0;  alias, 1 drivers
v0x7f9b614acd90_0 .net "IDEXRegRT_i", 4 0, v0x7f9b614ae600_0;  alias, 1 drivers
v0x7f9b614ace60_0 .net "IFIDRegRS_i", 4 0, L_0x7f9b614c5520;  1 drivers
v0x7f9b614acef0_0 .net "IFIDRegRT_i", 4 0, L_0x7f9b614c5480;  1 drivers
v0x7f9b614acfd0_0 .var "IFID_o", 0 0;
v0x7f9b614ad070_0 .var "PCWrite_o", 0 0;
E_0x7f9b614ac530 .event edge, v0x7f9b614ace60_0, v0x7f9b614acef0_0, v0x7f9b614ac630_0, v0x7f9b614aa8a0_0;
S_0x7f9b614ad1c0 .scope module, "ID_EX" "ID_EX" 3 243, 12 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "stall_i"
    .port_info 2 /INPUT 32 "regA_i"
    .port_info 3 /INPUT 32 "regB_i"
    .port_info 4 /INPUT 32 "PC_i"
    .port_info 5 /INPUT 1 "RegDst_i"
    .port_info 6 /INPUT 2 "ALUOp_i"
    .port_info 7 /INPUT 1 "ALUSrc_i"
    .port_info 8 /INPUT 1 "RegWrite_i"
    .port_info 9 /INPUT 1 "MemtoReg_i"
    .port_info 10 /INPUT 1 "MemWrite_i"
    .port_info 11 /INPUT 1 "MemRead_i"
    .port_info 12 /INPUT 5 "RegistersRS_i"
    .port_info 13 /INPUT 5 "RegistersRT_i"
    .port_info 14 /INPUT 5 "RegistersRD_i"
    .port_info 15 /INPUT 32 "immidiate_i"
    .port_info 16 /OUTPUT 32 "regA_o"
    .port_info 17 /OUTPUT 32 "regB_o"
    .port_info 18 /OUTPUT 32 "PC_o"
    .port_info 19 /OUTPUT 1 "RegDst_o"
    .port_info 20 /OUTPUT 2 "ALUOp_o"
    .port_info 21 /OUTPUT 1 "ALUSrc_o"
    .port_info 22 /OUTPUT 1 "RegWrite_o"
    .port_info 23 /OUTPUT 1 "MemtoReg_o"
    .port_info 24 /OUTPUT 1 "MemWrite_o"
    .port_info 25 /OUTPUT 1 "MemRead_o"
    .port_info 26 /OUTPUT 5 "RegistersRS_o"
    .port_info 27 /OUTPUT 5 "RegistersRT_o"
    .port_info 28 /OUTPUT 5 "RegistersRD_o"
    .port_info 29 /OUTPUT 32 "immidiate_o"
v0x7f9b614ad730_0 .net "ALUOp_i", 1 0, v0x7f9b614a98b0_0;  1 drivers
v0x7f9b614ad7e0_0 .var "ALUOp_o", 1 0;
v0x7f9b614ad870_0 .net "ALUSrc_i", 0 0, v0x7f9b614a9970_0;  1 drivers
v0x7f9b614ad920_0 .var "ALUSrc_o", 0 0;
v0x7f9b614ad9b0_0 .net "MemRead_i", 0 0, v0x7f9b614a9c20_0;  1 drivers
v0x7f9b614ada80_0 .var "MemRead_o", 0 0;
v0x7f9b614adb50_0 .net "MemWrite_i", 0 0, v0x7f9b614a9cc0_0;  1 drivers
v0x7f9b614adbe0_0 .var "MemWrite_o", 0 0;
v0x7f9b614adc90_0 .net "MemtoReg_i", 0 0, v0x7f9b614a9d60_0;  1 drivers
v0x7f9b614addc0_0 .var "MemtoReg_o", 0 0;
v0x7f9b614ade50_0 .net "PC_i", 31 0, v0x7f9b614af400_0;  alias, 1 drivers
v0x7f9b614adee0_0 .var "PC_o", 31 0;
v0x7f9b614adf70_0 .net "RegDst_i", 0 0, v0x7f9b614a9f10_0;  1 drivers
v0x7f9b614ae020_0 .var "RegDst_o", 0 0;
v0x7f9b614ae0b0_0 .net "RegWrite_i", 0 0, v0x7f9b614a9fb0_0;  1 drivers
v0x7f9b614ae160_0 .var "RegWrite_o", 0 0;
v0x7f9b614ae210_0 .net "RegistersRD_i", 4 0, L_0x7f9b614c53e0;  1 drivers
v0x7f9b614ae3a0_0 .var "RegistersRD_o", 4 0;
v0x7f9b614ae430_0 .net "RegistersRS_i", 4 0, L_0x7f9b614c51a0;  1 drivers
v0x7f9b614ae4c0_0 .var "RegistersRS_o", 4 0;
v0x7f9b614ae570_0 .net "RegistersRT_i", 4 0, L_0x7f9b614c5240;  1 drivers
v0x7f9b614ae600_0 .var "RegistersRT_o", 4 0;
v0x7f9b614ae690_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
v0x7f9b614ae720_0 .net "immidiate_i", 31 0, L_0x7f9b614c4a90;  alias, 1 drivers
v0x7f9b614ae7b0_0 .var "immidiate_o", 31 0;
v0x7f9b614ae850_0 .net "regA_i", 31 0, L_0x7f9b614c0b10;  alias, 1 drivers
v0x7f9b614ae910_0 .var "regA_o", 31 0;
v0x7f9b614ae9b0_0 .net "regB_i", 31 0, L_0x7f9b614c1710;  alias, 1 drivers
v0x7f9b614aea70_0 .var "regB_o", 31 0;
v0x7f9b614aeb10_0 .net "stall_i", 0 0, L_0x7f9b614c1d60;  alias, 1 drivers
S_0x7f9b614aee80 .scope module, "IF_ID" "IF_ID" 3 232, 13 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 1 "stall_i"
    .port_info 3 /INPUT 32 "inst_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 32 "pc_o"
    .port_info 7 /OUTPUT 32 "inst_o"
v0x7f9b614af130_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
v0x7f9b614ad370_0 .net "flush_i", 0 0, L_0x7f9b614bf5e0;  alias, 1 drivers
v0x7f9b614af210_0 .net "inst_i", 31 0, L_0x7f9b614bffd0;  1 drivers
v0x7f9b614af2a0_0 .var "inst_o", 31 0;
v0x7f9b614af330_0 .net "pc_i", 31 0, L_0x7f9b614bf770;  alias, 1 drivers
v0x7f9b614af400_0 .var "pc_o", 31 0;
v0x7f9b614af4d0_0 .net "stall_i", 0 0, L_0x7f9b614c1d60;  alias, 1 drivers
v0x7f9b614af5a0_0 .net "write_i", 0 0, v0x7f9b614acfd0_0;  1 drivers
S_0x7f9b614af6b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 102, 14 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7f9b614bffd0 .functor BUFZ 32, L_0x7f9b614bfd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9b614af8a0_0 .net *"_s0", 31 0, L_0x7f9b614bfd10;  1 drivers
v0x7f9b614af960_0 .net *"_s2", 31 0, L_0x7f9b614bfe50;  1 drivers
v0x7f9b614afa00_0 .net *"_s4", 29 0, L_0x7f9b614bfdb0;  1 drivers
L_0x10c09e0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9b614afa90_0 .net *"_s6", 1 0, L_0x10c09e0e0;  1 drivers
v0x7f9b614afb40_0 .net "addr_i", 31 0, v0x7f9b614b3ac0_0;  alias, 1 drivers
v0x7f9b614afc20_0 .net "instr_o", 31 0, L_0x7f9b614bffd0;  alias, 1 drivers
v0x7f9b614afcd0 .array "memory", 511 0, 31 0;
L_0x7f9b614bfd10 .array/port v0x7f9b614afcd0, L_0x7f9b614bfe50;
L_0x7f9b614bfdb0 .part v0x7f9b614b3ac0_0, 2, 30;
L_0x7f9b614bfe50 .concat [ 30 2 0 0], L_0x7f9b614bfdb0, L_0x10c09e0e0;
S_0x7f9b614afd90 .scope module, "MEM_WB" "MEM_WB" 3 304, 15 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "stall_i"
    .port_info 2 /INPUT 32 "ALUout_i"
    .port_info 3 /INPUT 32 "MemoryDataRead_i"
    .port_info 4 /INPUT 5 "RegistersRD_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /INPUT 1 "MemtoReg_i"
    .port_info 7 /OUTPUT 32 "ALUout_o"
    .port_info 8 /OUTPUT 32 "MemoryDataRead_o"
    .port_info 9 /OUTPUT 5 "RegistersRD_o"
    .port_info 10 /OUTPUT 1 "RegWrite_o"
    .port_info 11 /OUTPUT 1 "MemtoReg_o"
v0x7f9b614b00c0_0 .net "ALUout_i", 31 0, v0x7f9b614aa6f0_0;  alias, 1 drivers
v0x7f9b614b0180_0 .var "ALUout_o", 31 0;
v0x7f9b614b0220_0 .net "MemoryDataRead_i", 31 0, L_0x7f9b614c1e70;  1 drivers
v0x7f9b614b02e0_0 .var "MemoryDataRead_o", 31 0;
v0x7f9b614b0390_0 .net "MemtoReg_i", 0 0, v0x7f9b614aac70_0;  1 drivers
v0x7f9b614b0460_0 .var "MemtoReg_o", 0 0;
o0x10c06e468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9b614b04f0_0 .net "PC_i", 31 0, o0x10c06e468;  0 drivers
o0x10c06e498 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9b614b05a0_0 .net "PC_o", 31 0, o0x10c06e498;  0 drivers
v0x7f9b614b0650_0 .net "RegWrite_i", 0 0, v0x7f9b614ab040_0;  alias, 1 drivers
v0x7f9b614b0760_0 .var "RegWrite_o", 0 0;
v0x7f9b614b07f0_0 .net "RegistersRD_i", 4 0, v0x7f9b614ab270_0;  alias, 1 drivers
v0x7f9b614b08c0_0 .var "RegistersRD_o", 4 0;
v0x7f9b614b0960_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
v0x7f9b614b09f0_0 .net "stall_i", 0 0, L_0x7f9b614c1d60;  alias, 1 drivers
S_0x7f9b614b0b90 .scope module, "MUX1" "MUX32" 3 142, 16 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7f9b614b0dc0_0 .net "data1_i", 31 0, L_0x7f9b614bf770;  alias, 1 drivers
v0x7f9b614b0eb0_0 .net "data2_i", 31 0, L_0x7f9b614bf970;  alias, 1 drivers
v0x7f9b614b0f50_0 .var "data_o", 31 0;
v0x7f9b614b1000_0 .net "select_i", 0 0, L_0x7f9b614bf530;  alias, 1 drivers
E_0x7f9b614b0d60 .event edge, v0x7f9b614b1000_0, v0x7f9b614a8f90_0, v0x7f9b614a9410_0;
S_0x7f9b614b1100 .scope module, "MUX2" "MUX32" 3 149, 16 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7f9b614b1370_0 .net "data1_i", 31 0, v0x7f9b614b0f50_0;  alias, 1 drivers
v0x7f9b614b1440_0 .net "data2_i", 31 0, L_0x7f9b614c4890;  1 drivers
v0x7f9b614b14e0_0 .var "data_o", 31 0;
v0x7f9b614b15a0_0 .net "select_i", 0 0, v0x7f9b614a9b40_0;  alias, 1 drivers
E_0x7f9b614b1310 .event edge, v0x7f9b614a9b40_0, v0x7f9b614b1440_0, v0x7f9b614b0f50_0;
S_0x7f9b614b16a0 .scope module, "MUX3" "MUX5" 3 156, 17 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7f9b614b1910_0 .net "data1_i", 4 0, v0x7f9b614ae600_0;  alias, 1 drivers
v0x7f9b614b19c0_0 .net "data2_i", 4 0, v0x7f9b614ae3a0_0;  1 drivers
v0x7f9b614b1a80_0 .var "data_o", 4 0;
v0x7f9b614b1b50_0 .net "select_i", 0 0, v0x7f9b614ae020_0;  1 drivers
E_0x7f9b614b18b0 .event edge, v0x7f9b614ae020_0, v0x7f9b614ae3a0_0, v0x7f9b614ac630_0;
S_0x7f9b614b1c30 .scope module, "MUX4" "MUX32" 3 163, 16 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7f9b614b1fa0_0 .net "data1_i", 31 0, v0x7f9b614b3390_0;  alias, 1 drivers
v0x7f9b614b2070_0 .net "data2_i", 31 0, v0x7f9b614ae7b0_0;  alias, 1 drivers
v0x7f9b614b2100_0 .var "data_o", 31 0;
v0x7f9b614b2190_0 .net "select_i", 0 0, v0x7f9b614ad920_0;  1 drivers
E_0x7f9b614b1f40 .event edge, v0x7f9b614ad920_0, v0x7f9b614ae7b0_0, v0x7f9b614ab4e0_0;
S_0x7f9b614b2250 .scope module, "MUX5" "MUX32" 3 170, 16 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7f9b614b24c0_0 .net "data1_i", 31 0, v0x7f9b614b0180_0;  1 drivers
v0x7f9b614b2590_0 .net "data2_i", 31 0, v0x7f9b614b02e0_0;  1 drivers
v0x7f9b614b2640_0 .var "data_o", 31 0;
v0x7f9b614b26f0_0 .net "select_i", 0 0, v0x7f9b614b0460_0;  1 drivers
E_0x7f9b614b2460 .event edge, v0x7f9b614b0460_0, v0x7f9b614b02e0_0, v0x7f9b614b0180_0;
S_0x7f9b614b27f0 .scope module, "MUX6" "MUX3_32" 3 177, 18 2 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f9b614b2a90_0 .net "data1_i", 31 0, v0x7f9b614ae910_0;  1 drivers
v0x7f9b614b2b60_0 .net "data2_i", 31 0, v0x7f9b614b2640_0;  alias, 1 drivers
v0x7f9b614b2c10_0 .net "data3_i", 31 0, v0x7f9b614aa6f0_0;  alias, 1 drivers
v0x7f9b614b2d00_0 .var "data_o", 31 0;
v0x7f9b614b2d90_0 .net "select_i", 1 0, v0x7f9b614ac410_0;  1 drivers
E_0x7f9b614b2a50 .event edge, v0x7f9b614ac410_0, v0x7f9b614b2640_0, v0x7f9b614ae910_0;
S_0x7f9b614b2ed0 .scope module, "MUX7" "MUX3_32" 3 185, 18 2 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f9b614b3160_0 .net "data1_i", 31 0, v0x7f9b614aea70_0;  1 drivers
v0x7f9b614b3230_0 .net "data2_i", 31 0, v0x7f9b614b2640_0;  alias, 1 drivers
v0x7f9b614b3300_0 .net "data3_i", 31 0, v0x7f9b614aa6f0_0;  alias, 1 drivers
v0x7f9b614b3390_0 .var "data_o", 31 0;
v0x7f9b614b3470_0 .net "select_i", 1 0, v0x7f9b614ac4a0_0;  1 drivers
E_0x7f9b614b3100 .event edge, v0x7f9b614ac4a0_0, v0x7f9b614b2640_0, v0x7f9b614aea70_0;
S_0x7f9b614b35a0 .scope module, "PC" "PC" 3 91, 19 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "pcEnable_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /INPUT 1 "write_i"
    .port_info 7 /OUTPUT 32 "pc_o"
v0x7f9b614b3870_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
o0x10c06ed98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9b614b3990_0 .net "pcEnable_i", 0 0, o0x10c06ed98;  0 drivers
v0x7f9b614b3a30_0 .net "pc_i", 31 0, v0x7f9b614b14e0_0;  1 drivers
v0x7f9b614b3ac0_0 .var "pc_o", 31 0;
v0x7f9b614b3b90_0 .net "rst_i", 0 0, v0x7f9b614be970_0;  alias, 1 drivers
v0x7f9b614b3c60_0 .net "stall_i", 0 0, L_0x7f9b614c1d60;  alias, 1 drivers
v0x7f9b614b3d70_0 .net "start_i", 0 0, v0x7f9b614bea80_0;  alias, 1 drivers
v0x7f9b614b3e00_0 .net "write_i", 0 0, v0x7f9b614ad070_0;  1 drivers
E_0x7f9b614b29a0/0 .event negedge, v0x7f9b614b3b90_0;
E_0x7f9b614b29a0/1 .event posedge, v0x7f9b614ab440_0;
E_0x7f9b614b29a0 .event/or E_0x7f9b614b29a0/0, E_0x7f9b614b29a0/1;
S_0x7f9b614b3f00 .scope module, "Registers" "Registers" 3 107, 20 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7f9b614c0650 .functor AND 1, L_0x7f9b614c0220, L_0x7f9b614c0540, C4<1>, C4<1>;
L_0x7f9b614c07e0 .functor AND 1, L_0x7f9b614c0650, L_0x7f9b614c0740, C4<1>, C4<1>;
L_0x7f9b614c1170 .functor AND 1, L_0x7f9b614c0da0, L_0x7f9b614c10d0, C4<1>, C4<1>;
L_0x7f9b614c1060 .functor AND 1, L_0x7f9b614c1170, L_0x7f9b614c1260, C4<1>, C4<1>;
v0x7f9b614b4170_0 .net "RDaddr_i", 4 0, v0x7f9b614b08c0_0;  alias, 1 drivers
v0x7f9b614b4260_0 .net "RDdata_i", 31 0, v0x7f9b614b2640_0;  alias, 1 drivers
v0x7f9b614b4300_0 .net "RSaddr_i", 4 0, L_0x7f9b614c17b0;  1 drivers
v0x7f9b614b43a0_0 .net "RSdata_o", 31 0, L_0x7f9b614c0b10;  alias, 1 drivers
v0x7f9b614b4480_0 .net "RTaddr_i", 4 0, L_0x7f9b614c1850;  1 drivers
v0x7f9b614b4550_0 .net "RTdata_o", 31 0, L_0x7f9b614c1710;  alias, 1 drivers
v0x7f9b614b4630_0 .net "RegWrite_i", 0 0, v0x7f9b614b0760_0;  alias, 1 drivers
v0x7f9b614b4700_0 .net *"_s0", 31 0, L_0x7f9b614c00c0;  1 drivers
L_0x10c09e1b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b4790_0 .net *"_s10", 0 0, L_0x10c09e1b8;  1 drivers
v0x7f9b614b48a0_0 .net *"_s12", 0 0, L_0x7f9b614c0460;  1 drivers
v0x7f9b614b4930_0 .net/2u *"_s15", 0 0, L_0x7f9b614c0540;  1 drivers
v0x7f9b614b49c0_0 .net *"_s16", 0 0, L_0x7f9b614c0650;  1 drivers
v0x7f9b614b4a60_0 .net *"_s18", 0 0, L_0x7f9b614c0740;  1 drivers
v0x7f9b614b4b00_0 .net *"_s20", 0 0, L_0x7f9b614c07e0;  1 drivers
v0x7f9b614b4ba0_0 .net *"_s22", 31 0, L_0x7f9b614c08d0;  1 drivers
v0x7f9b614b4c50_0 .net *"_s24", 6 0, L_0x7f9b614c09b0;  1 drivers
L_0x10c09e200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b4d00_0 .net *"_s27", 1 0, L_0x10c09e200;  1 drivers
L_0x10c09e128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b4e90_0 .net *"_s3", 30 0, L_0x10c09e128;  1 drivers
v0x7f9b614b4f20_0 .net *"_s30", 31 0, L_0x7f9b614c0c40;  1 drivers
L_0x10c09e248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b4fd0_0 .net *"_s33", 30 0, L_0x10c09e248;  1 drivers
L_0x10c09e290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b5080_0 .net/2u *"_s34", 31 0, L_0x10c09e290;  1 drivers
v0x7f9b614b5130_0 .net *"_s36", 0 0, L_0x7f9b614c0da0;  1 drivers
v0x7f9b614b51d0_0 .net *"_s39", 0 0, L_0x7f9b614c0ee0;  1 drivers
L_0x10c09e170 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b5270_0 .net/2u *"_s4", 31 0, L_0x10c09e170;  1 drivers
L_0x10c09e2d8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b5320_0 .net *"_s40", 0 0, L_0x10c09e2d8;  1 drivers
v0x7f9b614b53d0_0 .net *"_s42", 0 0, L_0x7f9b614c0f80;  1 drivers
v0x7f9b614b5470_0 .net/2u *"_s45", 0 0, L_0x7f9b614c10d0;  1 drivers
v0x7f9b614b5510_0 .net *"_s46", 0 0, L_0x7f9b614c1170;  1 drivers
v0x7f9b614b55b0_0 .net *"_s48", 0 0, L_0x7f9b614c1260;  1 drivers
v0x7f9b614b5650_0 .net *"_s50", 0 0, L_0x7f9b614c1060;  1 drivers
v0x7f9b614b56f0_0 .net *"_s52", 31 0, L_0x7f9b614c1460;  1 drivers
v0x7f9b614b57a0_0 .net *"_s54", 6 0, L_0x7f9b614c1500;  1 drivers
L_0x10c09e320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b5850_0 .net *"_s57", 1 0, L_0x10c09e320;  1 drivers
v0x7f9b614b4db0_0 .net *"_s6", 0 0, L_0x7f9b614c0220;  1 drivers
v0x7f9b614b5ae0_0 .net *"_s9", 0 0, L_0x7f9b614c0340;  1 drivers
v0x7f9b614b5b70_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
v0x7f9b614b5c00 .array "register", 31 0, 31 0;
L_0x7f9b614c00c0 .concat [ 1 31 0 0], v0x7f9b614b0760_0, L_0x10c09e128;
L_0x7f9b614c0220 .cmp/eq 32, L_0x7f9b614c00c0, L_0x10c09e170;
L_0x7f9b614c0340 .reduce/xor v0x7f9b614b08c0_0;
L_0x7f9b614c0460 .cmp/eeq 1, L_0x7f9b614c0340, L_0x10c09e1b8;
L_0x7f9b614c0540 .reduce/nor L_0x7f9b614c0460;
L_0x7f9b614c0740 .cmp/eq 5, L_0x7f9b614c17b0, v0x7f9b614b08c0_0;
L_0x7f9b614c08d0 .array/port v0x7f9b614b5c00, L_0x7f9b614c09b0;
L_0x7f9b614c09b0 .concat [ 5 2 0 0], L_0x7f9b614c17b0, L_0x10c09e200;
L_0x7f9b614c0b10 .functor MUXZ 32, L_0x7f9b614c08d0, v0x7f9b614b2640_0, L_0x7f9b614c07e0, C4<>;
L_0x7f9b614c0c40 .concat [ 1 31 0 0], v0x7f9b614b0760_0, L_0x10c09e248;
L_0x7f9b614c0da0 .cmp/eq 32, L_0x7f9b614c0c40, L_0x10c09e290;
L_0x7f9b614c0ee0 .reduce/xor v0x7f9b614b08c0_0;
L_0x7f9b614c0f80 .cmp/eeq 1, L_0x7f9b614c0ee0, L_0x10c09e2d8;
L_0x7f9b614c10d0 .reduce/nor L_0x7f9b614c0f80;
L_0x7f9b614c1260 .cmp/eq 5, L_0x7f9b614c1850, v0x7f9b614b08c0_0;
L_0x7f9b614c1460 .array/port v0x7f9b614b5c00, L_0x7f9b614c1500;
L_0x7f9b614c1500 .concat [ 5 2 0 0], L_0x7f9b614c1850, L_0x10c09e320;
L_0x7f9b614c1710 .functor MUXZ 32, L_0x7f9b614c1460, v0x7f9b614b2640_0, L_0x7f9b614c1060, C4<>;
S_0x7f9b614b5d30 .scope module, "Shift26" "Shift26" 3 198, 21 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
v0x7f9b614b5ec0_0 .net *"_s0", 27 0, L_0x7f9b614c4310;  1 drivers
L_0x10c09e758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b5f60_0 .net *"_s3", 1 0, L_0x10c09e758;  1 drivers
v0x7f9b614b6000_0 .net *"_s6", 25 0, L_0x7f9b614c4430;  1 drivers
L_0x10c09e7a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b6090_0 .net *"_s8", 1 0, L_0x10c09e7a0;  1 drivers
v0x7f9b614b6140_0 .net "data_i", 25 0, L_0x7f9b614c4690;  1 drivers
v0x7f9b614b6230_0 .net "data_o", 27 0, L_0x7f9b614c4510;  1 drivers
L_0x7f9b614c4310 .concat [ 26 2 0 0], L_0x7f9b614c4690, L_0x10c09e758;
L_0x7f9b614c4430 .part L_0x7f9b614c4310, 0, 26;
L_0x7f9b614c4510 .concat [ 2 26 0 0], L_0x10c09e7a0, L_0x7f9b614c4430;
S_0x7f9b614b6310 .scope module, "Shift32" "Shift32" 3 193, 22 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7f9b614b64f0_0 .net *"_s2", 29 0, L_0x7f9b614c4110;  1 drivers
L_0x10c09e710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b6590_0 .net *"_s4", 1 0, L_0x10c09e710;  1 drivers
v0x7f9b614b6640_0 .net "data_i", 31 0, L_0x7f9b614c4a90;  alias, 1 drivers
v0x7f9b614b6710_0 .net "data_o", 31 0, L_0x7f9b614c4230;  alias, 1 drivers
L_0x7f9b614c4110 .part L_0x7f9b614c4a90, 0, 30;
L_0x7f9b614c4230 .concat [ 2 30 0 0], L_0x10c09e710, L_0x7f9b614c4110;
S_0x7f9b614b67e0 .scope module, "Sign_Extend" "Sign_Extend" 3 209, 23 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x7f9b614c4a20 .functor BUFZ 16, L_0x7f9b614c4de0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9b614b69c0_0 .net *"_s3", 15 0, L_0x7f9b614c4a20;  1 drivers
v0x7f9b614b6a80_0 .net *"_s8", 0 0, L_0x7f9b614c4b70;  1 drivers
v0x7f9b614b6b30_0 .net *"_s9", 15 0, L_0x7f9b614c4c70;  1 drivers
v0x7f9b614b6bf0_0 .net "data_i", 15 0, L_0x7f9b614c4de0;  1 drivers
v0x7f9b614b6ca0_0 .net "data_o", 31 0, L_0x7f9b614c4a90;  alias, 1 drivers
L_0x7f9b614c4a90 .concat8 [ 16 16 0 0], L_0x7f9b614c4a20, L_0x7f9b614c4c70;
L_0x7f9b614c4b70 .part L_0x7f9b614c4de0, 15, 1;
LS_0x7f9b614c4c70_0_0 .concat [ 1 1 1 1], L_0x7f9b614c4b70, L_0x7f9b614c4b70, L_0x7f9b614c4b70, L_0x7f9b614c4b70;
LS_0x7f9b614c4c70_0_4 .concat [ 1 1 1 1], L_0x7f9b614c4b70, L_0x7f9b614c4b70, L_0x7f9b614c4b70, L_0x7f9b614c4b70;
LS_0x7f9b614c4c70_0_8 .concat [ 1 1 1 1], L_0x7f9b614c4b70, L_0x7f9b614c4b70, L_0x7f9b614c4b70, L_0x7f9b614c4b70;
LS_0x7f9b614c4c70_0_12 .concat [ 1 1 1 1], L_0x7f9b614c4b70, L_0x7f9b614c4b70, L_0x7f9b614c4b70, L_0x7f9b614c4b70;
L_0x7f9b614c4c70 .concat [ 4 4 4 4], LS_0x7f9b614c4c70_0_0, LS_0x7f9b614c4c70_0_4, LS_0x7f9b614c4c70_0_8, LS_0x7f9b614c4c70_0_12;
S_0x7f9b614b6dd0 .scope module, "dcache" "dcache_top" 3 119, 24 2 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "p1_data_i"
    .port_info 9 /INPUT 32 "p1_addr_i"
    .port_info 10 /INPUT 1 "p1_MemRead_i"
    .port_info 11 /INPUT 1 "p1_MemWrite_i"
    .port_info 12 /OUTPUT 32 "p1_data_o"
    .port_info 13 /OUTPUT 1 "p1_stall_o"
P_0x7f9b614b6f80 .param/l "STATE_IDLE" 0 24 69, C4<000>;
P_0x7f9b614b6fc0 .param/l "STATE_MISS" 0 24 73, C4<100>;
P_0x7f9b614b7000 .param/l "STATE_READMISS" 0 24 70, C4<001>;
P_0x7f9b614b7040 .param/l "STATE_READMISSOK" 0 24 71, C4<010>;
P_0x7f9b614b7080 .param/l "STATE_WRITEBACK" 0 24 72, C4<011>;
L_0x7f9b614c1970 .functor OR 1, v0x7f9b614aa980_0, v0x7f9b614aaac0_0, C4<0>, C4<0>;
L_0x7f9b614ba7e0 .functor NOT 1, L_0x7f9b614c3400, C4<0>, C4<0>, C4<0>;
L_0x7f9b614c1d60 .functor AND 1, L_0x7f9b614ba7e0, L_0x7f9b614c1970, C4<1>, C4<1>;
L_0x7f9b614c1e70 .functor BUFZ 32, v0x7f9b614ba860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9b614c21f0 .functor BUFZ 5, L_0x7f9b614c1ac0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f9b614c2290 .functor BUFZ 1, L_0x7f9b614c1970, C4<0>, C4<0>, C4<0>;
L_0x7f9b614c2300 .functor OR 1, v0x7f9b614b9d50_0, L_0x7f9b614c2dd0, C4<0>, C4<0>;
L_0x7f9b614c2730 .functor BUFZ 1, v0x7f9b614ba3c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9b614c2bf0 .functor BUFZ 256, L_0x7f9b614c3fb0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f9b614c2ce0 .functor BUFZ 1, v0x7f9b614ba4e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9b614c2dd0 .functor AND 1, L_0x7f9b614c3400, v0x7f9b614aaac0_0, C4<1>, C4<1>;
L_0x7f9b614c2ea0 .functor BUFZ 1, L_0x7f9b614c2dd0, C4<0>, C4<0>, C4<0>;
L_0x7f9b614c32e0 .functor AND 1, L_0x7f9b614c2f10, L_0x7f9b614c3240, C4<1>, C4<1>;
L_0x7f9b614c35a0 .functor BUFZ 256, L_0x7f9b614c3fb0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x10c09e368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b89e0_0 .net/2u *"_s26", 0 0, L_0x10c09e368;  1 drivers
L_0x10c09e3b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b8aa0_0 .net/2u *"_s34", 4 0, L_0x10c09e3b0;  1 drivers
v0x7f9b614b8b40_0 .net *"_s36", 31 0, L_0x7f9b614c2820;  1 drivers
L_0x10c09e3f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b8be0_0 .net/2u *"_s38", 4 0, L_0x10c09e3f8;  1 drivers
v0x7f9b614b8c90_0 .net *"_s40", 31 0, L_0x7f9b614c2910;  1 drivers
v0x7f9b614b8d80_0 .net *"_s52", 0 0, L_0x7f9b614c2f10;  1 drivers
v0x7f9b614b8e20_0 .net *"_s54", 31 0, L_0x7f9b614c3030;  1 drivers
L_0x10c09e440 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b8ed0_0 .net *"_s57", 30 0, L_0x10c09e440;  1 drivers
L_0x10c09e488 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b8f80_0 .net/2u *"_s58", 31 0, L_0x10c09e488;  1 drivers
v0x7f9b614b9090_0 .net *"_s60", 0 0, L_0x7f9b614c3240;  1 drivers
v0x7f9b614b9130_0 .net *"_s62", 0 0, L_0x7f9b614c32e0;  1 drivers
L_0x10c09e4d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b91d0_0 .net/2u *"_s64", 0 0, L_0x10c09e4d0;  1 drivers
L_0x10c09e518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b9280_0 .net/2u *"_s66", 0 0, L_0x10c09e518;  1 drivers
L_0x10c09e560 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b9330_0 .net/2u *"_s72", 26 0, L_0x10c09e560;  1 drivers
v0x7f9b614b93e0_0 .net *"_s74", 31 0, L_0x7f9b614c3610;  1 drivers
v0x7f9b614b9490_0 .net *"_s78", 28 0, L_0x7f9b614c3730;  1 drivers
v0x7f9b614b9540_0 .net *"_s8", 0 0, L_0x7f9b614ba7e0;  1 drivers
L_0x10c09e5a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b96d0_0 .net *"_s80", 2 0, L_0x10c09e5a8;  1 drivers
v0x7f9b614b9760_0 .net "actual_offset", 31 0, L_0x7f9b614c38a0;  1 drivers
v0x7f9b614b9810_0 .var "bin_value", 255 0;
v0x7f9b614b98c0_0 .var "bin_window", 255 0;
v0x7f9b614b9970_0 .net "cache_dirty", 0 0, L_0x7f9b614c2ea0;  1 drivers
v0x7f9b614b9a10_0 .net "cache_sram_data", 255 0, L_0x7f9b614c2590;  1 drivers
v0x7f9b614b9ad0_0 .net "cache_sram_enable", 0 0, L_0x7f9b614c2290;  1 drivers
v0x7f9b614b9b60_0 .net "cache_sram_index", 4 0, L_0x7f9b614c21f0;  1 drivers
v0x7f9b614b9bf0_0 .net "cache_sram_tag", 23 0, L_0x7f9b614c23f0;  1 drivers
v0x7f9b614b9c80_0 .net "cache_sram_write", 0 0, L_0x7f9b614c2300;  1 drivers
v0x7f9b614b9d50_0 .var "cache_we", 0 0;
v0x7f9b614b9de0_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
v0x7f9b614b9f70_0 .net "hit", 0 0, L_0x7f9b614c3400;  1 drivers
v0x7f9b614ba000_0 .net "mem_ack_i", 0 0, L_0x7f9b614c5620;  alias, 1 drivers
v0x7f9b614ba090_0 .net "mem_addr_o", 31 0, L_0x7f9b614c2a70;  alias, 1 drivers
v0x7f9b614ba130_0 .net "mem_data_i", 255 0, v0x7f9b614be240_0;  alias, 1 drivers
v0x7f9b614b95f0_0 .net "mem_data_o", 255 0, L_0x7f9b614c2bf0;  alias, 1 drivers
v0x7f9b614ba3c0_0 .var "mem_enable", 0 0;
v0x7f9b614ba450_0 .net "mem_enable_o", 0 0, L_0x7f9b614c2730;  alias, 1 drivers
v0x7f9b614ba4e0_0 .var "mem_write", 0 0;
v0x7f9b614ba570_0 .net "mem_write_o", 0 0, L_0x7f9b614c2ce0;  alias, 1 drivers
v0x7f9b614ba610_0 .net "p1_MemRead_i", 0 0, v0x7f9b614aa980_0;  1 drivers
v0x7f9b614ba6c0_0 .net "p1_MemWrite_i", 0 0, v0x7f9b614aaac0_0;  1 drivers
v0x7f9b614ba750_0 .net "p1_addr_i", 31 0, v0x7f9b614aa6f0_0;  alias, 1 drivers
v0x7f9b614ba860_0 .var "p1_data", 31 0;
v0x7f9b614ba8f0_0 .net "p1_data_i", 31 0, v0x7f9b614ab590_0;  1 drivers
v0x7f9b614ba980_0 .net "p1_data_o", 31 0, L_0x7f9b614c1e70;  alias, 1 drivers
v0x7f9b614baa10_0 .net "p1_index", 4 0, L_0x7f9b614c1ac0;  1 drivers
v0x7f9b614baaa0_0 .net "p1_offset", 4 0, L_0x7f9b614c1a20;  1 drivers
v0x7f9b614bab30_0 .net "p1_req", 0 0, L_0x7f9b614c1970;  1 drivers
v0x7f9b614babc0_0 .net "p1_stall_o", 0 0, L_0x7f9b614c1d60;  alias, 1 drivers
v0x7f9b614bac50_0 .net "p1_tag", 21 0, L_0x7f9b614c1b60;  1 drivers
v0x7f9b614bad00_0 .net "r_hit_data", 255 0, L_0x7f9b614c35a0;  1 drivers
v0x7f9b614badb0_0 .net "rst_i", 0 0, v0x7f9b614be970_0;  alias, 1 drivers
v0x7f9b614bae60_0 .net "sram_cache_data", 255 0, L_0x7f9b614c3fb0;  1 drivers
v0x7f9b614baf10_0 .net "sram_cache_tag", 23 0, L_0x7f9b614c3b40;  1 drivers
v0x7f9b614bafc0_0 .net "sram_dirty", 0 0, L_0x7f9b614c2000;  1 drivers
v0x7f9b614bb050_0 .net "sram_tag", 21 0, L_0x7f9b614c20d0;  1 drivers
v0x7f9b614bb100_0 .net "sram_valid", 0 0, L_0x7f9b614c1f20;  1 drivers
v0x7f9b614bb1a0_0 .var "state", 2 0;
v0x7f9b614bb250_0 .var "temp_read", 255 0;
v0x7f9b614bb300_0 .var "temp_write", 255 0;
v0x7f9b614bb3b0_0 .var "w_hit_data", 255 0;
v0x7f9b614bb460_0 .var "write_back", 0 0;
v0x7f9b614bb500_0 .net "write_hit", 0 0, L_0x7f9b614c2dd0;  1 drivers
E_0x7f9b614b73f0 .event edge, v0x7f9b614ab590_0, v0x7f9b614bad00_0, v0x7f9b614baaa0_0;
E_0x7f9b614b7440 .event edge, v0x7f9b614bad00_0, v0x7f9b614baaa0_0;
L_0x7f9b614c1a20 .part v0x7f9b614aa6f0_0, 0, 5;
L_0x7f9b614c1ac0 .part v0x7f9b614aa6f0_0, 5, 5;
L_0x7f9b614c1b60 .part v0x7f9b614aa6f0_0, 10, 22;
L_0x7f9b614c1f20 .part L_0x7f9b614c3b40, 23, 1;
L_0x7f9b614c2000 .part L_0x7f9b614c3b40, 22, 1;
L_0x7f9b614c20d0 .part L_0x7f9b614c3b40, 0, 22;
L_0x7f9b614c23f0 .concat [ 22 1 1 0], L_0x7f9b614c1b60, L_0x7f9b614c2ea0, L_0x10c09e368;
L_0x7f9b614c2590 .functor MUXZ 256, v0x7f9b614be240_0, v0x7f9b614bb3b0_0, L_0x7f9b614c3400, C4<>;
L_0x7f9b614c2820 .concat [ 5 5 22 0], L_0x10c09e3b0, L_0x7f9b614c1ac0, L_0x7f9b614c20d0;
L_0x7f9b614c2910 .concat [ 5 5 22 0], L_0x10c09e3f8, L_0x7f9b614c1ac0, L_0x7f9b614c1b60;
L_0x7f9b614c2a70 .functor MUXZ 32, L_0x7f9b614c2910, L_0x7f9b614c2820, v0x7f9b614bb460_0, C4<>;
L_0x7f9b614c2f10 .cmp/eq 22, L_0x7f9b614c1b60, L_0x7f9b614c20d0;
L_0x7f9b614c3030 .concat [ 1 31 0 0], L_0x7f9b614c1f20, L_0x10c09e440;
L_0x7f9b614c3240 .cmp/eq 32, L_0x7f9b614c3030, L_0x10c09e488;
L_0x7f9b614c3400 .functor MUXZ 1, L_0x10c09e518, L_0x10c09e4d0, L_0x7f9b614c32e0, C4<>;
L_0x7f9b614c3610 .concat [ 5 27 0 0], L_0x7f9b614c1a20, L_0x10c09e560;
L_0x7f9b614c3730 .part L_0x7f9b614c3610, 0, 29;
L_0x7f9b614c38a0 .concat [ 3 29 0 0], L_0x10c09e5a8, L_0x7f9b614c3730;
S_0x7f9b614b7480 .scope module, "dcache_data_sram" "dcache_data_sram" 24 230, 25 1 0, S_0x7f9b614b6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 256 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 256 "data_o"
v0x7f9b614b7700_0 .net *"_s0", 255 0, L_0x7f9b614c3cc0;  1 drivers
v0x7f9b614b77c0_0 .net *"_s2", 6 0, L_0x7f9b614c3d60;  1 drivers
L_0x10c09e680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b7870_0 .net *"_s5", 1 0, L_0x10c09e680;  1 drivers
L_0x10c09e6c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b7930_0 .net/2u *"_s6", 255 0, L_0x10c09e6c8;  1 drivers
v0x7f9b614b79e0_0 .net "addr_i", 4 0, L_0x7f9b614c21f0;  alias, 1 drivers
v0x7f9b614b7ad0_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
v0x7f9b614b7b60_0 .net "data_i", 255 0, L_0x7f9b614c2590;  alias, 1 drivers
v0x7f9b614b7c10_0 .net "data_o", 255 0, L_0x7f9b614c3fb0;  alias, 1 drivers
v0x7f9b614b7cc0_0 .net "enable_i", 0 0, L_0x7f9b614c2290;  alias, 1 drivers
v0x7f9b614b7dd0 .array "memory", 31 0, 255 0;
v0x7f9b614b7e60_0 .net "write_i", 0 0, L_0x7f9b614c2300;  alias, 1 drivers
L_0x7f9b614c3cc0 .array/port v0x7f9b614b7dd0, L_0x7f9b614c3d60;
L_0x7f9b614c3d60 .concat [ 5 2 0 0], L_0x7f9b614c21f0, L_0x10c09e680;
L_0x7f9b614c3fb0 .functor MUXZ 256, L_0x10c09e6c8, L_0x7f9b614c3cc0, L_0x7f9b614c2290, C4<>;
S_0x7f9b614b7f90 .scope module, "dcache_tag_sram" "dcache_tag_sram" 24 217, 26 1 0, S_0x7f9b614b6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 24 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 24 "data_o"
v0x7f9b614b81d0_0 .net *"_s0", 23 0, L_0x7f9b614c3940;  1 drivers
v0x7f9b614b8260_0 .net *"_s2", 6 0, L_0x7f9b614c39e0;  1 drivers
L_0x10c09e5f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b8300_0 .net *"_s5", 1 0, L_0x10c09e5f0;  1 drivers
L_0x10c09e638 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614b83c0_0 .net/2u *"_s6", 23 0, L_0x10c09e638;  1 drivers
v0x7f9b614b8470_0 .net "addr_i", 4 0, L_0x7f9b614c21f0;  alias, 1 drivers
v0x7f9b614b8550_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
v0x7f9b614b85e0_0 .net "data_i", 23 0, L_0x7f9b614c23f0;  alias, 1 drivers
v0x7f9b614b8680_0 .net "data_o", 23 0, L_0x7f9b614c3b40;  alias, 1 drivers
v0x7f9b614b8730_0 .net "enable_i", 0 0, L_0x7f9b614c2290;  alias, 1 drivers
v0x7f9b614b8860 .array "memory", 31 0, 23 0;
v0x7f9b614b88f0_0 .net "write_i", 0 0, L_0x7f9b614c2300;  alias, 1 drivers
L_0x7f9b614c3940 .array/port v0x7f9b614b8860, L_0x7f9b614c39e0;
L_0x7f9b614c39e0 .concat [ 5 2 0 0], L_0x7f9b614c21f0, L_0x10c09e5f0;
L_0x7f9b614c3b40 .functor MUXZ 24, L_0x10c09e638, L_0x7f9b614c3940, L_0x7f9b614c2290, C4<>;
S_0x7f9b614bb6f0 .scope module, "jump" "Jump" 3 203, 27 1 0, S_0x7f9b61486b30;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
L_0x7f9b614c4970 .functor BUFZ 28, L_0x7f9b614c4510, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>;
v0x7f9b614bb910_0 .net *"_s3", 3 0, L_0x7f9b614c4770;  1 drivers
v0x7f9b614bb9d0_0 .net *"_s8", 27 0, L_0x7f9b614c4970;  1 drivers
v0x7f9b614bba70_0 .net "data1_i", 27 0, L_0x7f9b614c4510;  alias, 1 drivers
v0x7f9b614bbb00_0 .net "data2_i", 31 0, v0x7f9b614b0f50_0;  alias, 1 drivers
v0x7f9b614bbbd0_0 .net "data_o", 31 0, L_0x7f9b614c4890;  alias, 1 drivers
L_0x7f9b614c4770 .part v0x7f9b614b0f50_0, 28, 4;
L_0x7f9b614c4890 .concat8 [ 28 4 0 0], L_0x7f9b614c4970, L_0x7f9b614c4770;
S_0x7f9b614bd510 .scope module, "Data_Memory" "Data_Memory" 2 36, 28 1 0, S_0x7f9b61498210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "MemWrite_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x7f9b614bd670 .param/l "STATE_IDLE" 0 28 32, C4<0>;
P_0x7f9b614bd6b0 .param/l "STATE_WAIT" 0 28 33, C4<1>;
L_0x7f9b614c5620 .functor BUFZ 1, L_0x7f9b614c5c90, C4<0>, C4<0>, C4<0>;
L_0x7f9b614c5c90 .functor AND 1, L_0x7f9b614c5a20, L_0x7f9b614c5b40, C4<1>, C4<1>;
v0x7f9b614bd850_0 .net "MemWrite_i", 0 0, L_0x7f9b614c2ce0;  alias, 1 drivers
L_0x10c09e830 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f9b614bd920_0 .net/2u *"_s12", 1 0, L_0x10c09e830;  1 drivers
v0x7f9b614bd9c0_0 .net *"_s14", 0 0, L_0x7f9b614c5a20;  1 drivers
L_0x10c09e878 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7f9b614bda70_0 .net/2u *"_s16", 3 0, L_0x10c09e878;  1 drivers
v0x7f9b614bdb10_0 .net *"_s18", 0 0, L_0x7f9b614c5b40;  1 drivers
v0x7f9b614bdbf0_0 .net *"_s2", 31 0, L_0x7f9b614c57b0;  1 drivers
v0x7f9b614bdca0_0 .net *"_s4", 26 0, L_0x7f9b614c5710;  1 drivers
L_0x10c09e7e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f9b614bdd50_0 .net *"_s6", 4 0, L_0x10c09e7e8;  1 drivers
v0x7f9b614bde00_0 .net "ack", 0 0, L_0x7f9b614c5c90;  1 drivers
v0x7f9b614bdf10_0 .net "ack_o", 0 0, L_0x7f9b614c5620;  alias, 1 drivers
v0x7f9b614bdfa0_0 .net "addr", 26 0, L_0x7f9b614c58d0;  1 drivers
v0x7f9b614be040_0 .net "addr_i", 31 0, L_0x7f9b614c2a70;  alias, 1 drivers
v0x7f9b614be120_0 .net "clk_i", 0 0, v0x7f9b614be8e0_0;  alias, 1 drivers
v0x7f9b614be1b0_0 .var "count", 3 0;
v0x7f9b614be240_0 .var "data", 255 0;
v0x7f9b614be2f0_0 .net "data_i", 255 0, L_0x7f9b614c2bf0;  alias, 1 drivers
v0x7f9b614be3d0_0 .net "data_o", 255 0, v0x7f9b614be240_0;  alias, 1 drivers
v0x7f9b614be5a0_0 .net "enable_i", 0 0, L_0x7f9b614c2730;  alias, 1 drivers
v0x7f9b614be630 .array "memory", 511 0, 255 0;
v0x7f9b614be6c0_0 .net "rst_i", 0 0, v0x7f9b614be970_0;  alias, 1 drivers
v0x7f9b614be750_0 .var "state", 1 0;
v0x7f9b614be7e0_0 .var "write_reg", 0 0;
L_0x7f9b614c5710 .part L_0x7f9b614c2a70, 5, 27;
L_0x7f9b614c57b0 .concat [ 27 5 0 0], L_0x7f9b614c5710, L_0x10c09e7e8;
L_0x7f9b614c58d0 .part L_0x7f9b614c57b0, 0, 27;
L_0x7f9b614c5a20 .cmp/eq 2, v0x7f9b614be750_0, L_0x10c09e830;
L_0x7f9b614c5b40 .cmp/eq 4, v0x7f9b614be1b0_0, L_0x10c09e878;
    .scope S_0x7f9b614a9520;
T_0 ;
    %wait E_0x7f9b614a9880;
    %load/vec4 v0x7f9b614a9aa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9b614a98b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9a10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9b614a9e00_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9b40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f9b614a98b0_0, 0;
T_0.2 ;
    %load/vec4 v0x7f9b614a9e00_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9b614a98b0_0, 0;
T_0.4 ;
    %load/vec4 v0x7f9b614a9e00_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9b614a98b0_0, 0;
T_0.6 ;
    %load/vec4 v0x7f9b614a9e00_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9b614a98b0_0, 0;
T_0.8 ;
    %load/vec4 v0x7f9b614a9e00_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9b40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9b614a98b0_0, 0;
T_0.10 ;
    %load/vec4 v0x7f9b614a9e00_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a9a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a9b40_0, 0;
T_0.12 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9b614b35a0;
T_1 ;
    %wait E_0x7f9b614b29a0;
    %load/vec4 v0x7f9b614b3b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9b614b3ac0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9b614b3ac0_0;
    %assign/vec4 v0x7f9b614b3ac0_0, 0;
    %load/vec4 v0x7f9b614b3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f9b614b3e00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7f9b614b3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7f9b614b3a30_0;
    %assign/vec4 v0x7f9b614b3ac0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7f9b614b3ac0_0;
    %assign/vec4 v0x7f9b614b3ac0_0, 0;
T_1.7 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9b614b3f00;
T_2 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614b4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f9b614b4260_0;
    %load/vec4 v0x7f9b614b4170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9b614b5c00, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9b614b7f90;
T_3 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614b8730_0;
    %load/vec4 v0x7f9b614b88f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f9b614b85e0_0;
    %load/vec4 v0x7f9b614b8470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9b614b8860, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9b614b7480;
T_4 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614b7cc0_0;
    %load/vec4 v0x7f9b614b7e60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f9b614b7b60_0;
    %load/vec4 v0x7f9b614b79e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9b614b7dd0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9b614b6dd0;
T_5 ;
    %wait E_0x7f9b614b7440;
    %load/vec4 v0x7f9b614bad00_0;
    %ix/getv 4, v0x7f9b614b9760_0;
    %shiftr 4;
    %store/vec4 v0x7f9b614bb250_0, 0, 256;
    %load/vec4 v0x7f9b614bad00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f9b614ba860_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9b614b6dd0;
T_6 ;
    %wait E_0x7f9b614b73f0;
    %pushi/vec4 4294967295, 0, 256;
    %ix/getv 4, v0x7f9b614b9760_0;
    %shiftl 4;
    %inv;
    %store/vec4 v0x7f9b614b98c0_0, 0, 256;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x7f9b614ba8f0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7f9b614b9760_0;
    %shiftl 4;
    %store/vec4 v0x7f9b614b9810_0, 0, 256;
    %load/vec4 v0x7f9b614bad00_0;
    %load/vec4 v0x7f9b614b98c0_0;
    %and;
    %store/vec4 v0x7f9b614bb300_0, 0, 256;
    %load/vec4 v0x7f9b614bb300_0;
    %load/vec4 v0x7f9b614b9810_0;
    %or;
    %store/vec4 v0x7f9b614bb3b0_0, 0, 256;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9b614b6dd0;
T_7 ;
    %wait E_0x7f9b614b29a0;
    %load/vec4 v0x7f9b614badb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614ba3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614ba4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614b9d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614bb460_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9b614bb1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7f9b614bab30_0;
    %load/vec4 v0x7f9b614b9f70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
T_7.9 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7f9b614bafc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614ba3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614ba4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614bb460_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614b9d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614ba3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614ba4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614bb460_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
T_7.11 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7f9b614ba000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614b9d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614ba3c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
T_7.13 ;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614b9d50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x7f9b614ba000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614bb460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614ba4e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9b614bb1a0_0, 0;
T_7.15 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9b614b0b90;
T_8 ;
    %wait E_0x7f9b614b0d60;
    %load/vec4 v0x7f9b614b1000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7f9b614b0eb0_0;
    %assign/vec4 v0x7f9b614b0f50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f9b614b0dc0_0;
    %assign/vec4 v0x7f9b614b0f50_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f9b614b1100;
T_9 ;
    %wait E_0x7f9b614b1310;
    %load/vec4 v0x7f9b614b15a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7f9b614b1440_0;
    %assign/vec4 v0x7f9b614b14e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f9b614b1370_0;
    %assign/vec4 v0x7f9b614b14e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f9b614b16a0;
T_10 ;
    %wait E_0x7f9b614b18b0;
    %load/vec4 v0x7f9b614b1b50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7f9b614b1910_0;
    %assign/vec4 v0x7f9b614b1a80_0, 0;
T_10.0 ;
    %load/vec4 v0x7f9b614b1b50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7f9b614b19c0_0;
    %assign/vec4 v0x7f9b614b1a80_0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9b614b1c30;
T_11 ;
    %wait E_0x7f9b614b1f40;
    %load/vec4 v0x7f9b614b2190_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7f9b614b2070_0;
    %assign/vec4 v0x7f9b614b2100_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f9b614b1fa0_0;
    %assign/vec4 v0x7f9b614b2100_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f9b614b2250;
T_12 ;
    %wait E_0x7f9b614b2460;
    %load/vec4 v0x7f9b614b26f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7f9b614b2590_0;
    %assign/vec4 v0x7f9b614b2640_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f9b614b24c0_0;
    %assign/vec4 v0x7f9b614b2640_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f9b614b27f0;
T_13 ;
    %wait E_0x7f9b614b2a50;
    %load/vec4 v0x7f9b614b2d90_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7f9b614b2a90_0;
    %assign/vec4 v0x7f9b614b2d00_0, 0;
T_13.0 ;
    %load/vec4 v0x7f9b614b2d90_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7f9b614b2b60_0;
    %assign/vec4 v0x7f9b614b2d00_0, 0;
T_13.2 ;
    %load/vec4 v0x7f9b614b2d90_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x7f9b614b2c10_0;
    %assign/vec4 v0x7f9b614b2d00_0, 0;
T_13.4 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f9b614b2ed0;
T_14 ;
    %wait E_0x7f9b614b3100;
    %load/vec4 v0x7f9b614b3470_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7f9b614b3160_0;
    %assign/vec4 v0x7f9b614b3390_0, 0;
T_14.0 ;
    %load/vec4 v0x7f9b614b3470_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7f9b614b3230_0;
    %assign/vec4 v0x7f9b614b3390_0, 0;
T_14.2 ;
    %load/vec4 v0x7f9b614b3470_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x7f9b614b3300_0;
    %assign/vec4 v0x7f9b614b3390_0, 0;
T_14.4 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f9b61485b90;
T_15 ;
    %wait E_0x7f9b614a2e40;
    %load/vec4 v0x7f9b61447820_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7f9b614a8490_0;
    %load/vec4 v0x7f9b614a8550_0;
    %add;
    %assign/vec4 v0x7f9b614a8600_0, 0;
T_15.0 ;
    %load/vec4 v0x7f9b61447820_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7f9b614a8490_0;
    %load/vec4 v0x7f9b614a8550_0;
    %sub;
    %assign/vec4 v0x7f9b614a8600_0, 0;
T_15.2 ;
    %load/vec4 v0x7f9b61447820_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x7f9b614a8490_0;
    %load/vec4 v0x7f9b614a8550_0;
    %or;
    %assign/vec4 v0x7f9b614a8600_0, 0;
T_15.4 ;
    %load/vec4 v0x7f9b61447820_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x7f9b614a8490_0;
    %load/vec4 v0x7f9b614a8550_0;
    %and;
    %assign/vec4 v0x7f9b614a8600_0, 0;
T_15.6 ;
    %load/vec4 v0x7f9b61447820_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x7f9b614a8490_0;
    %load/vec4 v0x7f9b614a8550_0;
    %mul;
    %assign/vec4 v0x7f9b614a8600_0, 0;
T_15.8 ;
    %load/vec4 v0x7f9b614a8600_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614a83f0_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614a83f0_0, 0;
T_15.11 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f9b614a8770;
T_16 ;
    %wait E_0x7f9b614a8970;
    %load/vec4 v0x7f9b614a8a60_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7f9b614a8b00_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9b614a89a0_0, 0;
T_16.2 ;
    %load/vec4 v0x7f9b614a8b00_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f9b614a89a0_0, 0;
T_16.4 ;
    %load/vec4 v0x7f9b614a8b00_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9b614a89a0_0, 0;
T_16.6 ;
    %load/vec4 v0x7f9b614a8b00_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_16.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9b614a89a0_0, 0;
T_16.8 ;
    %load/vec4 v0x7f9b614a8b00_0;
    %cmpi/e 24, 0, 6;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9b614a89a0_0, 0;
T_16.10 ;
T_16.0 ;
    %load/vec4 v0x7f9b614a8a60_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9b614a89a0_0, 0;
T_16.12 ;
    %load/vec4 v0x7f9b614a8a60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.14, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f9b614a89a0_0, 0;
T_16.14 ;
    %load/vec4 v0x7f9b614a8a60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9b614a89a0_0, 0;
T_16.16 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f9b614aee80;
T_17 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614af4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f9b614af5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x7f9b614af330_0;
    %assign/vec4 v0x7f9b614af400_0, 0;
    %load/vec4 v0x7f9b614ad370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9b614af2a0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x7f9b614af210_0;
    %assign/vec4 v0x7f9b614af2a0_0, 0;
T_17.5 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f9b614ad1c0;
T_18 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614aeb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f9b614ae850_0;
    %assign/vec4 v0x7f9b614ae910_0, 0;
    %load/vec4 v0x7f9b614ae9b0_0;
    %assign/vec4 v0x7f9b614aea70_0, 0;
    %load/vec4 v0x7f9b614ade50_0;
    %assign/vec4 v0x7f9b614adee0_0, 0;
    %load/vec4 v0x7f9b614adf70_0;
    %assign/vec4 v0x7f9b614ae020_0, 0;
    %load/vec4 v0x7f9b614ad730_0;
    %assign/vec4 v0x7f9b614ad7e0_0, 0;
    %load/vec4 v0x7f9b614ad870_0;
    %assign/vec4 v0x7f9b614ad920_0, 0;
    %load/vec4 v0x7f9b614ae0b0_0;
    %assign/vec4 v0x7f9b614ae160_0, 0;
    %load/vec4 v0x7f9b614adc90_0;
    %assign/vec4 v0x7f9b614addc0_0, 0;
    %load/vec4 v0x7f9b614adb50_0;
    %assign/vec4 v0x7f9b614adbe0_0, 0;
    %load/vec4 v0x7f9b614ad9b0_0;
    %assign/vec4 v0x7f9b614ada80_0, 0;
    %load/vec4 v0x7f9b614ae210_0;
    %assign/vec4 v0x7f9b614ae3a0_0, 0;
    %load/vec4 v0x7f9b614ae430_0;
    %assign/vec4 v0x7f9b614ae4c0_0, 0;
    %load/vec4 v0x7f9b614ae570_0;
    %assign/vec4 v0x7f9b614ae600_0, 0;
    %load/vec4 v0x7f9b614ae720_0;
    %assign/vec4 v0x7f9b614ae7b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9b614aa160;
T_19 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614ab640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f9b614aa620_0;
    %assign/vec4 v0x7f9b614aa6f0_0, 0;
    %load/vec4 v0x7f9b614ab300_0;
    %assign/vec4 v0x7f9b614ab3a0_0, 0;
    %load/vec4 v0x7f9b614aad00_0;
    %assign/vec4 v0x7f9b614aadb0_0, 0;
    %load/vec4 v0x7f9b614ab4e0_0;
    %assign/vec4 v0x7f9b614ab590_0, 0;
    %load/vec4 v0x7f9b614aa780_0;
    %assign/vec4 v0x7f9b614aa810_0, 0;
    %load/vec4 v0x7f9b614ab0e0_0;
    %assign/vec4 v0x7f9b614ab270_0, 0;
    %load/vec4 v0x7f9b614aafa0_0;
    %assign/vec4 v0x7f9b614ab040_0, 0;
    %load/vec4 v0x7f9b614aae60_0;
    %assign/vec4 v0x7f9b614aaf00_0, 0;
    %load/vec4 v0x7f9b614aab60_0;
    %assign/vec4 v0x7f9b614aac70_0, 0;
    %load/vec4 v0x7f9b614aaa20_0;
    %assign/vec4 v0x7f9b614aaac0_0, 0;
    %load/vec4 v0x7f9b614aa8a0_0;
    %assign/vec4 v0x7f9b614aa980_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f9b614afd90;
T_20 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614b09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f9b614b00c0_0;
    %assign/vec4 v0x7f9b614b0180_0, 0;
    %load/vec4 v0x7f9b614b0220_0;
    %assign/vec4 v0x7f9b614b02e0_0, 0;
    %load/vec4 v0x7f9b614b07f0_0;
    %assign/vec4 v0x7f9b614b08c0_0, 0;
    %load/vec4 v0x7f9b614b0650_0;
    %assign/vec4 v0x7f9b614b0760_0, 0;
    %load/vec4 v0x7f9b614b0390_0;
    %assign/vec4 v0x7f9b614b0460_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f9b614abe90;
T_21 ;
    %wait E_0x7f9b614ac170;
    %load/vec4 v0x7f9b614ac340_0;
    %load/vec4 v0x7f9b614ac2a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9b614ac2a0_0;
    %load/vec4 v0x7f9b614ac580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9b614ac410_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7f9b614ac790_0;
    %load/vec4 v0x7f9b614ac6e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9b614ac6e0_0;
    %load/vec4 v0x7f9b614ac580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9b614ac2a0_0;
    %load/vec4 v0x7f9b614ac580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9b614ac410_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9b614ac410_0, 0;
T_21.3 ;
T_21.1 ;
    %load/vec4 v0x7f9b614ac340_0;
    %load/vec4 v0x7f9b614ac2a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9b614ac2a0_0;
    %load/vec4 v0x7f9b614ac630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9b614ac4a0_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x7f9b614ac790_0;
    %load/vec4 v0x7f9b614ac6e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9b614ac6e0_0;
    %load/vec4 v0x7f9b614ac630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9b614ac2a0_0;
    %load/vec4 v0x7f9b614ac630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9b614ac4a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9b614ac4a0_0, 0;
T_21.7 ;
T_21.5 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7f9b614ac970;
T_22 ;
    %wait E_0x7f9b614ac530;
    %load/vec4 v0x7f9b614acce0_0;
    %load/vec4 v0x7f9b614acd90_0;
    %load/vec4 v0x7f9b614acef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b614acd90_0;
    %load/vec4 v0x7f9b614ace60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614acfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614ad070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614acc20_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614acfd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b614ad070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614acc20_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f9b614bd510;
T_23 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614be6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9b614be750_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7f9b614be750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %load/vec4 v0x7f9b614be750_0;
    %assign/vec4 v0x7f9b614be750_0, 0;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x7f9b614be5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9b614be750_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x7f9b614be750_0;
    %assign/vec4 v0x7f9b614be750_0, 0;
T_23.7 ;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v0x7f9b614be1b0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_23.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9b614be750_0, 0;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x7f9b614be750_0;
    %assign/vec4 v0x7f9b614be750_0, 0;
T_23.9 ;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f9b614bd510;
T_24 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614be6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b614be1b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7f9b614be750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b614be1b0_0, 0;
    %jmp T_24.5;
T_24.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b614be1b0_0, 0;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v0x7f9b614be1b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9b614be1b0_0, 0;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f9b614bd510;
T_25 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614be6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614be7e0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7f9b614be750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b614be7e0_0, 0;
    %jmp T_25.5;
T_25.2 ;
    %load/vec4 v0x7f9b614bd850_0;
    %assign/vec4 v0x7f9b614be7e0_0, 0;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v0x7f9b614be7e0_0;
    %assign/vec4 v0x7f9b614be7e0_0, 0;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f9b614bd510;
T_26 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614bde00_0;
    %load/vec4 v0x7f9b614be7e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %ix/getv 4, v0x7f9b614bdfa0_0;
    %load/vec4a v0x7f9b614be630, 4;
    %store/vec4 v0x7f9b614be240_0, 0, 256;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f9b614bd510;
T_27 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614bde00_0;
    %load/vec4 v0x7f9b614be7e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x7f9b614be2f0_0;
    %ix/getv 3, v0x7f9b614bdfa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9b614be630, 0, 4;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f9b61498210;
T_28 ;
    %delay 25, 0;
    %load/vec4 v0x7f9b614be8e0_0;
    %inv;
    %store/vec4 v0x7f9b614be8e0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f9b61498210;
T_29 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9b614beba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
T_29.0 ;
    %load/vec4 v0x7f9b614befc0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9b614befc0_0;
    %store/vec4a v0x7f9b614afcd0, 4, 0;
    %load/vec4 v0x7f9b614befc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x7f9b614befc0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7f9b614befc0_0;
    %store/vec4a v0x7f9b614be630, 4, 0;
    %load/vec4 v0x7f9b614befc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x7f9b614befc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.5, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x7f9b614befc0_0;
    %store/vec4a v0x7f9b614b8860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7f9b614befc0_0;
    %store/vec4a v0x7f9b614b7dd0, 4, 0;
    %load/vec4 v0x7f9b614befc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
T_29.6 ;
    %load/vec4 v0x7f9b614befc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9b614befc0_0;
    %store/vec4a v0x7f9b614b5c00, 4, 0;
    %load/vec4 v0x7f9b614befc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
    %vpi_call 2 73 "$readmemb", "instruction.txt", v0x7f9b614afcd0 {0 0 0};
    %vpi_func 2 76 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f9b614bf240_0, 0, 32;
    %vpi_func 2 77 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f9b614bf2f0_0, 0, 32;
    %pushi/vec4 5, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9b614be630, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b614be8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b614be970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b614bea80_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b614be970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b614bea80_0, 0, 1;
    %vpi_call 2 90 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 91 "$dumpvars" {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x7f9b61498210;
T_30 ;
    %wait E_0x7f9b614a9bd0;
    %load/vec4 v0x7f9b614beba0_0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 2 97 "$fdisplay", v0x7f9b614bf240_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x7f9b614befc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.3, 5;
    %ix/getv/s 4, v0x7f9b614befc0_0;
    %load/vec4a v0x7f9b614b8860, 4;
    %store/vec4 v0x7f9b614bf3a0_0, 0, 24;
    %load/vec4 v0x7f9b614befc0_0;
    %pad/s 5;
    %store/vec4 v0x7f9b614bf060_0, 0, 5;
    %load/vec4 v0x7f9b614bf3a0_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0x7f9b614bf060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9b614beb10_0, 0, 27;
    %ix/getv/s 4, v0x7f9b614befc0_0;
    %load/vec4a v0x7f9b614b7dd0, 4;
    %ix/getv 4, v0x7f9b614beb10_0;
    %store/vec4a v0x7f9b614be630, 4, 0;
    %load/vec4 v0x7f9b614befc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9b614befc0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
T_30.0 ;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v0x7f9b614beba0_0;
    %cmp/s;
    %jmp/0xz  T_30.4, 5;
    %vpi_call 2 106 "$stop" {0 0 0};
T_30.4 ;
    %vpi_call 2 109 "$fdisplay", v0x7f9b614bf240_0, "cycle = %d, Start = %b", v0x7f9b614beba0_0, v0x7f9b614bea80_0 {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7f9b614bf240_0, "PC = %d", v0x7f9b614b3ac0_0 {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7f9b614bf240_0, "Registers" {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7f9b614bf240_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0x7f9b614b5c00, 0>, &A<v0x7f9b614b5c00, 8>, &A<v0x7f9b614b5c00, 16>, &A<v0x7f9b614b5c00, 24> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7f9b614bf240_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0x7f9b614b5c00, 1>, &A<v0x7f9b614b5c00, 9>, &A<v0x7f9b614b5c00, 17>, &A<v0x7f9b614b5c00, 25> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7f9b614bf240_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0x7f9b614b5c00, 2>, &A<v0x7f9b614b5c00, 10>, &A<v0x7f9b614b5c00, 18>, &A<v0x7f9b614b5c00, 26> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7f9b614bf240_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0x7f9b614b5c00, 3>, &A<v0x7f9b614b5c00, 11>, &A<v0x7f9b614b5c00, 19>, &A<v0x7f9b614b5c00, 27> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x7f9b614bf240_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0x7f9b614b5c00, 4>, &A<v0x7f9b614b5c00, 12>, &A<v0x7f9b614b5c00, 20>, &A<v0x7f9b614b5c00, 28> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x7f9b614bf240_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0x7f9b614b5c00, 5>, &A<v0x7f9b614b5c00, 13>, &A<v0x7f9b614b5c00, 21>, &A<v0x7f9b614b5c00, 29> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x7f9b614bf240_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0x7f9b614b5c00, 6>, &A<v0x7f9b614b5c00, 14>, &A<v0x7f9b614b5c00, 22>, &A<v0x7f9b614b5c00, 30> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x7f9b614bf240_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0x7f9b614b5c00, 7>, &A<v0x7f9b614b5c00, 15>, &A<v0x7f9b614b5c00, 23>, &A<v0x7f9b614b5c00, 31> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7f9b614bf240_0, "Data Memory: 0x0000 = %h", &A<v0x7f9b614be630, 0> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7f9b614bf240_0, "Data Memory: 0x0020 = %h", &A<v0x7f9b614be630, 1> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7f9b614bf240_0, "Data Memory: 0x0040 = %h", &A<v0x7f9b614be630, 2> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7f9b614bf240_0, "Data Memory: 0x0060 = %h", &A<v0x7f9b614be630, 3> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7f9b614bf240_0, "Data Memory: 0x0080 = %h", &A<v0x7f9b614be630, 4> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7f9b614bf240_0, "Data Memory: 0x00A0 = %h", &A<v0x7f9b614be630, 5> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7f9b614bf240_0, "Data Memory: 0x00C0 = %h", &A<v0x7f9b614be630, 6> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x7f9b614bf240_0, "Data Memory: 0x00E0 = %h", &A<v0x7f9b614be630, 7> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x7f9b614bf240_0, "Data Memory: 0x0400 = %h", &A<v0x7f9b614be630, 32> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x7f9b614bf240_0, "\012" {0 0 0};
    %load/vec4 v0x7f9b614babc0_0;
    %load/vec4 v0x7f9b614bb1a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x7f9b614bafc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %load/vec4 v0x7f9b614ba6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %vpi_call 2 141 "$fdisplay", v0x7f9b614bf2f0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7f9b614beba0_0, v0x7f9b614ba750_0, v0x7f9b614ba8f0_0 {0 0 0};
    %jmp T_30.11;
T_30.10 ;
    %load/vec4 v0x7f9b614ba610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %vpi_call 2 143 "$fdisplay", v0x7f9b614bf2f0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7f9b614beba0_0, v0x7f9b614ba750_0, v0x7f9b614ba980_0 {0 0 0};
T_30.12 ;
T_30.11 ;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v0x7f9b614ba6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %vpi_call 2 147 "$fdisplay", v0x7f9b614bf2f0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7f9b614beba0_0, v0x7f9b614ba750_0, v0x7f9b614ba8f0_0 {0 0 0};
    %jmp T_30.15;
T_30.14 ;
    %load/vec4 v0x7f9b614ba610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %vpi_call 2 149 "$fdisplay", v0x7f9b614bf2f0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7f9b614beba0_0, v0x7f9b614ba750_0, v0x7f9b614ba980_0 {0 0 0};
T_30.16 ;
T_30.15 ;
T_30.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b614bef30_0, 0, 1;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x7f9b614babc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %load/vec4 v0x7f9b614bef30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %load/vec4 v0x7f9b614ba6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.22, 8;
    %vpi_call 2 156 "$fdisplay", v0x7f9b614bf2f0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7f9b614beba0_0, v0x7f9b614ba750_0, v0x7f9b614ba8f0_0 {0 0 0};
    %jmp T_30.23;
T_30.22 ;
    %load/vec4 v0x7f9b614ba610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %vpi_call 2 158 "$fdisplay", v0x7f9b614bf2f0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7f9b614beba0_0, v0x7f9b614ba750_0, v0x7f9b614ba980_0 {0 0 0};
T_30.24 ;
T_30.23 ;
T_30.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b614bef30_0, 0, 1;
T_30.18 ;
T_30.7 ;
    %load/vec4 v0x7f9b614beba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9b614beba0_0, 0, 32;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EX_MEM.v";
    "Equal.v";
    "Forward.v";
    "Hazard_Detection.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX3_32.v";
    "PC.v";
    "Registers.v";
    "Shift26.v";
    "Shift32.v";
    "Sign_Extend.v";
    "dcache_top.v";
    "dcache_data_sram.v";
    "dcache_tag_sram.v";
    "Jump.v";
    "Data_Memory.v";
