Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_0/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_0.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_0
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3890
Number of terminals:      128
Number of snets:          2
Number of nets:           1412

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 289.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 74821.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 13918.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 677.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 685.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1170 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 283 unique inst patterns.
[INFO DRT-0084]   Complete 1241 groups.
#scanned instances     = 3890
#unique  instances     = 289
#stdCellGenAp          = 9544
#stdCellValidPlanarAp  = 399
#stdCellValidViaAp     = 6871
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4708
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:04, memory = 135.17 (MB), peak = 135.17 (MB)

Number of guides:     14641

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4739.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4378.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2438.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 130.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 16.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7193 vertical wires in 1 frboxes and 4508 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 542 vertical wires in 1 frboxes and 1395 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 150.95 (MB), peak = 165.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 151.78 (MB), peak = 165.00 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 198.34 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 263.80 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 275.47 (MB).
    Completing 40% with 238 violations.
    elapsed time = 00:00:01, memory = 296.39 (MB).
    Completing 50% with 238 violations.
    elapsed time = 00:00:02, memory = 320.95 (MB).
    Completing 60% with 444 violations.
    elapsed time = 00:00:02, memory = 323.59 (MB).
    Completing 70% with 444 violations.
    elapsed time = 00:00:02, memory = 338.17 (MB).
    Completing 80% with 444 violations.
    elapsed time = 00:00:03, memory = 345.00 (MB).
    Completing 90% with 658 violations.
    elapsed time = 00:00:03, memory = 377.12 (MB).
    Completing 100% with 805 violations.
    elapsed time = 00:00:04, memory = 377.80 (MB).
[INFO DRT-0199]   Number of violations = 1253.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       12    168     38     11
Min Hole             0      4      0      0
Recheck              0    318    118     12
Short                0    508     64      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:04, memory = 397.22 (MB), peak = 628.47 (MB)
Total wire length = 77114 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36902 um.
Total wire length on LAYER met2 = 36406 um.
Total wire length on LAYER met3 = 2786 um.
Total wire length on LAYER met4 = 1018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12965.
Up-via summary (total 12965):.

------------------------
 FR_MASTERSLICE        0
            li1     5717
           met1     7035
           met2      184
           met3       29
           met4        0
------------------------
                   12965


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1253 violations.
    elapsed time = 00:00:00, memory = 409.67 (MB).
    Completing 20% with 1253 violations.
    elapsed time = 00:00:00, memory = 410.88 (MB).
    Completing 30% with 1253 violations.
    elapsed time = 00:00:00, memory = 414.83 (MB).
    Completing 40% with 975 violations.
    elapsed time = 00:00:01, memory = 426.59 (MB).
    Completing 50% with 975 violations.
    elapsed time = 00:00:01, memory = 431.28 (MB).
    Completing 60% with 682 violations.
    elapsed time = 00:00:01, memory = 431.20 (MB).
    Completing 70% with 682 violations.
    elapsed time = 00:00:01, memory = 431.38 (MB).
    Completing 80% with 682 violations.
    elapsed time = 00:00:02, memory = 431.89 (MB).
    Completing 90% with 508 violations.
    elapsed time = 00:00:03, memory = 432.16 (MB).
    Completing 100% with 312 violations.
    elapsed time = 00:00:03, memory = 432.20 (MB).
[INFO DRT-0199]   Number of violations = 319.
Viol/Layer        met1   met2   met3
Metal Spacing       45     29      2
Min Hole             1      0      0
Recheck              6      1      0
Short              223     12      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:03, memory = 451.77 (MB), peak = 684.16 (MB)
Total wire length = 76446 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36594 um.
Total wire length on LAYER met2 = 36053 um.
Total wire length on LAYER met3 = 2768 um.
Total wire length on LAYER met4 = 1029 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12832.
Up-via summary (total 12832):.

------------------------
 FR_MASTERSLICE        0
            li1     5715
           met1     6887
           met2      197
           met3       33
           met4        0
------------------------
                   12832


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 319 violations.
    elapsed time = 00:00:00, memory = 451.77 (MB).
    Completing 20% with 319 violations.
    elapsed time = 00:00:00, memory = 451.77 (MB).
    Completing 30% with 319 violations.
    elapsed time = 00:00:00, memory = 451.80 (MB).
    Completing 40% with 286 violations.
    elapsed time = 00:00:01, memory = 451.80 (MB).
    Completing 50% with 286 violations.
    elapsed time = 00:00:01, memory = 452.31 (MB).
    Completing 60% with 288 violations.
    elapsed time = 00:00:01, memory = 452.31 (MB).
    Completing 70% with 288 violations.
    elapsed time = 00:00:01, memory = 452.31 (MB).
    Completing 80% with 288 violations.
    elapsed time = 00:00:02, memory = 452.66 (MB).
    Completing 90% with 274 violations.
    elapsed time = 00:00:03, memory = 461.53 (MB).
    Completing 100% with 225 violations.
    elapsed time = 00:00:03, memory = 460.59 (MB).
[INFO DRT-0199]   Number of violations = 231.
Viol/Layer        met1   met2
Metal Spacing       39     19
Min Hole             1      0
Recheck              4      2
Short              156     10
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:03, memory = 465.16 (MB), peak = 698.16 (MB)
Total wire length = 76238 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36570 um.
Total wire length on LAYER met2 = 35898 um.
Total wire length on LAYER met3 = 2761 um.
Total wire length on LAYER met4 = 1007 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12760.
Up-via summary (total 12760):.

------------------------
 FR_MASTERSLICE        0
            li1     5715
           met1     6821
           met2      193
           met3       31
           met4        0
------------------------
                   12760


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 231 violations.
    elapsed time = 00:00:00, memory = 465.16 (MB).
    Completing 20% with 231 violations.
    elapsed time = 00:00:00, memory = 485.55 (MB).
    Completing 30% with 231 violations.
    elapsed time = 00:00:00, memory = 485.56 (MB).
    Completing 40% with 139 violations.
    elapsed time = 00:00:00, memory = 485.56 (MB).
    Completing 50% with 139 violations.
    elapsed time = 00:00:00, memory = 485.72 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:02, memory = 485.77 (MB).
    Completing 70% with 87 violations.
    elapsed time = 00:00:02, memory = 485.77 (MB).
    Completing 80% with 87 violations.
    elapsed time = 00:00:03, memory = 485.77 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:03, memory = 485.77 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:04, memory = 485.77 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        4
Short                2
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:04, memory = 489.52 (MB), peak = 721.36 (MB)
Total wire length = 76234 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35832 um.
Total wire length on LAYER met2 = 36030 um.
Total wire length on LAYER met3 = 3376 um.
Total wire length on LAYER met4 = 994 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12916.
Up-via summary (total 12916):.

------------------------
 FR_MASTERSLICE        0
            li1     5715
           met1     6869
           met2      301
           met3       31
           met4        0
------------------------
                   12916


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 489.52 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 489.52 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 489.52 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 490.06 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 490.06 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 490.06 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 490.06 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 490.06 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 490.06 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 490.06 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 506.03 (MB), peak = 737.94 (MB)
Total wire length = 76236 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35808 um.
Total wire length on LAYER met2 = 36024 um.
Total wire length on LAYER met3 = 3408 um.
Total wire length on LAYER met4 = 994 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12920.
Up-via summary (total 12920):.

------------------------
 FR_MASTERSLICE        0
            li1     5715
           met1     6871
           met2      303
           met3       31
           met4        0
------------------------
                   12920


[INFO DRT-0198] Complete detail routing.
Total wire length = 76236 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35808 um.
Total wire length on LAYER met2 = 36024 um.
Total wire length on LAYER met3 = 3408 um.
Total wire length on LAYER met4 = 994 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12920.
Up-via summary (total 12920):.

------------------------
 FR_MASTERSLICE        0
            li1     5715
           met1     6871
           met2      303
           met3       31
           met4        0
------------------------
                   12920


[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:16, memory = 506.03 (MB), peak = 737.94 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.sdc'…
