#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000013ce8baed00 .scope module, "min_mex_tb" "min_mex_tb" 2 3;
 .timescale -9 -12;
P_0000013ce8aed830 .param/l "ADDR_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
P_0000013ce8aed868 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
v0000013ce8c38270_0 .var "addr", 3 0;
v0000013ce8c37eb0_0 .var "clk", 0 0;
v0000013ce8c390d0_0 .var "data", 4 0;
v0000013ce8c38a90_0 .var "dataValid", 0 0;
v0000013ce8c36fb0_0 .net "data_out", 4 0, v0000013ce8c2f530_0;  1 drivers
v0000013ce8c37410_0 .net "outValid", 0 0, L_0000013ce8c39030;  1 drivers
v0000013ce8c38450_0 .var "read", 0 0;
v0000013ce8c375f0_0 .var "reset", 0 0;
v0000013ce8c38e50_0 .var "seed", 31 0;
E_0000013ce8b94710 .event "_ivl_0";
S_0000013ce8bbec50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 155, 2 155 0, S_0000013ce8baed00;
 .timescale -9 -12;
v0000013ce8badab0_0 .var/i "i", 31 0;
S_0000013ce8b3bf20 .scope module, "dut" "min_mex" 2 18, 3 1 0, S_0000013ce8baed00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /OUTPUT 1 "resetComplete";
    .port_info 5 /INPUT 4 "addr";
    .port_info 6 /INPUT 5 "data";
    .port_info 7 /OUTPUT 1 "outValid";
    .port_info 8 /OUTPUT 5 "data_out";
    .port_info 9 /OUTPUT 8 "an";
    .port_info 10 /OUTPUT 4 "state";
    .port_info 11 /OUTPUT 7 "a_to_g";
    .port_info 12 /OUTPUT 1 "re";
    .port_info 13 /OUTPUT 1 "we";
    .port_info 14 /OUTPUT 3 "temp_addr";
P_0000013ce8aee030 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_0000013ce8aee068 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
v0000013ce8c31330_0 .net "a_to_g", 6 0, v0000013ce8c32230_0;  1 drivers
v0000013ce8c31fb0_0 .net "addr", 3 0, v0000013ce8c38270_0;  1 drivers
v0000013ce8c311f0_0 .net "an", 7 0, v0000013ce8c31d30_0;  1 drivers
v0000013ce8c31a10_0 .net "clk", 0 0, v0000013ce8c37eb0_0;  1 drivers
v0000013ce8c31010_0 .net "data", 4 0, v0000013ce8c390d0_0;  1 drivers
v0000013ce8c31470_0 .net "dataValid", 0 0, v0000013ce8c38a90_0;  1 drivers
v0000013ce8c30e30_0 .net "data_out", 4 0, v0000013ce8c2f530_0;  alias, 1 drivers
v0000013ce8c30ed0_0 .net "dp_done", 0 0, v0000013ce8c30b10_0;  1 drivers
v0000013ce8c30f70_0 .net "mn", 4 0, v0000013ce8c30570_0;  1 drivers
v0000013ce8c31ab0_0 .net "mx", 4 0, v0000013ce8c2fb70_0;  1 drivers
v0000013ce8c310b0_0 .net "outValid", 0 0, L_0000013ce8c39030;  alias, 1 drivers
v0000013ce8c31150_0 .net "re", 0 0, L_0000013ce8bc8bb0;  1 drivers
v0000013ce8c31510_0 .net "read", 0 0, v0000013ce8c38450_0;  1 drivers
v0000013ce8c31790_0 .net "reset", 0 0, v0000013ce8c375f0_0;  1 drivers
v0000013ce8c31970_0 .net "resetComplete", 0 0, v0000013ce8c2f2b0_0;  1 drivers
v0000013ce8c39170_0 .net "state", 3 0, v0000013ce8badfb0_0;  1 drivers
v0000013ce8c39210_0 .net "temp_addr", 2 0, v0000013ce8c2fc10_0;  1 drivers
v0000013ce8c389f0_0 .net "we", 0 0, L_0000013ce8bc9780;  1 drivers
S_0000013ce8b3c0b0 .scope module, "control_unit" "min_mex_ctrl" 3 29, 4 1 0, S_0000013ce8b3bf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "resetComplete";
    .port_info 5 /INPUT 1 "dp_done";
    .port_info 6 /OUTPUT 1 "outValid";
    .port_info 7 /OUTPUT 4 "state";
P_0000013ce8b397d0 .param/l "S_DONE" 1 4 20, C4<0111>;
P_0000013ce8b39808 .param/l "S_IDLE" 1 4 13, C4<0000>;
P_0000013ce8b39840 .param/l "S_READ" 1 4 14, C4<0001>;
P_0000013ce8b39878 .param/l "S_READ_INTERMEDIATE_1" 1 4 15, C4<0010>;
P_0000013ce8b398b0 .param/l "S_READ_INTERMEDIATE_2" 1 4 16, C4<0011>;
P_0000013ce8b398e8 .param/l "S_RUN" 1 4 17, C4<0100>;
P_0000013ce8b39920 .param/l "S_RUN_INTERMEDIATE_1" 1 4 18, C4<0101>;
P_0000013ce8b39958 .param/l "S_RUN_INTERMEDIATE_2" 1 4 19, C4<0110>;
L_0000013ce8c3ab08 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000013ce8bac890_0 .net/2u *"_ivl_0", 3 0, L_0000013ce8c3ab08;  1 drivers
v0000013ce8badb50_0 .net *"_ivl_2", 0 0, L_0000013ce8c38810;  1 drivers
L_0000013ce8c3ab50 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000013ce8bacd90_0 .net/2s *"_ivl_4", 1 0, L_0000013ce8c3ab50;  1 drivers
L_0000013ce8c3ab98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013ce8badbf0_0 .net/2s *"_ivl_6", 1 0, L_0000013ce8c3ab98;  1 drivers
v0000013ce8badf10_0 .net *"_ivl_8", 1 0, L_0000013ce8c37a50;  1 drivers
v0000013ce8badd30_0 .net "clk", 0 0, v0000013ce8c37eb0_0;  alias, 1 drivers
v0000013ce8bac750_0 .net "dataValid", 0 0, v0000013ce8c38a90_0;  alias, 1 drivers
v0000013ce8baddd0_0 .net "dp_done", 0 0, v0000013ce8c30b10_0;  alias, 1 drivers
v0000013ce8bac930_0 .var "nxt_state", 3 0;
v0000013ce8bade70_0 .net "outValid", 0 0, L_0000013ce8c39030;  alias, 1 drivers
v0000013ce8bac7f0_0 .net "read", 0 0, v0000013ce8c38450_0;  alias, 1 drivers
v0000013ce8bad1f0_0 .net "reset", 0 0, v0000013ce8c375f0_0;  alias, 1 drivers
v0000013ce8baca70_0 .net "resetComplete", 0 0, v0000013ce8c2f2b0_0;  alias, 1 drivers
v0000013ce8badfb0_0 .var "state", 3 0;
E_0000013ce8b94a10 .event posedge, v0000013ce8badd30_0;
E_0000013ce8b94750 .event posedge, v0000013ce8bad1f0_0, v0000013ce8badd30_0;
L_0000013ce8c38810 .cmp/eq 4, v0000013ce8badfb0_0, L_0000013ce8c3ab08;
L_0000013ce8c37a50 .functor MUXZ 2, L_0000013ce8c3ab98, L_0000013ce8c3ab50, L_0000013ce8c38810, C4<>;
L_0000013ce8c39030 .part L_0000013ce8c37a50, 0, 1;
S_0000013ce8b399a0 .scope module, "datapath_unit" "min_mex_dp" 3 45, 5 1 0, S_0000013ce8b3bf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "state";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 1 "resetComplete";
    .port_info 6 /OUTPUT 1 "dp_done";
    .port_info 7 /OUTPUT 5 "data_out";
    .port_info 8 /OUTPUT 5 "mx";
    .port_info 9 /OUTPUT 5 "mn";
    .port_info 10 /OUTPUT 1 "rew";
    .port_info 11 /OUTPUT 1 "wew";
    .port_info 12 /OUTPUT 3 "tempaddr";
P_0000013ce8b1ac50 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
P_0000013ce8b1ac88 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000000101>;
P_0000013ce8b1acc0 .param/l "S_DONE" 1 5 30, C4<0111>;
P_0000013ce8b1acf8 .param/l "S_IDLE" 1 5 23, C4<0000>;
P_0000013ce8b1ad30 .param/l "S_READ" 1 5 24, C4<0001>;
P_0000013ce8b1ad68 .param/l "S_READ_INTERMEDIATE_1" 1 5 25, C4<0010>;
P_0000013ce8b1ada0 .param/l "S_READ_INTERMEDIATE_2" 1 5 26, C4<0011>;
P_0000013ce8b1add8 .param/l "S_RUN" 1 5 27, C4<0100>;
P_0000013ce8b1ae10 .param/l "S_RUN_INTERMEDIATE_1" 1 5 28, C4<0101>;
P_0000013ce8b1ae48 .param/l "S_RUN_INTERMEDIATE_2" 1 5 29, C4<0110>;
P_0000013ce8b1ae80 .param/l "depth" 1 5 21, +C4<000000000000000000000000000000010000>;
L_0000013ce8bc8bb0 .functor BUFZ 1, v0000013ce8c30110_0, C4<0>, C4<0>, C4<0>;
L_0000013ce8bc9780 .functor BUFZ 1, v0000013ce8c30750_0, C4<0>, C4<0>, C4<0>;
L_0000013ce8bca200 .functor OR 1, v0000013ce8c375f0_0, v0000013ce8c2f350_0, C4<0>, C4<0>;
L_0000013ce8bc8de0 .functor AND 1, L_0000013ce8c392b0, v0000013ce8c30750_0, C4<1>, C4<1>;
L_0000013ce8bc9160 .functor OR 1, v0000013ce8c375f0_0, v0000013ce8c2f350_0, C4<0>, C4<0>;
L_0000013ce8bc9cc0 .functor OR 1, v0000013ce8c375f0_0, v0000013ce8c2f350_0, C4<0>, C4<0>;
L_0000013ce8bc8c20 .functor OR 1, L_0000013ce8c37190, L_0000013ce8c36c90, C4<0>, C4<0>;
L_0000013ce8bc9630 .functor OR 1, L_0000013ce8bc8c20, L_0000013ce8c38950, C4<0>, C4<0>;
v0000013ce8c2f7b0_0 .net *"_ivl_11", 0 0, L_0000013ce8c392b0;  1 drivers
v0000013ce8c2edb0_0 .net *"_ivl_12", 0 0, L_0000013ce8bc8de0;  1 drivers
v0000013ce8c302f0_0 .net *"_ivl_15", 0 0, L_0000013ce8bc9160;  1 drivers
L_0000013ce8c3ac28 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000013ce8c306b0_0 .net/2u *"_ivl_16", 5 0, L_0000013ce8c3ac28;  1 drivers
L_0000013ce8c3ac70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000013ce8c2fe90_0 .net/2u *"_ivl_18", 0 0, L_0000013ce8c3ac70;  1 drivers
v0000013ce8c304d0_0 .net *"_ivl_20", 5 0, L_0000013ce8c38770;  1 drivers
v0000013ce8c2ff30_0 .net *"_ivl_22", 5 0, L_0000013ce8c38310;  1 drivers
o0000013ce8bd34b8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v0000013ce8c2eb30_0 name=_ivl_24
v0000013ce8c2ee50_0 .net *"_ivl_28", 0 0, L_0000013ce8bc9cc0;  1 drivers
L_0000013ce8c3acb8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000013ce8c2f170_0 .net/2u *"_ivl_30", 3 0, L_0000013ce8c3acb8;  1 drivers
v0000013ce8c2ef90_0 .net *"_ivl_32", 0 0, L_0000013ce8c37190;  1 drivers
L_0000013ce8c3ad00 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0000013ce8c2f490_0 .net/2u *"_ivl_34", 3 0, L_0000013ce8c3ad00;  1 drivers
v0000013ce8c2e8b0_0 .net *"_ivl_36", 0 0, L_0000013ce8c36c90;  1 drivers
v0000013ce8c2f710_0 .net *"_ivl_38", 0 0, L_0000013ce8bc8c20;  1 drivers
L_0000013ce8c3ad48 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000013ce8c307f0_0 .net/2u *"_ivl_40", 3 0, L_0000013ce8c3ad48;  1 drivers
v0000013ce8c2fa30_0 .net *"_ivl_42", 0 0, L_0000013ce8c38950;  1 drivers
v0000013ce8c2fd50_0 .net *"_ivl_44", 0 0, L_0000013ce8bc9630;  1 drivers
v0000013ce8c2e630_0 .net *"_ivl_46", 4 0, L_0000013ce8c38c70;  1 drivers
L_0000013ce8c3ad90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013ce8c2f850_0 .net *"_ivl_49", 0 0, L_0000013ce8c3ad90;  1 drivers
v0000013ce8c2f990_0 .net *"_ivl_5", 0 0, L_0000013ce8bca200;  1 drivers
v0000013ce8c2ebd0_0 .net *"_ivl_50", 4 0, L_0000013ce8c37f50;  1 drivers
L_0000013ce8c3add8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013ce8c2f0d0_0 .net *"_ivl_53", 0 0, L_0000013ce8c3add8;  1 drivers
v0000013ce8c2ffd0_0 .net *"_ivl_54", 4 0, L_0000013ce8c374b0;  1 drivers
v0000013ce8c2e590_0 .net *"_ivl_56", 4 0, L_0000013ce8c36d30;  1 drivers
L_0000013ce8c3abe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000013ce8c30250_0 .net/2u *"_ivl_6", 4 0, L_0000013ce8c3abe0;  1 drivers
v0000013ce8c309d0_0 .net "addr", 3 0, v0000013ce8c38270_0;  alias, 1 drivers
v0000013ce8c30930_0 .net "clk", 0 0, v0000013ce8c37eb0_0;  alias, 1 drivers
v0000013ce8c2f210_0 .net "data_in", 4 0, v0000013ce8c390d0_0;  alias, 1 drivers
v0000013ce8c2fcb0_0 .net "data_mem", 4 0, L_0000013ce8c38d10;  1 drivers
v0000013ce8c2f530_0 .var "data_out", 4 0;
v0000013ce8c30b10_0 .var "dp_done", 0 0;
v0000013ce8c30a70_0 .net "gre", 4 0, L_0000013ce8c37730;  1 drivers
v0000013ce8c30bb0_0 .var "in1", 4 0;
v0000013ce8c30390_0 .var "in2", 4 0;
v0000013ce8c2fad0_0 .var "in3", 4 0;
v0000013ce8c30070_0 .net "mem_addr", 3 0, L_0000013ce8c37690;  1 drivers
RS_0000013ce8bd31b8 .resolv tri, L_0000013ce8c38bd0, L_0000013ce8c384f0;
v0000013ce8c2fdf0_0 .net8 "mem_data", 5 0, RS_0000013ce8bd31b8;  2 drivers
v0000013ce8c30570_0 .var "mn", 4 0;
v0000013ce8c2fb70_0 .var "mx", 4 0;
v0000013ce8c30110_0 .var "re", 0 0;
v0000013ce8c30c50_0 .net "reset", 0 0, v0000013ce8c375f0_0;  alias, 1 drivers
v0000013ce8c30610_0 .var "resetAddr", 4 0;
v0000013ce8c2f2b0_0 .var "resetComplete", 0 0;
v0000013ce8c2f350_0 .var "resetting", 0 0;
v0000013ce8c2f3f0_0 .net "rew", 0 0, L_0000013ce8bc8bb0;  alias, 1 drivers
v0000013ce8c30430_0 .net "sm", 4 0, L_0000013ce8c8b340;  1 drivers
v0000013ce8c2f670_0 .net "state", 3 0, v0000013ce8badfb0_0;  alias, 1 drivers
v0000013ce8c30cf0_0 .var "temp_addr", 3 0;
v0000013ce8c2fc10_0 .var "tempaddr", 2 0;
v0000013ce8c2f5d0_0 .net "tmp_1", 4 0, L_0000013ce8c39ad0;  1 drivers
v0000013ce8c301b0_0 .net "tmp_2", 4 0, L_0000013ce8c8a300;  1 drivers
v0000013ce8c30750_0 .var "we", 0 0;
v0000013ce8c2e6d0_0 .net "wew", 0 0, L_0000013ce8bc9780;  alias, 1 drivers
L_0000013ce8c38d10 .functor MUXZ 5, v0000013ce8c390d0_0, L_0000013ce8c3abe0, L_0000013ce8bca200, C4<>;
L_0000013ce8c392b0 .reduce/nor v0000013ce8c30110_0;
L_0000013ce8c38770 .concat [ 5 1 0 0], L_0000013ce8c38d10, L_0000013ce8c3ac70;
L_0000013ce8c38310 .functor MUXZ 6, L_0000013ce8c38770, L_0000013ce8c3ac28, L_0000013ce8bc9160, C4<>;
L_0000013ce8c38bd0 .functor MUXZ 6, o0000013ce8bd34b8, L_0000013ce8c38310, L_0000013ce8bc8de0, C4<>;
L_0000013ce8c37190 .cmp/eq 4, v0000013ce8badfb0_0, L_0000013ce8c3acb8;
L_0000013ce8c36c90 .cmp/eq 4, v0000013ce8badfb0_0, L_0000013ce8c3ad00;
L_0000013ce8c38950 .cmp/eq 4, v0000013ce8badfb0_0, L_0000013ce8c3ad48;
L_0000013ce8c38c70 .concat [ 4 1 0 0], v0000013ce8c30cf0_0, L_0000013ce8c3ad90;
L_0000013ce8c37f50 .concat [ 4 1 0 0], v0000013ce8c38270_0, L_0000013ce8c3add8;
L_0000013ce8c374b0 .functor MUXZ 5, L_0000013ce8c37f50, L_0000013ce8c38c70, L_0000013ce8bc9630, C4<>;
L_0000013ce8c36d30 .functor MUXZ 5, L_0000013ce8c374b0, v0000013ce8c30610_0, L_0000013ce8bc9cc0, C4<>;
L_0000013ce8c37690 .part L_0000013ce8c36d30, 0, 4;
S_0000013ce8b1aec0 .scope module, "cmp" "comparator" 5 95, 6 38 0, S_0000013ce8b399a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /OUTPUT 5 "greater";
    .port_info 3 /OUTPUT 5 "smaller";
L_0000013ce8bc8fa0 .functor XNOR 1, L_0000013ce8c381d0, L_0000013ce8c37870, C4<0>, C4<0>;
L_0000013ce8bc8a60 .functor XNOR 1, L_0000013ce8c377d0, L_0000013ce8c383b0, C4<0>, C4<0>;
L_0000013ce8bc89f0 .functor XNOR 1, L_0000013ce8c37cd0, L_0000013ce8c37550, C4<0>, C4<0>;
L_0000013ce8bc9fd0 .functor XNOR 1, L_0000013ce8c372d0, L_0000013ce8c36b50, C4<0>, C4<0>;
L_0000013ce8bc9860 .functor XNOR 1, L_0000013ce8c37910, L_0000013ce8c37af0, C4<0>, C4<0>;
L_0000013ce8bca3c0 .functor NOT 1, L_0000013ce8c38ef0, C4<0>, C4<0>, C4<0>;
L_0000013ce8bca120 .functor NOT 1, L_0000013ce8c379b0, C4<0>, C4<0>, C4<0>;
L_0000013ce8bc8ad0 .functor NOT 1, L_0000013ce8c388b0, C4<0>, C4<0>, C4<0>;
L_0000013ce8bca2e0 .functor NOT 1, L_0000013ce8c37d70, C4<0>, C4<0>, C4<0>;
L_0000013ce8bc9010 .functor NOT 1, L_0000013ce8c37b90, C4<0>, C4<0>, C4<0>;
L_0000013ce8bc8e50 .functor AND 1, L_0000013ce8c36e70, L_0000013ce8bca3c0, C4<1>, C4<1>;
L_0000013ce8bca430 .functor AND 1, L_0000013ce8c386d0, L_0000013ce8bca120, C4<1>, C4<1>;
L_0000013ce8bc9f60 .functor AND 1, L_0000013ce8c38590, L_0000013ce8bc8ad0, C4<1>, C4<1>;
L_0000013ce8bc8980 .functor AND 1, L_0000013ce8c38f90, L_0000013ce8bca2e0, C4<1>, C4<1>;
L_0000013ce8bc9240 .functor AND 1, L_0000013ce8c38b30, L_0000013ce8bc9010, C4<1>, C4<1>;
L_0000013ce8bca190 .functor AND 1, L_0000013ce8bc9860, L_0000013ce8bc8980, C4<1>, C4<1>;
L_0000013ce8bca270 .functor AND 1, L_0000013ce8bc9860, L_0000013ce8bc9fd0, C4<1>, C4<1>;
L_0000013ce8bc92b0 .functor AND 1, L_0000013ce8bca270, L_0000013ce8bc9f60, C4<1>, C4<1>;
L_0000013ce8bca040 .functor AND 1, L_0000013ce8bca270, L_0000013ce8bc89f0, C4<1>, C4<1>;
L_0000013ce8bca350 .functor AND 1, L_0000013ce8bca040, L_0000013ce8bca430, C4<1>, C4<1>;
L_0000013ce8bc9320 .functor AND 1, L_0000013ce8bca040, L_0000013ce8bc8a60, C4<1>, C4<1>;
L_0000013ce8bc8c90 .functor AND 1, L_0000013ce8bc9320, L_0000013ce8bc8e50, C4<1>, C4<1>;
L_0000013ce8bc8ec0 .functor OR 1, L_0000013ce8bc9240, L_0000013ce8bca190, C4<0>, C4<0>;
L_0000013ce8bc95c0 .functor OR 1, L_0000013ce8bc8ec0, L_0000013ce8bc92b0, C4<0>, C4<0>;
L_0000013ce8bc9080 .functor OR 1, L_0000013ce8bc95c0, L_0000013ce8bca350, C4<0>, C4<0>;
L_0000013ce8bc9d30 .functor OR 1, L_0000013ce8bc9080, L_0000013ce8bc8c90, C4<0>, C4<0>;
v0000013ce8c23b10_0 .net "A", 4 0, v0000013ce8c30bb0_0;  1 drivers
v0000013ce8c246f0_0 .net "A_gt_B", 0 0, L_0000013ce8bc9d30;  1 drivers
v0000013ce8c23bb0_0 .net "B", 4 0, v0000013ce8c30390_0;  1 drivers
v0000013ce8c24d30_0 .net *"_ivl_1", 0 0, L_0000013ce8c381d0;  1 drivers
v0000013ce8c24dd0_0 .net *"_ivl_11", 0 0, L_0000013ce8c37550;  1 drivers
v0000013ce8c24e70_0 .net *"_ivl_13", 0 0, L_0000013ce8c372d0;  1 drivers
v0000013ce8c24970_0 .net *"_ivl_15", 0 0, L_0000013ce8c36b50;  1 drivers
v0000013ce8c24fb0_0 .net *"_ivl_17", 0 0, L_0000013ce8c37910;  1 drivers
v0000013ce8c23110_0 .net *"_ivl_19", 0 0, L_0000013ce8c37af0;  1 drivers
v0000013ce8c23f70_0 .net *"_ivl_21", 0 0, L_0000013ce8c38ef0;  1 drivers
v0000013ce8c24650_0 .net *"_ivl_23", 0 0, L_0000013ce8c379b0;  1 drivers
v0000013ce8c23750_0 .net *"_ivl_25", 0 0, L_0000013ce8c388b0;  1 drivers
v0000013ce8c24a10_0 .net *"_ivl_27", 0 0, L_0000013ce8c37d70;  1 drivers
v0000013ce8c24ab0_0 .net *"_ivl_29", 0 0, L_0000013ce8c37b90;  1 drivers
v0000013ce8c23250_0 .net *"_ivl_3", 0 0, L_0000013ce8c37870;  1 drivers
v0000013ce8c24b50_0 .net *"_ivl_31", 0 0, L_0000013ce8c36e70;  1 drivers
v0000013ce8c23cf0_0 .net *"_ivl_33", 0 0, L_0000013ce8c386d0;  1 drivers
v0000013ce8c23930_0 .net *"_ivl_35", 0 0, L_0000013ce8c38590;  1 drivers
v0000013ce8c24010_0 .net *"_ivl_37", 0 0, L_0000013ce8c38f90;  1 drivers
v0000013ce8c237f0_0 .net *"_ivl_39", 0 0, L_0000013ce8c38b30;  1 drivers
v0000013ce8c232f0_0 .net *"_ivl_5", 0 0, L_0000013ce8c377d0;  1 drivers
v0000013ce8c23390_0 .net *"_ivl_7", 0 0, L_0000013ce8c383b0;  1 drivers
v0000013ce8c243d0_0 .net *"_ivl_9", 0 0, L_0000013ce8c37cd0;  1 drivers
v0000013ce8c24330_0 .net "eq0", 0 0, L_0000013ce8bc8fa0;  1 drivers
v0000013ce8c239d0_0 .net "eq1", 0 0, L_0000013ce8bc8a60;  1 drivers
v0000013ce8c23570_0 .net "eq2", 0 0, L_0000013ce8bc89f0;  1 drivers
v0000013ce8c23610_0 .net "eq3", 0 0, L_0000013ce8bc9fd0;  1 drivers
v0000013ce8c236b0_0 .net "eq4", 0 0, L_0000013ce8bc9860;  1 drivers
v0000013ce8c24470_0 .net "eq4_and_eq3", 0 0, L_0000013ce8bca270;  1 drivers
v0000013ce8c24150_0 .net "eq4_and_gt3", 0 0, L_0000013ce8bca190;  1 drivers
v0000013ce8c23890_0 .net "eq4_eq3_and_eq2", 0 0, L_0000013ce8bca040;  1 drivers
v0000013ce8c23a70_0 .net "eq4_eq3_and_gt2", 0 0, L_0000013ce8bc92b0;  1 drivers
v0000013ce8c241f0_0 .net "eq4_eq3_eq2_and_eq1", 0 0, L_0000013ce8bc9320;  1 drivers
v0000013ce8c27ec0_0 .net "eq4_eq3_eq2_and_gt1", 0 0, L_0000013ce8bca350;  1 drivers
v0000013ce8c27600_0 .net "eq4_eq3_eq2_eq1_and_gt0", 0 0, L_0000013ce8bc8c90;  1 drivers
v0000013ce8c27560_0 .net "greater", 4 0, L_0000013ce8c37730;  alias, 1 drivers
v0000013ce8c26f20_0 .net "gt0", 0 0, L_0000013ce8bc8e50;  1 drivers
v0000013ce8c27ba0_0 .net "gt1", 0 0, L_0000013ce8bca430;  1 drivers
v0000013ce8c27c40_0 .net "gt2", 0 0, L_0000013ce8bc9f60;  1 drivers
v0000013ce8c280a0_0 .net "gt3", 0 0, L_0000013ce8bc8980;  1 drivers
v0000013ce8c27f60_0 .net "gt4", 0 0, L_0000013ce8bc9240;  1 drivers
v0000013ce8c27a60_0 .net "not_B0", 0 0, L_0000013ce8bca3c0;  1 drivers
v0000013ce8c27060_0 .net "not_B1", 0 0, L_0000013ce8bca120;  1 drivers
v0000013ce8c276a0_0 .net "not_B2", 0 0, L_0000013ce8bc8ad0;  1 drivers
v0000013ce8c26d40_0 .net "not_B3", 0 0, L_0000013ce8bca2e0;  1 drivers
v0000013ce8c26840_0 .net "not_B4", 0 0, L_0000013ce8bc9010;  1 drivers
v0000013ce8c27ce0_0 .net "or_temp1", 0 0, L_0000013ce8bc8ec0;  1 drivers
v0000013ce8c27d80_0 .net "or_temp2", 0 0, L_0000013ce8bc95c0;  1 drivers
v0000013ce8c27b00_0 .net "or_temp3", 0 0, L_0000013ce8bc9080;  1 drivers
v0000013ce8c27740_0 .net "smaller", 4 0, L_0000013ce8c39ad0;  alias, 1 drivers
L_0000013ce8c381d0 .part v0000013ce8c30bb0_0, 0, 1;
L_0000013ce8c37870 .part v0000013ce8c30390_0, 0, 1;
L_0000013ce8c377d0 .part v0000013ce8c30bb0_0, 1, 1;
L_0000013ce8c383b0 .part v0000013ce8c30390_0, 1, 1;
L_0000013ce8c37cd0 .part v0000013ce8c30bb0_0, 2, 1;
L_0000013ce8c37550 .part v0000013ce8c30390_0, 2, 1;
L_0000013ce8c372d0 .part v0000013ce8c30bb0_0, 3, 1;
L_0000013ce8c36b50 .part v0000013ce8c30390_0, 3, 1;
L_0000013ce8c37910 .part v0000013ce8c30bb0_0, 4, 1;
L_0000013ce8c37af0 .part v0000013ce8c30390_0, 4, 1;
L_0000013ce8c38ef0 .part v0000013ce8c30390_0, 0, 1;
L_0000013ce8c379b0 .part v0000013ce8c30390_0, 1, 1;
L_0000013ce8c388b0 .part v0000013ce8c30390_0, 2, 1;
L_0000013ce8c37d70 .part v0000013ce8c30390_0, 3, 1;
L_0000013ce8c37b90 .part v0000013ce8c30390_0, 4, 1;
L_0000013ce8c36e70 .part v0000013ce8c30bb0_0, 0, 1;
L_0000013ce8c386d0 .part v0000013ce8c30bb0_0, 1, 1;
L_0000013ce8c38590 .part v0000013ce8c30bb0_0, 2, 1;
L_0000013ce8c38f90 .part v0000013ce8c30bb0_0, 3, 1;
L_0000013ce8c38b30 .part v0000013ce8c30bb0_0, 4, 1;
S_0000013ce8b12410 .scope module, "greater_mux" "mux_2to1_5bit" 6 106, 6 23 0, S_0000013ce8b1aec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000013ce8c22820_0 .net "in0", 4 0, v0000013ce8c30390_0;  alias, 1 drivers
v0000013ce8c21d80_0 .net "in1", 4 0, v0000013ce8c30bb0_0;  alias, 1 drivers
v0000013ce8c21920_0 .net "out", 4 0, L_0000013ce8c37730;  alias, 1 drivers
v0000013ce8c22be0_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
L_0000013ce8c37230 .part v0000013ce8c30390_0, 0, 1;
L_0000013ce8c37370 .part v0000013ce8c30bb0_0, 0, 1;
L_0000013ce8c37ff0 .part v0000013ce8c30390_0, 1, 1;
L_0000013ce8c36f10 .part v0000013ce8c30bb0_0, 1, 1;
L_0000013ce8c36bf0 .part v0000013ce8c30390_0, 2, 1;
L_0000013ce8c38630 .part v0000013ce8c30bb0_0, 2, 1;
L_0000013ce8c36dd0 .part v0000013ce8c30390_0, 3, 1;
L_0000013ce8c37050 .part v0000013ce8c30bb0_0, 3, 1;
L_0000013ce8c370f0 .part v0000013ce8c30390_0, 4, 1;
L_0000013ce8c37e10 .part v0000013ce8c30bb0_0, 4, 1;
LS_0000013ce8c37730_0_0 .concat8 [ 1 1 1 1], L_0000013ce8bca510, L_0000013ce8bc8d70, L_0000013ce8bc8f30, L_0000013ce8bc9400;
LS_0000013ce8c37730_0_4 .concat8 [ 1 0 0 0], L_0000013ce8bc99b0;
L_0000013ce8c37730 .concat8 [ 4 1 0 0], LS_0000013ce8c37730_0_0, LS_0000013ce8c37730_0_4;
S_0000013ce8b125a0 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000013ce8b12410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bc91d0 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8bca4a0 .functor AND 1, L_0000013ce8c37230, L_0000013ce8bc91d0, C4<1>, C4<1>;
L_0000013ce8bc9390 .functor AND 1, L_0000013ce8c37370, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8bca510 .functor OR 1, L_0000013ce8bca4a0, L_0000013ce8bc9390, C4<0>, C4<0>;
v0000013ce8bae190_0 .net "and_in0", 0 0, L_0000013ce8bca4a0;  1 drivers
v0000013ce8bacb10_0 .net "and_in1", 0 0, L_0000013ce8bc9390;  1 drivers
v0000013ce8bacbb0_0 .net "in0", 0 0, L_0000013ce8c37230;  1 drivers
v0000013ce8baced0_0 .net "in1", 0 0, L_0000013ce8c37370;  1 drivers
v0000013ce8bacf70_0 .net "not_sel", 0 0, L_0000013ce8bc91d0;  1 drivers
v0000013ce8ba4160_0 .net "out", 0 0, L_0000013ce8bca510;  1 drivers
v0000013ce8ba4520_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8b0a770 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000013ce8b12410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bc90f0 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8bc8d00 .functor AND 1, L_0000013ce8c37ff0, L_0000013ce8bc90f0, C4<1>, C4<1>;
L_0000013ce8bc8b40 .functor AND 1, L_0000013ce8c36f10, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8bc8d70 .functor OR 1, L_0000013ce8bc8d00, L_0000013ce8bc8b40, C4<0>, C4<0>;
v0000013ce8ba4ac0_0 .net "and_in0", 0 0, L_0000013ce8bc8d00;  1 drivers
v0000013ce8b80160_0 .net "and_in1", 0 0, L_0000013ce8bc8b40;  1 drivers
v0000013ce8b7f8a0_0 .net "in0", 0 0, L_0000013ce8c37ff0;  1 drivers
v0000013ce8b80480_0 .net "in1", 0 0, L_0000013ce8c36f10;  1 drivers
v0000013ce8c21ce0_0 .net "not_sel", 0 0, L_0000013ce8bc90f0;  1 drivers
v0000013ce8c22640_0 .net "out", 0 0, L_0000013ce8bc8d70;  1 drivers
v0000013ce8c22780_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8b0a900 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000013ce8b12410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bc9da0 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8bc9b00 .functor AND 1, L_0000013ce8c36bf0, L_0000013ce8bc9da0, C4<1>, C4<1>;
L_0000013ce8bc97f0 .functor AND 1, L_0000013ce8c38630, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8bc8f30 .functor OR 1, L_0000013ce8bc9b00, L_0000013ce8bc97f0, C4<0>, C4<0>;
v0000013ce8c21240_0 .net "and_in0", 0 0, L_0000013ce8bc9b00;  1 drivers
v0000013ce8c22a00_0 .net "and_in1", 0 0, L_0000013ce8bc97f0;  1 drivers
v0000013ce8c211a0_0 .net "in0", 0 0, L_0000013ce8c36bf0;  1 drivers
v0000013ce8c228c0_0 .net "in1", 0 0, L_0000013ce8c38630;  1 drivers
v0000013ce8c21600_0 .net "not_sel", 0 0, L_0000013ce8bc9da0;  1 drivers
v0000013ce8c22280_0 .net "out", 0 0, L_0000013ce8bc8f30;  1 drivers
v0000013ce8c21420_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8b33200 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000013ce8b12410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bc96a0 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8bc98d0 .functor AND 1, L_0000013ce8c36dd0, L_0000013ce8bc96a0, C4<1>, C4<1>;
L_0000013ce8bc9940 .functor AND 1, L_0000013ce8c37050, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8bc9400 .functor OR 1, L_0000013ce8bc98d0, L_0000013ce8bc9940, C4<0>, C4<0>;
v0000013ce8c22320_0 .net "and_in0", 0 0, L_0000013ce8bc98d0;  1 drivers
v0000013ce8c212e0_0 .net "and_in1", 0 0, L_0000013ce8bc9940;  1 drivers
v0000013ce8c22f00_0 .net "in0", 0 0, L_0000013ce8c36dd0;  1 drivers
v0000013ce8c21380_0 .net "in1", 0 0, L_0000013ce8c37050;  1 drivers
v0000013ce8c21f60_0 .net "not_sel", 0 0, L_0000013ce8bc96a0;  1 drivers
v0000013ce8c21ec0_0 .net "out", 0 0, L_0000013ce8bc9400;  1 drivers
v0000013ce8c21560_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8b33390 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000013ce8b12410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bc9710 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8bc9470 .functor AND 1, L_0000013ce8c370f0, L_0000013ce8bc9710, C4<1>, C4<1>;
L_0000013ce8bc94e0 .functor AND 1, L_0000013ce8c37e10, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8bc99b0 .functor OR 1, L_0000013ce8bc9470, L_0000013ce8bc94e0, C4<0>, C4<0>;
v0000013ce8c216a0_0 .net "and_in0", 0 0, L_0000013ce8bc9470;  1 drivers
v0000013ce8c22d20_0 .net "and_in1", 0 0, L_0000013ce8bc94e0;  1 drivers
v0000013ce8c21e20_0 .net "in0", 0 0, L_0000013ce8c370f0;  1 drivers
v0000013ce8c21a60_0 .net "in1", 0 0, L_0000013ce8c37e10;  1 drivers
v0000013ce8c21880_0 .net "not_sel", 0 0, L_0000013ce8bc9710;  1 drivers
v0000013ce8c22dc0_0 .net "out", 0 0, L_0000013ce8bc99b0;  1 drivers
v0000013ce8c226e0_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8b3f530 .scope module, "smaller_mux" "mux_2to1_5bit" 6 107, 6 23 0, S_0000013ce8b1aec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000013ce8c24f10_0 .net "in0", 4 0, v0000013ce8c30bb0_0;  alias, 1 drivers
v0000013ce8c24c90_0 .net "in1", 4 0, v0000013ce8c30390_0;  alias, 1 drivers
v0000013ce8c23ed0_0 .net "out", 4 0, L_0000013ce8c39ad0;  alias, 1 drivers
v0000013ce8c24510_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
L_0000013ce8c37c30 .part v0000013ce8c30bb0_0, 0, 1;
L_0000013ce8c38090 .part v0000013ce8c30390_0, 0, 1;
L_0000013ce8c38130 .part v0000013ce8c30bb0_0, 1, 1;
L_0000013ce8c39990 .part v0000013ce8c30390_0, 1, 1;
L_0000013ce8c39a30 .part v0000013ce8c30bb0_0, 2, 1;
L_0000013ce8c3a570 .part v0000013ce8c30390_0, 2, 1;
L_0000013ce8c3a890 .part v0000013ce8c30bb0_0, 3, 1;
L_0000013ce8c3a4d0 .part v0000013ce8c30390_0, 3, 1;
L_0000013ce8c39f30 .part v0000013ce8c30bb0_0, 4, 1;
L_0000013ce8c3a430 .part v0000013ce8c30390_0, 4, 1;
LS_0000013ce8c39ad0_0_0 .concat8 [ 1 1 1 1], L_0000013ce8bc9be0, L_0000013ce8bca890, L_0000013ce8bca6d0, L_0000013ce8bab0d0;
LS_0000013ce8c39ad0_0_4 .concat8 [ 1 0 0 0], L_0000013ce8c846b0;
L_0000013ce8c39ad0 .concat8 [ 4 1 0 0], LS_0000013ce8c39ad0_0_0, LS_0000013ce8c39ad0_0_4;
S_0000013ce8b3f6c0 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000013ce8b3f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bc9a20 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8bc9a90 .functor AND 1, L_0000013ce8c37c30, L_0000013ce8bc9a20, C4<1>, C4<1>;
L_0000013ce8bc9b70 .functor AND 1, L_0000013ce8c38090, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8bc9be0 .functor OR 1, L_0000013ce8bc9a90, L_0000013ce8bc9b70, C4<0>, C4<0>;
v0000013ce8c22aa0_0 .net "and_in0", 0 0, L_0000013ce8bc9a90;  1 drivers
v0000013ce8c21b00_0 .net "and_in1", 0 0, L_0000013ce8bc9b70;  1 drivers
v0000013ce8c214c0_0 .net "in0", 0 0, L_0000013ce8c37c30;  1 drivers
v0000013ce8c22c80_0 .net "in1", 0 0, L_0000013ce8c38090;  1 drivers
v0000013ce8c223c0_0 .net "not_sel", 0 0, L_0000013ce8bc9a20;  1 drivers
v0000013ce8c22000_0 .net "out", 0 0, L_0000013ce8bc9be0;  1 drivers
v0000013ce8c220a0_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8aa6680 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000013ce8b3f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bc9c50 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8bca7b0 .functor AND 1, L_0000013ce8c38130, L_0000013ce8bc9c50, C4<1>, C4<1>;
L_0000013ce8bca820 .functor AND 1, L_0000013ce8c39990, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8bca890 .functor OR 1, L_0000013ce8bca7b0, L_0000013ce8bca820, C4<0>, C4<0>;
v0000013ce8c21ba0_0 .net "and_in0", 0 0, L_0000013ce8bca7b0;  1 drivers
v0000013ce8c22460_0 .net "and_in1", 0 0, L_0000013ce8bca820;  1 drivers
v0000013ce8c21740_0 .net "in0", 0 0, L_0000013ce8c38130;  1 drivers
v0000013ce8c22140_0 .net "in1", 0 0, L_0000013ce8c39990;  1 drivers
v0000013ce8c217e0_0 .net "not_sel", 0 0, L_0000013ce8bc9c50;  1 drivers
v0000013ce8c219c0_0 .net "out", 0 0, L_0000013ce8bca890;  1 drivers
v0000013ce8c21c40_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8aa6810 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000013ce8b3f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bca580 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8bca660 .functor AND 1, L_0000013ce8c39a30, L_0000013ce8bca580, C4<1>, C4<1>;
L_0000013ce8bca5f0 .functor AND 1, L_0000013ce8c3a570, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8bca6d0 .functor OR 1, L_0000013ce8bca660, L_0000013ce8bca5f0, C4<0>, C4<0>;
v0000013ce8c221e0_0 .net "and_in0", 0 0, L_0000013ce8bca660;  1 drivers
v0000013ce8c22500_0 .net "and_in1", 0 0, L_0000013ce8bca5f0;  1 drivers
v0000013ce8c22b40_0 .net "in0", 0 0, L_0000013ce8c39a30;  1 drivers
v0000013ce8c225a0_0 .net "in1", 0 0, L_0000013ce8c3a570;  1 drivers
v0000013ce8c22e60_0 .net "not_sel", 0 0, L_0000013ce8bca580;  1 drivers
v0000013ce8c22960_0 .net "out", 0 0, L_0000013ce8bca6d0;  1 drivers
v0000013ce8c21100_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8aa69a0 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000013ce8b3f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bca740 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8baaf80 .functor AND 1, L_0000013ce8c3a890, L_0000013ce8bca740, C4<1>, C4<1>;
L_0000013ce8bab060 .functor AND 1, L_0000013ce8c3a4d0, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8bab0d0 .functor OR 1, L_0000013ce8baaf80, L_0000013ce8bab060, C4<0>, C4<0>;
v0000013ce8c22fa0_0 .net "and_in0", 0 0, L_0000013ce8baaf80;  1 drivers
v0000013ce8c245b0_0 .net "and_in1", 0 0, L_0000013ce8bab060;  1 drivers
v0000013ce8c24790_0 .net "in0", 0 0, L_0000013ce8c3a890;  1 drivers
v0000013ce8c23e30_0 .net "in1", 0 0, L_0000013ce8c3a4d0;  1 drivers
v0000013ce8c23d90_0 .net "not_sel", 0 0, L_0000013ce8bca740;  1 drivers
v0000013ce8c24830_0 .net "out", 0 0, L_0000013ce8bab0d0;  1 drivers
v0000013ce8c234d0_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8c252b0 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000013ce8b3f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8bab3e0 .functor NOT 1, L_0000013ce8bc9d30, C4<0>, C4<0>, C4<0>;
L_0000013ce8b1d930 .functor AND 1, L_0000013ce8c39f30, L_0000013ce8bab3e0, C4<1>, C4<1>;
L_0000013ce8b80cc0 .functor AND 1, L_0000013ce8c3a430, L_0000013ce8bc9d30, C4<1>, C4<1>;
L_0000013ce8c846b0 .functor OR 1, L_0000013ce8b1d930, L_0000013ce8b80cc0, C4<0>, C4<0>;
v0000013ce8c23c50_0 .net "and_in0", 0 0, L_0000013ce8b1d930;  1 drivers
v0000013ce8c24bf0_0 .net "and_in1", 0 0, L_0000013ce8b80cc0;  1 drivers
v0000013ce8c23430_0 .net "in0", 0 0, L_0000013ce8c39f30;  1 drivers
v0000013ce8c240b0_0 .net "in1", 0 0, L_0000013ce8c3a430;  1 drivers
v0000013ce8c231b0_0 .net "not_sel", 0 0, L_0000013ce8bab3e0;  1 drivers
v0000013ce8c248d0_0 .net "out", 0 0, L_0000013ce8c846b0;  1 drivers
v0000013ce8c24290_0 .net "sel", 0 0, L_0000013ce8bc9d30;  alias, 1 drivers
S_0000013ce8c25760 .scope module, "cmp_2" "comparator" 5 101, 6 38 0, S_0000013ce8b399a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /OUTPUT 5 "greater";
    .port_info 3 /OUTPUT 5 "smaller";
L_0000013ce8c85130 .functor XNOR 1, L_0000013ce8c3a7f0, L_0000013ce8c3a930, C4<0>, C4<0>;
L_0000013ce8c83a00 .functor XNOR 1, L_0000013ce8c398f0, L_0000013ce8c3a610, C4<0>, C4<0>;
L_0000013ce8c84480 .functor XNOR 1, L_0000013ce8c3a9d0, L_0000013ce8c3a6b0, C4<0>, C4<0>;
L_0000013ce8c841e0 .functor XNOR 1, L_0000013ce8c39490, L_0000013ce8c3a2f0, C4<0>, C4<0>;
L_0000013ce8c84a30 .functor XNOR 1, L_0000013ce8c39b70, L_0000013ce8c39fd0, C4<0>, C4<0>;
L_0000013ce8c835a0 .functor NOT 1, L_0000013ce8c39350, C4<0>, C4<0>, C4<0>;
L_0000013ce8c84560 .functor NOT 1, L_0000013ce8c393f0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c837d0 .functor NOT 1, L_0000013ce8c3a070, C4<0>, C4<0>, C4<0>;
L_0000013ce8c84330 .functor NOT 1, L_0000013ce8c3a750, C4<0>, C4<0>, C4<0>;
L_0000013ce8c848e0 .functor NOT 1, L_0000013ce8c395d0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c83840 .functor AND 1, L_0000013ce8c3a1b0, L_0000013ce8c835a0, C4<1>, C4<1>;
L_0000013ce8c84100 .functor AND 1, L_0000013ce8c39530, L_0000013ce8c84560, C4<1>, C4<1>;
L_0000013ce8c84720 .functor AND 1, L_0000013ce8c39c10, L_0000013ce8c837d0, C4<1>, C4<1>;
L_0000013ce8c83610 .functor AND 1, L_0000013ce8c3a110, L_0000013ce8c84330, C4<1>, C4<1>;
L_0000013ce8c838b0 .functor AND 1, L_0000013ce8c3a390, L_0000013ce8c848e0, C4<1>, C4<1>;
L_0000013ce8c83680 .functor AND 1, L_0000013ce8c84a30, L_0000013ce8c83610, C4<1>, C4<1>;
L_0000013ce8c843a0 .functor AND 1, L_0000013ce8c84a30, L_0000013ce8c841e0, C4<1>, C4<1>;
L_0000013ce8c84e20 .functor AND 1, L_0000013ce8c843a0, L_0000013ce8c84720, C4<1>, C4<1>;
L_0000013ce8c84950 .functor AND 1, L_0000013ce8c843a0, L_0000013ce8c84480, C4<1>, C4<1>;
L_0000013ce8c836f0 .functor AND 1, L_0000013ce8c84950, L_0000013ce8c84100, C4<1>, C4<1>;
L_0000013ce8c84410 .functor AND 1, L_0000013ce8c84950, L_0000013ce8c83a00, C4<1>, C4<1>;
L_0000013ce8c84cd0 .functor AND 1, L_0000013ce8c84410, L_0000013ce8c83840, C4<1>, C4<1>;
L_0000013ce8c83bc0 .functor OR 1, L_0000013ce8c838b0, L_0000013ce8c83680, C4<0>, C4<0>;
L_0000013ce8c84790 .functor OR 1, L_0000013ce8c83bc0, L_0000013ce8c84e20, C4<0>, C4<0>;
L_0000013ce8c845d0 .functor OR 1, L_0000013ce8c84790, L_0000013ce8c836f0, C4<0>, C4<0>;
L_0000013ce8c84db0 .functor OR 1, L_0000013ce8c845d0, L_0000013ce8c84cd0, C4<0>, C4<0>;
v0000013ce8c29a80_0 .net "A", 4 0, v0000013ce8c2fad0_0;  1 drivers
v0000013ce8c29b20_0 .net "A_gt_B", 0 0, L_0000013ce8c84db0;  1 drivers
v0000013ce8c2a980_0 .net "B", 4 0, v0000013ce8c30390_0;  alias, 1 drivers
v0000013ce8c287c0_0 .net *"_ivl_1", 0 0, L_0000013ce8c3a7f0;  1 drivers
v0000013ce8c28b80_0 .net *"_ivl_11", 0 0, L_0000013ce8c3a6b0;  1 drivers
v0000013ce8c28900_0 .net *"_ivl_13", 0 0, L_0000013ce8c39490;  1 drivers
v0000013ce8c28ea0_0 .net *"_ivl_15", 0 0, L_0000013ce8c3a2f0;  1 drivers
v0000013ce8c29da0_0 .net *"_ivl_17", 0 0, L_0000013ce8c39b70;  1 drivers
v0000013ce8c28360_0 .net *"_ivl_19", 0 0, L_0000013ce8c39fd0;  1 drivers
v0000013ce8c28400_0 .net *"_ivl_21", 0 0, L_0000013ce8c39350;  1 drivers
v0000013ce8c298a0_0 .net *"_ivl_23", 0 0, L_0000013ce8c393f0;  1 drivers
v0000013ce8c2a660_0 .net *"_ivl_25", 0 0, L_0000013ce8c3a070;  1 drivers
v0000013ce8c28fe0_0 .net *"_ivl_27", 0 0, L_0000013ce8c3a750;  1 drivers
v0000013ce8c28e00_0 .net *"_ivl_29", 0 0, L_0000013ce8c395d0;  1 drivers
v0000013ce8c2a2a0_0 .net *"_ivl_3", 0 0, L_0000013ce8c3a930;  1 drivers
v0000013ce8c2a5c0_0 .net *"_ivl_31", 0 0, L_0000013ce8c3a1b0;  1 drivers
v0000013ce8c2a700_0 .net *"_ivl_33", 0 0, L_0000013ce8c39530;  1 drivers
v0000013ce8c294e0_0 .net *"_ivl_35", 0 0, L_0000013ce8c39c10;  1 drivers
v0000013ce8c29bc0_0 .net *"_ivl_37", 0 0, L_0000013ce8c3a110;  1 drivers
v0000013ce8c28a40_0 .net *"_ivl_39", 0 0, L_0000013ce8c3a390;  1 drivers
v0000013ce8c29e40_0 .net *"_ivl_5", 0 0, L_0000013ce8c398f0;  1 drivers
v0000013ce8c2a0c0_0 .net *"_ivl_7", 0 0, L_0000013ce8c3a610;  1 drivers
v0000013ce8c2a7a0_0 .net *"_ivl_9", 0 0, L_0000013ce8c3a9d0;  1 drivers
v0000013ce8c2a340_0 .net "eq0", 0 0, L_0000013ce8c85130;  1 drivers
v0000013ce8c29580_0 .net "eq1", 0 0, L_0000013ce8c83a00;  1 drivers
v0000013ce8c296c0_0 .net "eq2", 0 0, L_0000013ce8c84480;  1 drivers
v0000013ce8c284a0_0 .net "eq3", 0 0, L_0000013ce8c841e0;  1 drivers
v0000013ce8c28860_0 .net "eq4", 0 0, L_0000013ce8c84a30;  1 drivers
v0000013ce8c291c0_0 .net "eq4_and_eq3", 0 0, L_0000013ce8c843a0;  1 drivers
v0000013ce8c29440_0 .net "eq4_and_gt3", 0 0, L_0000013ce8c83680;  1 drivers
v0000013ce8c2a160_0 .net "eq4_eq3_and_eq2", 0 0, L_0000013ce8c84950;  1 drivers
v0000013ce8c2a840_0 .net "eq4_eq3_and_gt2", 0 0, L_0000013ce8c84e20;  1 drivers
v0000013ce8c29620_0 .net "eq4_eq3_eq2_and_eq1", 0 0, L_0000013ce8c84410;  1 drivers
v0000013ce8c2a200_0 .net "eq4_eq3_eq2_and_gt1", 0 0, L_0000013ce8c836f0;  1 drivers
v0000013ce8c2aa20_0 .net "eq4_eq3_eq2_eq1_and_gt0", 0 0, L_0000013ce8c84cd0;  1 drivers
v0000013ce8c29ee0_0 .net "greater", 4 0, L_0000013ce8c8a300;  alias, 1 drivers
v0000013ce8c29760_0 .net "gt0", 0 0, L_0000013ce8c83840;  1 drivers
v0000013ce8c2a3e0_0 .net "gt1", 0 0, L_0000013ce8c84100;  1 drivers
v0000013ce8c2a480_0 .net "gt2", 0 0, L_0000013ce8c84720;  1 drivers
v0000013ce8c2a8e0_0 .net "gt3", 0 0, L_0000013ce8c83610;  1 drivers
v0000013ce8c2a520_0 .net "gt4", 0 0, L_0000013ce8c838b0;  1 drivers
v0000013ce8c29f80_0 .net "not_B0", 0 0, L_0000013ce8c835a0;  1 drivers
v0000013ce8c293a0_0 .net "not_B1", 0 0, L_0000013ce8c84560;  1 drivers
v0000013ce8c29080_0 .net "not_B2", 0 0, L_0000013ce8c837d0;  1 drivers
v0000013ce8c2aac0_0 .net "not_B3", 0 0, L_0000013ce8c84330;  1 drivers
v0000013ce8c29800_0 .net "not_B4", 0 0, L_0000013ce8c848e0;  1 drivers
v0000013ce8c285e0_0 .net "or_temp1", 0 0, L_0000013ce8c83bc0;  1 drivers
v0000013ce8c29940_0 .net "or_temp2", 0 0, L_0000013ce8c84790;  1 drivers
v0000013ce8c289a0_0 .net "or_temp3", 0 0, L_0000013ce8c845d0;  1 drivers
v0000013ce8c28ae0_0 .net "smaller", 4 0, L_0000013ce8c8b340;  alias, 1 drivers
L_0000013ce8c3a7f0 .part v0000013ce8c2fad0_0, 0, 1;
L_0000013ce8c3a930 .part v0000013ce8c30390_0, 0, 1;
L_0000013ce8c398f0 .part v0000013ce8c2fad0_0, 1, 1;
L_0000013ce8c3a610 .part v0000013ce8c30390_0, 1, 1;
L_0000013ce8c3a9d0 .part v0000013ce8c2fad0_0, 2, 1;
L_0000013ce8c3a6b0 .part v0000013ce8c30390_0, 2, 1;
L_0000013ce8c39490 .part v0000013ce8c2fad0_0, 3, 1;
L_0000013ce8c3a2f0 .part v0000013ce8c30390_0, 3, 1;
L_0000013ce8c39b70 .part v0000013ce8c2fad0_0, 4, 1;
L_0000013ce8c39fd0 .part v0000013ce8c30390_0, 4, 1;
L_0000013ce8c39350 .part v0000013ce8c30390_0, 0, 1;
L_0000013ce8c393f0 .part v0000013ce8c30390_0, 1, 1;
L_0000013ce8c3a070 .part v0000013ce8c30390_0, 2, 1;
L_0000013ce8c3a750 .part v0000013ce8c30390_0, 3, 1;
L_0000013ce8c395d0 .part v0000013ce8c30390_0, 4, 1;
L_0000013ce8c3a1b0 .part v0000013ce8c2fad0_0, 0, 1;
L_0000013ce8c39530 .part v0000013ce8c2fad0_0, 1, 1;
L_0000013ce8c39c10 .part v0000013ce8c2fad0_0, 2, 1;
L_0000013ce8c3a110 .part v0000013ce8c2fad0_0, 3, 1;
L_0000013ce8c3a390 .part v0000013ce8c2fad0_0, 4, 1;
S_0000013ce8c25c10 .scope module, "greater_mux" "mux_2to1_5bit" 6 106, 6 23 0, S_0000013ce8c25760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000013ce8c2b9c0_0 .net "in0", 4 0, v0000013ce8c30390_0;  alias, 1 drivers
v0000013ce8c2ade0_0 .net "in1", 4 0, v0000013ce8c2fad0_0;  alias, 1 drivers
v0000013ce8c2ba60_0 .net "out", 4 0, L_0000013ce8c8a300;  alias, 1 drivers
v0000013ce8c2b560_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
L_0000013ce8c39cb0 .part v0000013ce8c30390_0, 0, 1;
L_0000013ce8c39e90 .part v0000013ce8c2fad0_0, 0, 1;
L_0000013ce8c39670 .part v0000013ce8c30390_0, 1, 1;
L_0000013ce8c3a250 .part v0000013ce8c2fad0_0, 1, 1;
L_0000013ce8c39710 .part v0000013ce8c30390_0, 2, 1;
L_0000013ce8c397b0 .part v0000013ce8c2fad0_0, 2, 1;
L_0000013ce8c39850 .part v0000013ce8c30390_0, 3, 1;
L_0000013ce8c39d50 .part v0000013ce8c2fad0_0, 3, 1;
L_0000013ce8c39df0 .part v0000013ce8c30390_0, 4, 1;
L_0000013ce8c8a1c0 .part v0000013ce8c2fad0_0, 4, 1;
LS_0000013ce8c8a300_0_0 .concat8 [ 1 1 1 1], L_0000013ce8c85050, L_0000013ce8c84e90, L_0000013ce8c83a70, L_0000013ce8c84f00;
LS_0000013ce8c8a300_0_4 .concat8 [ 1 0 0 0], L_0000013ce8c83ed0;
L_0000013ce8c8a300 .concat8 [ 4 1 0 0], LS_0000013ce8c8a300_0_0, LS_0000013ce8c8a300_0_4;
S_0000013ce8c25da0 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000013ce8c25c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c84020 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c83760 .functor AND 1, L_0000013ce8c39cb0, L_0000013ce8c84020, C4<1>, C4<1>;
L_0000013ce8c83e60 .functor AND 1, L_0000013ce8c39e90, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c85050 .functor OR 1, L_0000013ce8c83760, L_0000013ce8c83e60, C4<0>, C4<0>;
v0000013ce8c265c0_0 .net "and_in0", 0 0, L_0000013ce8c83760;  1 drivers
v0000013ce8c28140_0 .net "and_in1", 0 0, L_0000013ce8c83e60;  1 drivers
v0000013ce8c281e0_0 .net "in0", 0 0, L_0000013ce8c39cb0;  1 drivers
v0000013ce8c27880_0 .net "in1", 0 0, L_0000013ce8c39e90;  1 drivers
v0000013ce8c263e0_0 .net "not_sel", 0 0, L_0000013ce8c84020;  1 drivers
v0000013ce8c28000_0 .net "out", 0 0, L_0000013ce8c85050;  1 drivers
v0000013ce8c27e20_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c255d0 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000013ce8c25c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c84800 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c84870 .functor AND 1, L_0000013ce8c39670, L_0000013ce8c84800, C4<1>, C4<1>;
L_0000013ce8c849c0 .functor AND 1, L_0000013ce8c3a250, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c84e90 .functor OR 1, L_0000013ce8c84870, L_0000013ce8c849c0, C4<0>, C4<0>;
v0000013ce8c26340_0 .net "and_in0", 0 0, L_0000013ce8c84870;  1 drivers
v0000013ce8c279c0_0 .net "and_in1", 0 0, L_0000013ce8c849c0;  1 drivers
v0000013ce8c26480_0 .net "in0", 0 0, L_0000013ce8c39670;  1 drivers
v0000013ce8c27100_0 .net "in1", 0 0, L_0000013ce8c3a250;  1 drivers
v0000013ce8c268e0_0 .net "not_sel", 0 0, L_0000013ce8c84800;  1 drivers
v0000013ce8c26520_0 .net "out", 0 0, L_0000013ce8c84e90;  1 drivers
v0000013ce8c26980_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c25f30 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000013ce8c25c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c84fe0 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c83920 .functor AND 1, L_0000013ce8c39710, L_0000013ce8c84fe0, C4<1>, C4<1>;
L_0000013ce8c84640 .functor AND 1, L_0000013ce8c397b0, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c83a70 .functor OR 1, L_0000013ce8c83920, L_0000013ce8c84640, C4<0>, C4<0>;
v0000013ce8c27420_0 .net "and_in0", 0 0, L_0000013ce8c83920;  1 drivers
v0000013ce8c26660_0 .net "and_in1", 0 0, L_0000013ce8c84640;  1 drivers
v0000013ce8c26ac0_0 .net "in0", 0 0, L_0000013ce8c39710;  1 drivers
v0000013ce8c26b60_0 .net "in1", 0 0, L_0000013ce8c397b0;  1 drivers
v0000013ce8c26700_0 .net "not_sel", 0 0, L_0000013ce8c84fe0;  1 drivers
v0000013ce8c267a0_0 .net "out", 0 0, L_0000013ce8c83a70;  1 drivers
v0000013ce8c26e80_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c25120 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000013ce8c25c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c84bf0 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c844f0 .functor AND 1, L_0000013ce8c39850, L_0000013ce8c84bf0, C4<1>, C4<1>;
L_0000013ce8c83fb0 .functor AND 1, L_0000013ce8c39d50, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c84f00 .functor OR 1, L_0000013ce8c844f0, L_0000013ce8c83fb0, C4<0>, C4<0>;
v0000013ce8c26a20_0 .net "and_in0", 0 0, L_0000013ce8c844f0;  1 drivers
v0000013ce8c277e0_0 .net "and_in1", 0 0, L_0000013ce8c83fb0;  1 drivers
v0000013ce8c27920_0 .net "in0", 0 0, L_0000013ce8c39850;  1 drivers
v0000013ce8c26c00_0 .net "in1", 0 0, L_0000013ce8c39d50;  1 drivers
v0000013ce8c26ca0_0 .net "not_sel", 0 0, L_0000013ce8c84bf0;  1 drivers
v0000013ce8c26de0_0 .net "out", 0 0, L_0000013ce8c84f00;  1 drivers
v0000013ce8c271a0_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c25440 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000013ce8c25c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c84aa0 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c84b10 .functor AND 1, L_0000013ce8c39df0, L_0000013ce8c84aa0, C4<1>, C4<1>;
L_0000013ce8c84b80 .functor AND 1, L_0000013ce8c8a1c0, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c83ed0 .functor OR 1, L_0000013ce8c84b10, L_0000013ce8c84b80, C4<0>, C4<0>;
v0000013ce8c26fc0_0 .net "and_in0", 0 0, L_0000013ce8c84b10;  1 drivers
v0000013ce8c27240_0 .net "and_in1", 0 0, L_0000013ce8c84b80;  1 drivers
v0000013ce8c272e0_0 .net "in0", 0 0, L_0000013ce8c39df0;  1 drivers
v0000013ce8c27380_0 .net "in1", 0 0, L_0000013ce8c8a1c0;  1 drivers
v0000013ce8c274c0_0 .net "not_sel", 0 0, L_0000013ce8c84aa0;  1 drivers
v0000013ce8c2b420_0 .net "out", 0 0, L_0000013ce8c83ed0;  1 drivers
v0000013ce8c2b1a0_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c258f0 .scope module, "smaller_mux" "mux_2to1_5bit" 6 107, 6 23 0, S_0000013ce8c25760;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000013ce8c28cc0_0 .net "in0", 4 0, v0000013ce8c2fad0_0;  alias, 1 drivers
v0000013ce8c28f40_0 .net "in1", 4 0, v0000013ce8c30390_0;  alias, 1 drivers
v0000013ce8c28720_0 .net "out", 4 0, L_0000013ce8c8b340;  alias, 1 drivers
v0000013ce8c28680_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
L_0000013ce8c8a260 .part v0000013ce8c2fad0_0, 0, 1;
L_0000013ce8c8aa80 .part v0000013ce8c30390_0, 0, 1;
L_0000013ce8c8ba20 .part v0000013ce8c2fad0_0, 1, 1;
L_0000013ce8c8a9e0 .part v0000013ce8c30390_0, 1, 1;
L_0000013ce8c8b020 .part v0000013ce8c2fad0_0, 2, 1;
L_0000013ce8c8b700 .part v0000013ce8c30390_0, 2, 1;
L_0000013ce8c8b660 .part v0000013ce8c2fad0_0, 3, 1;
L_0000013ce8c8a4e0 .part v0000013ce8c30390_0, 3, 1;
L_0000013ce8c8c420 .part v0000013ce8c2fad0_0, 4, 1;
L_0000013ce8c8c4c0 .part v0000013ce8c30390_0, 4, 1;
LS_0000013ce8c8b340_0_0 .concat8 [ 1 1 1 1], L_0000013ce8c850c0, L_0000013ce8c83df0, L_0000013ce8c83d10, L_0000013ce8c84170;
LS_0000013ce8c8b340_0_4 .concat8 [ 1 0 0 0], L_0000013ce8c852f0;
L_0000013ce8c8b340 .concat8 [ 4 1 0 0], LS_0000013ce8c8b340_0_0, LS_0000013ce8c8b340_0_4;
S_0000013ce8c25a80 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000013ce8c258f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c83990 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c83ae0 .functor AND 1, L_0000013ce8c8a260, L_0000013ce8c83990, C4<1>, C4<1>;
L_0000013ce8c84f70 .functor AND 1, L_0000013ce8c8aa80, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c850c0 .functor OR 1, L_0000013ce8c83ae0, L_0000013ce8c84f70, C4<0>, C4<0>;
v0000013ce8c2b600_0 .net "and_in0", 0 0, L_0000013ce8c83ae0;  1 drivers
v0000013ce8c2bf60_0 .net "and_in1", 0 0, L_0000013ce8c84f70;  1 drivers
v0000013ce8c2b740_0 .net "in0", 0 0, L_0000013ce8c8a260;  1 drivers
v0000013ce8c2b7e0_0 .net "in1", 0 0, L_0000013ce8c8aa80;  1 drivers
v0000013ce8c2bb00_0 .net "not_sel", 0 0, L_0000013ce8c83990;  1 drivers
v0000013ce8c2ad40_0 .net "out", 0 0, L_0000013ce8c850c0;  1 drivers
v0000013ce8c2c0a0_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c2cb30 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000013ce8c258f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c84c60 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c83b50 .functor AND 1, L_0000013ce8c8ba20, L_0000013ce8c84c60, C4<1>, C4<1>;
L_0000013ce8c84d40 .functor AND 1, L_0000013ce8c8a9e0, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c83df0 .functor OR 1, L_0000013ce8c83b50, L_0000013ce8c84d40, C4<0>, C4<0>;
v0000013ce8c2ae80_0 .net "and_in0", 0 0, L_0000013ce8c83b50;  1 drivers
v0000013ce8c2bba0_0 .net "and_in1", 0 0, L_0000013ce8c84d40;  1 drivers
v0000013ce8c2ac00_0 .net "in0", 0 0, L_0000013ce8c8ba20;  1 drivers
v0000013ce8c2b880_0 .net "in1", 0 0, L_0000013ce8c8a9e0;  1 drivers
v0000013ce8c2bc40_0 .net "not_sel", 0 0, L_0000013ce8c84c60;  1 drivers
v0000013ce8c2b6a0_0 .net "out", 0 0, L_0000013ce8c83df0;  1 drivers
v0000013ce8c2be20_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c2ce50 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000013ce8c258f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c83c30 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c83ca0 .functor AND 1, L_0000013ce8c8b020, L_0000013ce8c83c30, C4<1>, C4<1>;
L_0000013ce8c84250 .functor AND 1, L_0000013ce8c8b700, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c83d10 .functor OR 1, L_0000013ce8c83ca0, L_0000013ce8c84250, C4<0>, C4<0>;
v0000013ce8c2bce0_0 .net "and_in0", 0 0, L_0000013ce8c83ca0;  1 drivers
v0000013ce8c2af20_0 .net "and_in1", 0 0, L_0000013ce8c84250;  1 drivers
v0000013ce8c2b920_0 .net "in0", 0 0, L_0000013ce8c8b020;  1 drivers
v0000013ce8c2bd80_0 .net "in1", 0 0, L_0000013ce8c8b700;  1 drivers
v0000013ce8c2afc0_0 .net "not_sel", 0 0, L_0000013ce8c83c30;  1 drivers
v0000013ce8c2b060_0 .net "out", 0 0, L_0000013ce8c83d10;  1 drivers
v0000013ce8c2bec0_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c2d170 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000013ce8c258f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c83d80 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c83f40 .functor AND 1, L_0000013ce8c8b660, L_0000013ce8c83d80, C4<1>, C4<1>;
L_0000013ce8c84090 .functor AND 1, L_0000013ce8c8a4e0, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c84170 .functor OR 1, L_0000013ce8c83f40, L_0000013ce8c84090, C4<0>, C4<0>;
v0000013ce8c2c000_0 .net "and_in0", 0 0, L_0000013ce8c83f40;  1 drivers
v0000013ce8c2c140_0 .net "and_in1", 0 0, L_0000013ce8c84090;  1 drivers
v0000013ce8c2c1e0_0 .net "in0", 0 0, L_0000013ce8c8b660;  1 drivers
v0000013ce8c2b100_0 .net "in1", 0 0, L_0000013ce8c8a4e0;  1 drivers
v0000013ce8c2ab60_0 .net "not_sel", 0 0, L_0000013ce8c83d80;  1 drivers
v0000013ce8c2aca0_0 .net "out", 0 0, L_0000013ce8c84170;  1 drivers
v0000013ce8c2b240_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c2c360 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000013ce8c258f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000013ce8c842c0 .functor NOT 1, L_0000013ce8c84db0, C4<0>, C4<0>, C4<0>;
L_0000013ce8c851a0 .functor AND 1, L_0000013ce8c8c420, L_0000013ce8c842c0, C4<1>, C4<1>;
L_0000013ce8c854b0 .functor AND 1, L_0000013ce8c8c4c0, L_0000013ce8c84db0, C4<1>, C4<1>;
L_0000013ce8c852f0 .functor OR 1, L_0000013ce8c851a0, L_0000013ce8c854b0, C4<0>, C4<0>;
v0000013ce8c2b2e0_0 .net "and_in0", 0 0, L_0000013ce8c851a0;  1 drivers
v0000013ce8c2b380_0 .net "and_in1", 0 0, L_0000013ce8c854b0;  1 drivers
v0000013ce8c2b4c0_0 .net "in0", 0 0, L_0000013ce8c8c420;  1 drivers
v0000013ce8c29c60_0 .net "in1", 0 0, L_0000013ce8c8c4c0;  1 drivers
v0000013ce8c28c20_0 .net "not_sel", 0 0, L_0000013ce8c842c0;  1 drivers
v0000013ce8c28540_0 .net "out", 0 0, L_0000013ce8c852f0;  1 drivers
v0000013ce8c29d00_0 .net "sel", 0 0, L_0000013ce8c84db0;  alias, 1 drivers
S_0000013ce8c2ccc0 .scope module, "m" "mem" 5 82, 7 6 0, S_0000013ce8b399a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "readEnable";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INOUT 6 "data";
P_0000013ce8aecf30 .param/l "ADDR_WIDTH" 0 7 8, +C4<00000000000000000000000000000100>;
P_0000013ce8aecf68 .param/l "DATA_WIDTH" 0 7 9, +C4<000000000000000000000000000000110>;
L_0000013ce8bc9e80 .functor AND 1, v0000013ce8c30110_0, L_0000013ce8c38db0, C4<1>, C4<1>;
v0000013ce8c28d60_0 .net *"_ivl_1", 0 0, L_0000013ce8c38db0;  1 drivers
v0000013ce8c29120_0 .net *"_ivl_3", 0 0, L_0000013ce8bc9e80;  1 drivers
o0000013ce8bd3158 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v0000013ce8c299e0_0 name=_ivl_4
v0000013ce8c29260_0 .net "addr", 3 0, L_0000013ce8c37690;  alias, 1 drivers
v0000013ce8c2a020_0 .net "clk", 0 0, v0000013ce8c37eb0_0;  alias, 1 drivers
v0000013ce8c29300_0 .net8 "data", 5 0, RS_0000013ce8bd31b8;  alias, 2 drivers
v0000013ce8c2f030 .array "memory", 0 15, 5 0;
v0000013ce8c2f8f0_0 .net "readEnable", 0 0, v0000013ce8c30110_0;  1 drivers
v0000013ce8c30890_0 .var "temp_data", 5 0;
v0000013ce8c2eef0_0 .net "writeEnable", 0 0, v0000013ce8c30750_0;  1 drivers
L_0000013ce8c38db0 .reduce/nor v0000013ce8c30750_0;
L_0000013ce8c384f0 .functor MUXZ 6, o0000013ce8bd3158, v0000013ce8c30890_0, L_0000013ce8bc9e80, C4<>;
S_0000013ce8c2dad0 .scope module, "u_seven_segment_display" "seven_segment_display" 3 61, 8 1 0, S_0000013ce8b3bf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "number1";
    .port_info 3 /INPUT 5 "number2";
    .port_info 4 /OUTPUT 8 "an";
    .port_info 5 /OUTPUT 7 "a_to_g";
P_0000013ce8c32750 .param/l "A" 1 8 22, C4<0001000>;
P_0000013ce8c32788 .param/l "B" 1 8 23, C4<1100000>;
P_0000013ce8c327c0 .param/l "C" 1 8 24, C4<0110001>;
P_0000013ce8c327f8 .param/l "D" 1 8 25, C4<1000010>;
P_0000013ce8c32830 .param/l "E" 1 8 26, C4<0110000>;
P_0000013ce8c32868 .param/l "EIGHT" 1 8 20, C4<0000000>;
P_0000013ce8c328a0 .param/l "F" 1 8 27, C4<0111000>;
P_0000013ce8c328d8 .param/l "FIVE" 1 8 17, C4<0100100>;
P_0000013ce8c32910 .param/l "FOUR" 1 8 16, C4<1001100>;
P_0000013ce8c32948 .param/l "NINE" 1 8 21, C4<0000100>;
P_0000013ce8c32980 .param/l "ONE" 1 8 13, C4<1001111>;
P_0000013ce8c329b8 .param/l "SEVEN" 1 8 19, C4<0001111>;
P_0000013ce8c329f0 .param/l "SIX" 1 8 18, C4<0100000>;
P_0000013ce8c32a28 .param/l "THREE" 1 8 15, C4<0000110>;
P_0000013ce8c32a60 .param/l "TWO" 1 8 14, C4<0010010>;
P_0000013ce8c32a98 .param/l "ZERO" 1 8 12, C4<0000001>;
v0000013ce8c2e770_0 .net *"_ivl_0", 31 0, L_0000013ce8c8bf20;  1 drivers
v0000013ce8c2e810_0 .net *"_ivl_10", 31 0, L_0000013ce8c8be80;  1 drivers
L_0000013ce8c3aeb0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ce8c2e950_0 .net *"_ivl_13", 26 0, L_0000013ce8c3aeb0;  1 drivers
L_0000013ce8c3aef8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000013ce8c2e9f0_0 .net/2u *"_ivl_14", 31 0, L_0000013ce8c3aef8;  1 drivers
v0000013ce8c2ea90_0 .net *"_ivl_16", 31 0, L_0000013ce8c8ab20;  1 drivers
v0000013ce8c2ec70_0 .net *"_ivl_20", 31 0, L_0000013ce8c8b200;  1 drivers
L_0000013ce8c3af40 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ce8c2ed10_0 .net *"_ivl_23", 26 0, L_0000013ce8c3af40;  1 drivers
L_0000013ce8c3af88 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000013ce8c31bf0_0 .net/2u *"_ivl_24", 31 0, L_0000013ce8c3af88;  1 drivers
v0000013ce8c30d90_0 .net *"_ivl_26", 31 0, L_0000013ce8c8a580;  1 drivers
L_0000013ce8c3ae20 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ce8c31290_0 .net *"_ivl_3", 26 0, L_0000013ce8c3ae20;  1 drivers
v0000013ce8c31650_0 .net *"_ivl_30", 31 0, L_0000013ce8c8b160;  1 drivers
L_0000013ce8c3afd0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ce8c31c90_0 .net *"_ivl_33", 26 0, L_0000013ce8c3afd0;  1 drivers
L_0000013ce8c3b018 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000013ce8c31830_0 .net/2u *"_ivl_34", 31 0, L_0000013ce8c3b018;  1 drivers
v0000013ce8c315b0_0 .net *"_ivl_36", 31 0, L_0000013ce8c8a3a0;  1 drivers
L_0000013ce8c3ae68 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000013ce8c31f10_0 .net/2u *"_ivl_4", 31 0, L_0000013ce8c3ae68;  1 drivers
v0000013ce8c316f0_0 .net *"_ivl_6", 31 0, L_0000013ce8c8c060;  1 drivers
v0000013ce8c32230_0 .var "a_to_g", 6 0;
v0000013ce8c31d30_0 .var "an", 7 0;
v0000013ce8c32190_0 .net "clk", 0 0, v0000013ce8c37eb0_0;  alias, 1 drivers
v0000013ce8c313d0_0 .var "digit_to_display", 3 0;
v0000013ce8c32050_0 .net "display_select", 2 0, L_0000013ce8c8b7a0;  1 drivers
v0000013ce8c322d0_0 .net "number1", 4 0, v0000013ce8c2fb70_0;  alias, 1 drivers
v0000013ce8c32370_0 .net "number1_ones", 3 0, L_0000013ce8c8a8a0;  1 drivers
v0000013ce8c32410_0 .net "number1_tens", 3 0, L_0000013ce8c8b0c0;  1 drivers
v0000013ce8c31dd0_0 .net "number2", 4 0, v0000013ce8c30570_0;  alias, 1 drivers
v0000013ce8c31b50_0 .net "number2_ones", 3 0, L_0000013ce8c8b2a0;  1 drivers
v0000013ce8c320f0_0 .net "number2_tens", 3 0, L_0000013ce8c8bc00;  1 drivers
v0000013ce8c318d0_0 .var "refresh_counter", 19 0;
v0000013ce8c31e70_0 .net "reset", 0 0, v0000013ce8c375f0_0;  alias, 1 drivers
E_0000013ce8b94cd0 .event anyedge, v0000013ce8c313d0_0;
E_0000013ce8b95b10/0 .event anyedge, v0000013ce8c32050_0, v0000013ce8c31b50_0, v0000013ce8c320f0_0, v0000013ce8c32410_0;
E_0000013ce8b95b10/1 .event anyedge, v0000013ce8c32370_0;
E_0000013ce8b95b10 .event/or E_0000013ce8b95b10/0, E_0000013ce8b95b10/1;
E_0000013ce8b96290 .event anyedge, v0000013ce8c32050_0;
L_0000013ce8c8bf20 .concat [ 5 27 0 0], v0000013ce8c2fb70_0, L_0000013ce8c3ae20;
L_0000013ce8c8c060 .arith/div 32, L_0000013ce8c8bf20, L_0000013ce8c3ae68;
L_0000013ce8c8b0c0 .part L_0000013ce8c8c060, 0, 4;
L_0000013ce8c8be80 .concat [ 5 27 0 0], v0000013ce8c2fb70_0, L_0000013ce8c3aeb0;
L_0000013ce8c8ab20 .arith/mod 32, L_0000013ce8c8be80, L_0000013ce8c3aef8;
L_0000013ce8c8a8a0 .part L_0000013ce8c8ab20, 0, 4;
L_0000013ce8c8b200 .concat [ 5 27 0 0], v0000013ce8c30570_0, L_0000013ce8c3af40;
L_0000013ce8c8a580 .arith/div 32, L_0000013ce8c8b200, L_0000013ce8c3af88;
L_0000013ce8c8bc00 .part L_0000013ce8c8a580, 0, 4;
L_0000013ce8c8b160 .concat [ 5 27 0 0], v0000013ce8c30570_0, L_0000013ce8c3afd0;
L_0000013ce8c8a3a0 .arith/mod 32, L_0000013ce8c8b160, L_0000013ce8c3b018;
L_0000013ce8c8b2a0 .part L_0000013ce8c8a3a0, 0, 4;
L_0000013ce8c8b7a0 .part v0000013ce8c318d0_0, 17, 3;
    .scope S_0000013ce8b3c0b0;
T_0 ;
    %wait E_0000013ce8b94750;
    %load/vec4 v0000013ce8bad1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013ce8badfb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000013ce8bac930_0;
    %assign/vec4 v0000013ce8badfb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000013ce8b3c0b0;
T_1 ;
    %wait E_0000013ce8b94a10;
    %load/vec4 v0000013ce8badfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0000013ce8baca70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0000013ce8bad1f0_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0000013ce8bac750_0;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
T_1.11 ;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0000013ce8bac7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0000013ce8bac750_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000013ce8baddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
T_1.19 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0000013ce8baddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
T_1.21 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000013ce8bac930_0, 0, 4;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000013ce8c2ccc0;
T_2 ;
    %wait E_0000013ce8b94a10;
    %load/vec4 v0000013ce8c2eef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000013ce8c29300_0;
    %load/vec4 v0000013ce8c29260_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ce8c2f030, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000013ce8c2f8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000013ce8c29260_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000013ce8c2f030, 4;
    %assign/vec4 v0000013ce8c30890_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000013ce8b399a0;
T_3 ;
    %wait E_0000013ce8b94a10;
    %load/vec4 v0000013ce8c30c50_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v0000013ce8c2f350_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013ce8c2f2b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c2f2b0_0, 0;
T_3.1 ;
    %load/vec4 v0000013ce8c30110_0;
    %load/vec4 v0000013ce8c30750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v0000013ce8c2fdf0_0;
    %pad/u 5;
    %assign/vec4 v0000013ce8c2f530_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013ce8c2f530_0, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000013ce8b399a0;
T_4 ;
    %wait E_0000013ce8b94a10;
    %load/vec4 v0000013ce8c30cf0_0;
    %pad/u 3;
    %assign/vec4 v0000013ce8c2fc10_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000013ce8b399a0;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000013ce8c30610_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c30b10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8c30cf0_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0000013ce8b399a0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000013ce8c2fb70_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000013ce8c30570_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0000013ce8b399a0;
T_7 ;
    %wait E_0000013ce8b94a10;
    %load/vec4 v0000013ce8c30c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013ce8c30cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013ce8c30b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013ce8c30610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c2f350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c30750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013ce8c30110_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000013ce8c30570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013ce8c2fb70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000013ce8c2f350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 5 130 "$display", "reset at address %d", v0000013ce8c30610_0 {0 0 0};
    %load/vec4 v0000013ce8c30610_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013ce8c2f350_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000013ce8c30610_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000013ce8c30610_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0000013ce8c2f670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %jmp T_7.14;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013ce8c30110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c30750_0, 0;
    %jmp T_7.14;
T_7.7 ;
    %jmp T_7.14;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013ce8c30110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c30750_0, 0;
    %jmp T_7.14;
T_7.9 ;
    %jmp T_7.14;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c30110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013ce8c30750_0, 0;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v0000013ce8c2fdf0_0;
    %pushi/vec4 32, 0, 6;
    %and;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_7.15, 4;
    %load/vec4 v0000013ce8c2fb70_0;
    %assign/vec4 v0000013ce8c30bb0_0, 0;
    %load/vec4 v0000013ce8c30570_0;
    %assign/vec4 v0000013ce8c2fad0_0, 0;
    %load/vec4 v0000013ce8c2fdf0_0;
    %pad/u 5;
    %assign/vec4 v0000013ce8c30390_0, 0;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c30110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013ce8c30750_0, 0;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v0000013ce8c30a70_0;
    %assign/vec4 v0000013ce8c2fb70_0, 0;
    %load/vec4 v0000013ce8c30430_0;
    %assign/vec4 v0000013ce8c30570_0, 0;
    %load/vec4 v0000013ce8c30cf0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c30b10_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0000013ce8c30cf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000013ce8c30cf0_0, 0;
T_7.18 ;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c30110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013ce8c30750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013ce8c30b10_0, 0;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000013ce8c2dad0;
T_8 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000013ce8c318d0_0, 0, 20;
    %end;
    .thread T_8;
    .scope S_0000013ce8c2dad0;
T_9 ;
    %wait E_0000013ce8b94750;
    %load/vec4 v0000013ce8c31e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000013ce8c318d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000013ce8c318d0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0000013ce8c318d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000013ce8c2dad0;
T_10 ;
    %wait E_0000013ce8b96290;
    %load/vec4 v0000013ce8c32050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000013ce8c31d30_0, 0, 8;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0000013ce8c31d30_0, 0, 8;
    %jmp T_10.9;
T_10.1 ;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0000013ce8c31d30_0, 0, 8;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000013ce8c31d30_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v0000013ce8c31d30_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0000013ce8c31d30_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0000013ce8c31d30_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0000013ce8c31d30_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v0000013ce8c31d30_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000013ce8c2dad0;
T_11 ;
    %wait E_0000013ce8b95b10;
    %load/vec4 v0000013ce8c32050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8c313d0_0, 0, 4;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0000013ce8c31b50_0;
    %store/vec4 v0000013ce8c313d0_0, 0, 4;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0000013ce8c320f0_0;
    %store/vec4 v0000013ce8c313d0_0, 0, 4;
    %jmp T_11.9;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8c313d0_0, 0, 4;
    %jmp T_11.9;
T_11.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8c313d0_0, 0, 4;
    %jmp T_11.9;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8c313d0_0, 0, 4;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8c313d0_0, 0, 4;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0000013ce8c32410_0;
    %store/vec4 v0000013ce8c313d0_0, 0, 4;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0000013ce8c32370_0;
    %store/vec4 v0000013ce8c313d0_0, 0, 4;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000013ce8c2dad0;
T_12 ;
    %wait E_0000013ce8b94cd0;
    %load/vec4 v0000013ce8c313d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000013ce8c32230_0, 0, 7;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000013ce8baed00;
T_13 ;
    %wait E_0000013ce8b94710;
    %jmp T_13;
    .thread T_13;
    .scope S_0000013ce8baed00;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0000013ce8c37eb0_0;
    %inv;
    %store/vec4 v0000013ce8c37eb0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000013ce8baed00;
T_15 ;
    %pushi/vec4 69696969, 0, 32;
    %store/vec4 v0000013ce8c38e50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c37eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c375f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c375f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c375f0_0, 0, 1;
    %delay 170000, 0;
    %vpi_call 2 54 "$display", "Writing data to memory..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 57 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 60 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 63 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 65 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 68 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 70 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 73 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 75 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 78 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 80 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 83 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 85 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 88 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 90 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 93 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 95 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 98 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 100 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 103 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 105 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 108 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 110 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 113 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 115 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 118 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 120 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 123 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 125 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 128 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 130 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %vpi_func 2 133 "$random" 32, v0000013ce8c38e50_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000013ce8c390d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %vpi_call 2 135 "$display", "Data write at address %d with value %d", v0000013ce8c38270_0, v0000013ce8c390d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38a90_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013ce8c38450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %delay 20000, 0;
    %vpi_call 2 144 "$display", "Reading data from memory..." {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 154 "$display", "data at various locations:" {0 0 0};
    %fork t_1, S_0000013ce8bbec50;
    %jmp t_0;
    .scope S_0000013ce8bbec50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013ce8badab0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000013ce8badab0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0000013ce8badab0_0;
    %pad/s 4;
    %store/vec4 v0000013ce8c38270_0, 0, 4;
    %delay 20000, 0;
    %vpi_call 2 158 "$display", "Data at address %d: %d", v0000013ce8c38270_0, v0000013ce8c36fb0_0 {0 0 0};
    %load/vec4 v0000013ce8badab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013ce8badab0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_0000013ce8baed00;
t_0 %join;
    %delay 480000, 0;
    %vpi_call 2 160 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000013ce8baed00;
T_16 ;
    %vpi_call 2 164 "$dumpfile", "min_mex_tb.vcd" {0 0 0};
    %vpi_call 2 165 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013ce8baed00 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    ".\maintb.vl";
    ".\min_mex.vl";
    ".\ctrl.vl";
    ".\dp.vl";
    ".\comparator.vl";
    ".\mem.vl";
    ".\ssd.vl";
