 
****************************************
Report : area
Design : TPU_1
Version: O-2018.06
Date   : Thu Aug  7 12:05:03 2025
****************************************

Library(s) Used:

    slow (File: /home/wuyifan/Desktop/0728/Lib/slow.db)

Number of ports:                        35962
Number of nets:                        109398
Number of cells:                        74401
Number of combinational cells:          65076
Number of sequential cells:              6397
Number of macros/black boxes:               0
Number of buf/inv:                      30216
Number of references:                     160

Combinational area:             435973.311187
Buf/Inv area:                   121251.716902
Noncombinational area:          107795.924873
Macro/Black Box area:                0.000000
Net Interconnect area:         6687647.264221

Total cell area:                543769.236060
Total area:                    7231416.500281

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
TPU_1                             543769.2361    100.0     955.3824     628.6896  0.0000  TPU_1
Activation_Memory_Unit             13043.7220      2.4    3604.2049    9439.5171  0.0000  Activation_Memory_SIZE8_MEM_SIZE64_WRITE_ADDR_WIDTH6_READ_ADDR_WIDTH3_ACTUVATION_OUT_WIDTH56
Compensation_Array[0].Compensation_Processing_Element_u0
                                    3841.9920      0.7     488.9808     295.6464  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_0
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT
                                    3057.3648      0.6     409.9536       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_0
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     231.4368      0.0     231.4368       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_0_DW01_inc_0
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     249.0768      0.0     249.0768       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_0_DW01_inc_7
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_67
                                     676.6704      0.1     676.6704       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_0_DW01_add_1
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1
                                    1490.2272      0.3     255.4272       0.0000  0.0000  multiplier_8x5_0
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_1
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_0
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_2
                                      62.7984      0.0      62.7984       0.0000  0.0000  full_adder_1927
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_3
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1926
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_4
                                      64.9152      0.0      64.9152       0.0000  0.0000  full_adder_1925
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_5
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1924
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1923
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1922
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_2
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1921
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1920
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1919
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1918
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_6
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_1917
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1916
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_1
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1915
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_2
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1914
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_3
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1913
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_4
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1912
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_5
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1911
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1910
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1909
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1908
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_2
                                      33.8688      0.0      33.8688       0.0000  0.0000  full_adder_1907
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_3
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1906
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1905
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_5
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_1904
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_6
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1903
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_7
                                      52.9200      0.0      52.9200       0.0000  0.0000  full_adder_1902
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_0
                                      21.8736      0.0      21.8736       0.0000  0.0000  half_adder_0
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_375
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_374
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_373
Compensation_Array[0].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha4_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_372
Compensation_Array[0].Compensation_Processing_Element_u1
                                    4018.3920      0.7     496.7424     309.0528  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_23
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT
                                    3212.5968      0.6     503.0928       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_23
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     252.6048      0.0     252.6048       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_23_DW01_inc_0
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     421.9488      0.1     421.9488       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_23_DW01_inc_1
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_67
                                     472.7520      0.1     472.7520       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_23_DW01_add_1
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1
                                    1562.1984      0.3     220.8528       0.0000  0.0000  multiplier_8x5_23
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1901
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_2
                                      79.0272      0.0      79.0272       0.0000  0.0000  full_adder_1900
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_3
                                      59.2704      0.0      59.2704       0.0000  0.0000  full_adder_1899
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_4
                                      49.3920      0.0      49.3920       0.0000  0.0000  full_adder_1898
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1897
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_6
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1896
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1895
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1894
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1893
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_4
                                      67.7376      0.0      67.7376       0.0000  0.0000  full_adder_1892
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_5
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1891
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_6
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1890
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_7
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1889
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1888
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_2
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1887
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1886
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_4
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1885
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_5
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1884
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_6
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1883
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_7
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1882
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1881
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_2
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1880
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_3
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1879
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_4
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1878
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_5
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1877
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_6
                                      67.7376      0.0      67.7376       0.0000  0.0000  full_adder_1876
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_7
                                      49.3920      0.0      49.3920       0.0000  0.0000  full_adder_1875
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_371
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_7
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_370
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha2_0
                                      22.5792      0.0      22.5792       0.0000  0.0000  half_adder_369
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha3_0
                                      14.8176      0.0      14.8176       0.0000  0.0000  half_adder_368
Compensation_Array[0].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha4_0
                                      23.2848      0.0      23.2848       0.0000  0.0000  half_adder_367
Compensation_Array[0].Compensation_Processing_Element_u2
                                    3909.7296      0.7     378.9072     318.9312  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_22
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT
                                    3211.8912      0.6     433.9440       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_22
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     215.9136      0.0     215.9136       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_22_DW01_inc_0
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     389.4912      0.1     389.4912       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_22_DW01_inc_1
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_67
                                     553.8960      0.1     553.8960       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_22_DW01_add_1
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1
                                    1618.6464      0.3     263.1888       0.0000  0.0000  multiplier_8x5_22
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1874
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_2
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_1873
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_3
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1872
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_4
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1871
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1870
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_6
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1869
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1868
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1867
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1866
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_4
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1865
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_5
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1864
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_6
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1863
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_7
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1862
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1861
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1860
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_3
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1859
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_4
                                      62.7984      0.0      62.7984       0.0000  0.0000  full_adder_1858
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_5
                                      57.8592      0.0      57.8592       0.0000  0.0000  full_adder_1857
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_6
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1856
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_7
                                      55.0368      0.0      55.0368       0.0000  0.0000  full_adder_1855
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1854
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_2
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1853
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1852
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_4
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_1851
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_5
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1850
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_6
                                      67.0320      0.0      67.0320       0.0000  0.0000  full_adder_1849
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_7
                                      73.3824      0.0      73.3824       0.0000  0.0000  full_adder_1848
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_366
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_7
                                      38.1024      0.0      38.1024       0.0000  0.0000  half_adder_365
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha2_0
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_364
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_363
Compensation_Array[0].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha4_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_362
Compensation_Array[1].Compensation_Processing_Element_u0
                                    3949.9488      0.7     446.6448     300.5856  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_21
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT
                                    3202.7184      0.6     399.3696       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_21
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     246.9600      0.0     246.9600       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_21_DW01_inc_0
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     231.4368      0.0     231.4368       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_21_DW01_inc_7
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_67
                                     787.4496      0.1     787.4496       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_21_DW01_add_1
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1
                                    1537.5024      0.3     251.1936       0.0000  0.0000  multiplier_8x5_21
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_1
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1847
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_2
                                      70.5600      0.0      70.5600       0.0000  0.0000  full_adder_1846
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_3
                                      83.2608      0.0      83.2608       0.0000  0.0000  full_adder_1845
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_4
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_1844
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_5
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1843
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_6
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1842
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_1
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1841
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_2
                                      49.3920      0.0      49.3920       0.0000  0.0000  full_adder_1840
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_3
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1839
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1838
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_5
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1837
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_6
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1836
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1835
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1834
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_2
                                      62.0928      0.0      62.0928       0.0000  0.0000  full_adder_1833
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1832
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_4
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1831
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1830
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_6
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1829
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_7
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1828
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1827
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1826
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_3
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1825
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1824
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_5
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1823
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1822
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1821
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_361
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_360
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha2_0
                                      29.6352      0.0      29.6352       0.0000  0.0000  half_adder_359
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha3_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_358
Compensation_Array[1].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha4_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_357
Compensation_Array[1].Compensation_Processing_Element_u1
                                    4088.2465      0.8     474.8688     312.5808  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_20
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT
                                    3300.7968      0.6     467.8128       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_20
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     251.1936      0.0     251.1936       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_20_DW01_inc_0
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     388.7856      0.1     388.7856       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_20_DW01_inc_1
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_67
                                     579.2976      0.1     579.2976       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_20_DW01_add_1
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1
                                    1613.7072      0.3     290.0016       0.0000  0.0000  multiplier_8x5_20
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1820
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_2
                                      67.7376      0.0      67.7376       0.0000  0.0000  full_adder_1819
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_3
                                      62.0928      0.0      62.0928       0.0000  0.0000  full_adder_1818
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_4
                                      64.2096      0.0      64.2096       0.0000  0.0000  full_adder_1817
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_5
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1816
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_6
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1815
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_1
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1814
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_2
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1813
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_3
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1812
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_4
                                      78.3216      0.0      78.3216       0.0000  0.0000  full_adder_1811
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_5
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1810
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_6
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1809
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1808
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_1
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1807
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1806
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_3
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1805
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_4
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1804
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_5
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1803
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_6
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1802
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_7
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1801
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1800
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_2
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1799
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_3
                                      52.9200      0.0      52.9200       0.0000  0.0000  full_adder_1798
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_4
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1797
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_5
                                      52.9200      0.0      52.9200       0.0000  0.0000  full_adder_1796
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_6
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1795
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_7
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1794
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_356
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_7
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_355
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_354
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha3_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_353
Compensation_Array[1].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha4_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_352
Compensation_Array[1].Compensation_Processing_Element_u2
                                    4024.0368      0.7     431.1216     313.2864  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_19
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT
                                    3279.6288      0.6     467.1072       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_19
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     239.9040      0.0     239.9040       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_19_DW01_inc_0
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     412.0704      0.1     412.0704       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_19_DW01_inc_1
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_67
                                     564.4800      0.1     564.4800       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_19_DW01_add_1
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1
                                    1596.0672      0.3     285.0624       0.0000  0.0000  multiplier_8x5_19
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_1
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1793
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_2
                                      58.5648      0.0      58.5648       0.0000  0.0000  full_adder_1792
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_3
                                      64.2096      0.0      64.2096       0.0000  0.0000  full_adder_1791
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_4
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1790
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1789
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_6
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1788
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_1
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1787
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_2
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1786
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1785
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_4
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1784
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_5
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1783
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_6
                                      57.8592      0.0      57.8592       0.0000  0.0000  full_adder_1782
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1781
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_1
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1780
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1779
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_3
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1778
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_4
                                      72.6768      0.0      72.6768       0.0000  0.0000  full_adder_1777
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_5
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1776
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_6
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1775
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_7
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1774
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1773
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_2
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1772
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_3
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1771
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_4
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1770
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_5
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1769
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_6
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1768
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_7
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1767
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_351
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_350
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_349
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha3_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_348
Compensation_Array[1].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha4_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_347
Compensation_Array[2].Compensation_Processing_Element_u0
                                    3980.9952      0.7     468.5184     305.5248  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_18
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT
                                    3206.9520      0.6     420.5376       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_18
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     242.0208      0.0     242.0208       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_18_DW01_inc_0
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     210.2688      0.0     210.2688       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_18_DW01_inc_7
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_67
                                     738.7632      0.1     738.7632       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_18_DW01_add_1
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1
                                    1595.3616      0.3     277.3008       0.0000  0.0000  multiplier_8x5_18
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1766
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_2
                                      93.8448      0.0      93.8448       0.0000  0.0000  full_adder_1765
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_3
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1764
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_4
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1763
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_5
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1762
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_6
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1761
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1760
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_2
                                      61.3872      0.0      61.3872       0.0000  0.0000  full_adder_1759
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1758
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_4
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1757
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_5
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1756
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_6
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1755
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_7
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1754
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1753
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_2
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1752
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1751
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_4
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1750
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_5
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1749
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_6
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1748
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_7
                                      64.9152      0.0      64.9152       0.0000  0.0000  full_adder_1747
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1746
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_2
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1745
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_3
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1744
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1743
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_5
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1742
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1741
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_7
                                      64.9152      0.0      64.9152       0.0000  0.0000  full_adder_1740
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_346
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_345
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha2_0
                                      29.6352      0.0      29.6352       0.0000  0.0000  half_adder_344
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_343
Compensation_Array[2].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha4_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_342
Compensation_Array[2].Compensation_Processing_Element_u1
                                    4105.8865      0.8     443.1168     305.5248  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_17
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT
                                    3357.2448      0.6     456.5232       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_17
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     218.0304      0.0     218.0304       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_17_DW01_inc_0
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     408.5424      0.1     408.5424       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_17_DW01_inc_1
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_67
                                     548.2512      0.1     548.2512       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_17_DW01_add_1
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1
                                    1725.8976      0.3     282.9456       0.0000  0.0000  multiplier_8x5_17
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1739
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_2
                                      93.8448      0.0      93.8448       0.0000  0.0000  full_adder_1738
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_3
                                      67.7376      0.0      67.7376       0.0000  0.0000  full_adder_1737
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_4
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1736
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_5
                                      68.4432      0.0      68.4432       0.0000  0.0000  full_adder_1735
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_6
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1734
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_1
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1733
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_2
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1732
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_3
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1731
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_4
                                      59.2704      0.0      59.2704       0.0000  0.0000  full_adder_1730
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_5
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1729
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_6
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1728
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1727
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1726
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_2
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1725
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1724
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_4
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1723
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_5
                                      67.0320      0.0      67.0320       0.0000  0.0000  full_adder_1722
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_6
                                      85.3776      0.0      85.3776       0.0000  0.0000  full_adder_1721
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_7
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_1720
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1719
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_2
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1718
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1717
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_4
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1716
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_5
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1715
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_6
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1714
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_7
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1713
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_341
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_340
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha2_0
                                      29.6352      0.0      29.6352       0.0000  0.0000  half_adder_339
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha3_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_338
Compensation_Array[2].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha4_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_337
Compensation_Array[2].Compensation_Processing_Element_u2
                                    4055.0833      0.7     431.8272     306.9360  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_16
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT
                                    3316.3200      0.6     493.2144       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_16
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     246.2544      0.0     246.2544       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_16_DW01_inc_0
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     423.3600      0.1     423.3600       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_16_DW01_inc_1
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_67
                                     639.2736      0.1     639.2736       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_16_DW01_add_1
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1
                                    1514.2176      0.3     234.9648       0.0000  0.0000  multiplier_8x5_16
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1712
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_2
                                      74.0880      0.0      74.0880       0.0000  0.0000  full_adder_1711
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_3
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1710
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_4
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_1709
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1708
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_6
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1707
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_1
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1706
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_2
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1705
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_3
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1704
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1703
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_5
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_1702
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_6
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1701
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_7
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1700
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_1
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1699
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1698
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_3
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1697
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_4
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1696
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1695
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_6
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1694
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_7
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1693
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_1
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_1692
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_2
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1691
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_3
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1690
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_4
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1689
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_5
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1688
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1687
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_7
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1686
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_0
                                      24.6960      0.0      24.6960       0.0000  0.0000  half_adder_336
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_7
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_335
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha2_0
                                      29.6352      0.0      29.6352       0.0000  0.0000  half_adder_334
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha3_0
                                      18.3456      0.0      18.3456       0.0000  0.0000  half_adder_333
Compensation_Array[2].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha4_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_332
Compensation_Array[3].Compensation_Processing_Element_u0
                                    3976.0560      0.7     518.6160     310.4640  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_15
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT
                                    3146.9760      0.6     419.1264       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_15
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     232.8480      0.0     232.8480       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_15_DW01_inc_0
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     242.7264      0.0     242.7264       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_15_DW01_inc_7
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_67
                                     781.8048      0.1     781.8048       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_15_DW01_add_1
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1
                                    1470.4704      0.3     235.6704       0.0000  0.0000  multiplier_8x5_15
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1685
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1684
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_3
                                      67.7376      0.0      67.7376       0.0000  0.0000  full_adder_1683
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_4
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1682
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_5
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1681
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1680
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1679
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1678
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1677
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1676
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_5
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1675
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_6
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_1674
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1673
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1672
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_2
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1671
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_3
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1670
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_4
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1669
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_5
                                      57.8592      0.0      57.8592       0.0000  0.0000  full_adder_1668
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_6
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1667
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1666
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1665
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_2
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1664
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1663
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_4
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1662
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_5
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1661
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_6
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1660
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_7
                                      69.1488      0.0      69.1488       0.0000  0.0000  full_adder_1659
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_331
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_7
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_330
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha2_0
                                      24.6960      0.0      24.6960       0.0000  0.0000  half_adder_329
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha3_0
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_328
Compensation_Array[3].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha4_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_327
Compensation_Array[3].Compensation_Processing_Element_u1
                                    4067.7841      0.7     455.1120     305.5248  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_14
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT
                                    3307.1472      0.6     444.5280       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_14
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     222.2640      0.0     222.2640       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_14_DW01_inc_0
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     412.7760      0.1     412.7760       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_14_DW01_inc_1
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_67
                                     558.8352      0.1     558.8352       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_14_DW01_add_1
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1
                                    1668.7440      0.3     280.1232       0.0000  0.0000  multiplier_8x5_14
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1658
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_2
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_1657
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_3
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1656
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_4
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1655
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_5
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1654
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1653
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_1
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1652
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_2
                                      60.6816      0.0      60.6816       0.0000  0.0000  full_adder_1651
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_3
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1650
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_4
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1649
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_5
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1648
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_6
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1647
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_7
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1646
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1645
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1644
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_3
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1643
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_4
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1642
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_5
                                      77.6160      0.0      77.6160       0.0000  0.0000  full_adder_1641
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_6
                                      87.4944      0.0      87.4944       0.0000  0.0000  full_adder_1640
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_7
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_1639
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_1
                                      31.0464      0.0      31.0464       0.0000  0.0000  full_adder_1638
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_2
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1637
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_3
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_1636
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_4
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1635
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_5
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1634
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_6
                                      68.4432      0.0      68.4432       0.0000  0.0000  full_adder_1633
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_7
                                      62.7984      0.0      62.7984       0.0000  0.0000  full_adder_1632
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_326
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_325
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha2_0
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_324
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha3_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_323
Compensation_Array[3].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha4_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_322
Compensation_Array[3].Compensation_Processing_Element_u2
                                    4055.0832      0.7     467.1072     301.2912  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_13
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT
                                    3286.6848      0.6     471.3408       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_13
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     239.1984      0.0     239.1984       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_13_DW01_inc_0
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     451.5840      0.1     451.5840       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_13_DW01_inc_1
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_67
                                     572.9472      0.1     572.9472       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_13_DW01_add_1
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1
                                    1551.6144      0.3     273.7728       0.0000  0.0000  multiplier_8x5_13
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1631
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_2
                                      58.5648      0.0      58.5648       0.0000  0.0000  full_adder_1630
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1629
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_4
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1628
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1627
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_6
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1626
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_1
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1625
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_2
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1624
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1623
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_4
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1622
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1621
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_6
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1620
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_7
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1619
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_1
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1618
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_2
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_1617
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_3
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1616
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_4
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1615
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_5
                                      65.6208      0.0      65.6208       0.0000  0.0000  full_adder_1614
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_6
                                      67.7376      0.0      67.7376       0.0000  0.0000  full_adder_1613
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1612
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_1
                                      33.8688      0.0      33.8688       0.0000  0.0000  full_adder_1611
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_2
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1610
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_3
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1609
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_4
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1608
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_5
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1607
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1606
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_7
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_1605
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_321
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_320
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_319
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha3_0
                                      13.4064      0.0      13.4064       0.0000  0.0000  half_adder_318
Compensation_Array[3].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha4_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_317
Compensation_Array[4].Compensation_Processing_Element_u0
                                    3910.4352      0.7     484.0416     309.0528  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_12
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT
                                    3117.3408      0.6     389.4912       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_12
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     249.7824      0.0     249.7824       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_12_DW01_inc_0
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     232.8480      0.0     232.8480       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_12_DW01_inc_7
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_67
                                     771.9264      0.1     771.9264       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_12_DW01_add_1
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1
                                    1473.2928      0.3     259.6608       0.0000  0.0000  multiplier_8x5_12
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1604
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_2
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_1603
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_3
                                      62.7984      0.0      62.7984       0.0000  0.0000  full_adder_1602
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_4
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1601
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_5
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1600
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_6
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_1599
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1598
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_2
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1597
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1596
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1595
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_5
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1594
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_6
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1593
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_7
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1592
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1591
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1590
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_3
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_1589
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1588
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_5
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1587
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_6
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1586
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_7
                                      33.8688      0.0      33.8688       0.0000  0.0000  full_adder_1585
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1584
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_2
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_1583
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_3
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1582
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_4
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1581
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_5
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1580
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_6
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1579
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_7
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1578
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_316
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_7
                                      14.8176      0.0      14.8176       0.0000  0.0000  half_adder_315
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha2_0
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_314
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_313
Compensation_Array[4].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha4_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_312
Compensation_Array[4].Compensation_Processing_Element_u1
                                    4181.3857      0.8     508.7376     305.5248  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_11
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT
                                    3367.1232      0.6     512.9712       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_11
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     262.4832      0.0     262.4832       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_11_DW01_inc_0
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     410.6592      0.1     410.6592       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_11_DW01_inc_1
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_67
                                     577.1808      0.1     577.1808       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_11_DW01_add_1
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1
                                    1603.8288      0.3     271.6560       0.0000  0.0000  multiplier_8x5_11
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1577
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_2
                                      85.3776      0.0      85.3776       0.0000  0.0000  full_adder_1576
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_3
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1575
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_4
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1574
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1573
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_6
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_1572
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1571
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_2
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_1570
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1569
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_4
                                      60.6816      0.0      60.6816       0.0000  0.0000  full_adder_1568
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_5
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1567
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_6
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1566
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1565
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1564
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_2
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1563
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_3
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1562
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_4
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1561
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_5
                                      77.6160      0.0      77.6160       0.0000  0.0000  full_adder_1560
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_6
                                      91.0224      0.0      91.0224       0.0000  0.0000  full_adder_1559
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_7
                                      49.3920      0.0      49.3920       0.0000  0.0000  full_adder_1558
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1557
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_2
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1556
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_3
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1555
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_4
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1554
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_5
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1553
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_6
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1552
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_7
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1551
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_311
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_7
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_310
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha2_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_309
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha3_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_308
Compensation_Array[4].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha4_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_307
Compensation_Array[4].Compensation_Processing_Element_u2
                                    4065.6672      0.7     472.7520     303.4080  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_10
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT
                                    3289.5072      0.6     467.1072       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_10
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     240.6096      0.0     240.6096       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_10_DW01_inc_0
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     440.2944      0.1     440.2944       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_10_DW01_inc_1
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_67
                                     579.2976      0.1     579.2976       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_10_DW01_add_1
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1
                                    1562.1984      0.3     266.7168       0.0000  0.0000  multiplier_8x5_10
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1550
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_2
                                      76.2048      0.0      76.2048       0.0000  0.0000  full_adder_1549
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_3
                                      64.2096      0.0      64.2096       0.0000  0.0000  full_adder_1548
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_4
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_1547
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_5
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1546
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_6
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1545
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_1
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1544
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_2
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1543
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_3
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1542
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_4
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1541
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_5
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1540
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_6
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1539
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1538
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1537
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_2
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_1536
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_3
                                      61.3872      0.0      61.3872       0.0000  0.0000  full_adder_1535
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_4
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_1534
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_5
                                      57.8592      0.0      57.8592       0.0000  0.0000  full_adder_1533
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1532
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1531
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1530
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_2
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1529
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_3
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1528
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_4
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1527
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_5
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1526
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_6
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1525
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_7
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1524
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_0
                                      21.8736      0.0      21.8736       0.0000  0.0000  half_adder_306
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_305
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_304
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha3_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_303
Compensation_Array[4].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha4_0
                                      21.8736      0.0      21.8736       0.0000  0.0000  half_adder_302
Compensation_Array[5].Compensation_Processing_Element_u0
                                    3896.3232      0.7     450.8784     324.5760  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_9
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT
                                    3120.8688      0.6     402.8976       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_9
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     222.9696      0.0     222.9696       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_9_DW01_inc_0
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     237.0816      0.0     237.0816       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_9_DW01_inc_7
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_67
                                     735.2352      0.1     735.2352       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_9_DW01_add_1
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1
                                    1522.6848      0.3     276.5952       0.0000  0.0000  multiplier_8x5_9
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1523
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_2
                                      82.5552      0.0      82.5552       0.0000  0.0000  full_adder_1522
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1521
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_4
                                      67.0320      0.0      67.0320       0.0000  0.0000  full_adder_1520
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_5
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1519
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_6
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_1518
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_1
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1517
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1516
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1515
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_4
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1514
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_5
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1513
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1512
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1511
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1510
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_2
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_1509
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1508
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_4
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1507
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_5
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1506
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_6
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1505
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_7
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1504
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1503
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_2
                                      33.8688      0.0      33.8688       0.0000  0.0000  full_adder_1502
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1501
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_4
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1500
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_5
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1499
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_6
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1498
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_7
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1497
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_301
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_7
                                      19.0512      0.0      19.0512       0.0000  0.0000  half_adder_300
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_299
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_298
Compensation_Array[5].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha4_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_297
Compensation_Array[5].Compensation_Processing_Element_u1
                                    4055.7888      0.7     491.0976     309.0528  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_8
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT
                                    3255.6384      0.6     471.3408       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_8
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     218.0304      0.0     218.0304       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_8_DW01_inc_0
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     403.6032      0.1     403.6032       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_8_DW01_inc_1
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_67
                                     565.8912      0.1     565.8912       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_8_DW01_add_1
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1
                                    1596.7728      0.3     306.9360       0.0000  0.0000  multiplier_8x5_8
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1496
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_2
                                      62.0928      0.0      62.0928       0.0000  0.0000  full_adder_1495
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_3
                                      69.8544      0.0      69.8544       0.0000  0.0000  full_adder_1494
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_4
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1493
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_5
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1492
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_6
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1491
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_1
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1490
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_2
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1489
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1488
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_4
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1487
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_5
                                      57.8592      0.0      57.8592       0.0000  0.0000  full_adder_1486
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_6
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1485
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1484
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1483
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_2
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_1482
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_3
                                      57.8592      0.0      57.8592       0.0000  0.0000  full_adder_1481
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1480
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_5
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1479
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_6
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1478
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1477
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_1
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_1476
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_2
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1475
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1474
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_4
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1473
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_5
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1472
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_6
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1471
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_7
                                      52.9200      0.0      52.9200       0.0000  0.0000  full_adder_1470
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_296
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_7
                                      31.0464      0.0      31.0464       0.0000  0.0000  half_adder_295
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha2_0
                                      22.5792      0.0      22.5792       0.0000  0.0000  half_adder_294
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha3_0
                                      10.5840      0.0      10.5840       0.0000  0.0000  half_adder_293
Compensation_Array[5].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha4_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_292
Compensation_Array[5].Compensation_Processing_Element_u2
                                    3968.2945      0.7     405.7200     313.2864  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_7
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT
                                    3249.2880      0.6     420.5376       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_7
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     258.9552      0.0     258.9552       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_7_DW01_inc_0
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     367.6176      0.1     367.6176       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_7_DW01_inc_1
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_67
                                     575.0640      0.1     575.0640       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_7_DW01_add_1
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1
                                    1627.1136      0.3     287.1792       0.0000  0.0000  multiplier_8x5_7
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1469
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_2
                                      81.8496      0.0      81.8496       0.0000  0.0000  full_adder_1468
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_3
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1467
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_4
                                      33.8688      0.0      33.8688       0.0000  0.0000  full_adder_1466
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_5
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1465
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_6
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1464
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_1
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1463
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_2
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1462
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1461
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_4
                                      69.1488      0.0      69.1488       0.0000  0.0000  full_adder_1460
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_5
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1459
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_6
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1458
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1457
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_1
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1456
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_2
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1455
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1454
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_4
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1453
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_5
                                      72.6768      0.0      72.6768       0.0000  0.0000  full_adder_1452
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_6
                                      64.9152      0.0      64.9152       0.0000  0.0000  full_adder_1451
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_7
                                      57.8592      0.0      57.8592       0.0000  0.0000  full_adder_1450
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1449
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_2
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1448
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1447
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_4
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1446
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_5
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1445
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_6
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1444
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_7
                                      49.3920      0.0      49.3920       0.0000  0.0000  full_adder_1443
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_291
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_290
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_289
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha3_0
                                      28.9296      0.0      28.9296       0.0000  0.0000  half_adder_288
Compensation_Array[5].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha4_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_287
Compensation_Array[6].Compensation_Processing_Element_u0
                                    3969.0000      0.7     501.6816     305.5248  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_6
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT
                                    3161.7936      0.6     422.6544       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_6
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     222.9696      0.0     222.9696       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_6_DW01_inc_0
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     241.3152      0.0     241.3152       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_6_DW01_inc_7
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_67
                                     731.7072      0.1     731.7072       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_6_DW01_add_1
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1
                                    1543.1472      0.3     272.3616       0.0000  0.0000  multiplier_8x5_6
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1442
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_2
                                      68.4432      0.0      68.4432       0.0000  0.0000  full_adder_1441
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_3
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1440
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_4
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1439
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_5
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1438
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1437
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_1
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_1436
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1435
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_3
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1434
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_4
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_1433
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_5
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1432
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_6
                                      65.6208      0.0      65.6208       0.0000  0.0000  full_adder_1431
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1430
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1429
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1428
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_3
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1427
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1426
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_5
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1425
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_6
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1424
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1423
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1422
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_2
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1421
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_3
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1420
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1419
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_5
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1418
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_6
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1417
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1416
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_286
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_7
                                      14.8176      0.0      14.8176       0.0000  0.0000  half_adder_285
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha2_0
                                      21.1680      0.0      21.1680       0.0000  0.0000  half_adder_284
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_283
Compensation_Array[6].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha4_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_282
Compensation_Array[6].Compensation_Processing_Element_u1
                                    4179.2688      0.8     493.9200     305.5248  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_5
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT
                                    3379.8240      0.6     443.8224       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_5
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     237.0816      0.0     237.0816       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_5_DW01_inc_0
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     420.5376      0.1     420.5376       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_5_DW01_inc_1
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_67
                                     598.3488      0.1     598.3488       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_5_DW01_add_1
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1
                                    1680.0336      0.3     275.8896       0.0000  0.0000  multiplier_8x5_5
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_1
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1415
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_2
                                      80.4384      0.0      80.4384       0.0000  0.0000  full_adder_1414
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_3
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1413
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_4
                                      90.3168      0.0      90.3168       0.0000  0.0000  full_adder_1412
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_5
                                      79.7328      0.0      79.7328       0.0000  0.0000  full_adder_1411
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_6
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1410
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1409
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_2
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1408
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_3
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1407
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_4
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1406
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_5
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1405
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1404
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_7
                                      68.4432      0.0      68.4432       0.0000  0.0000  full_adder_1403
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1402
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1401
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_3
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1400
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_4
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1399
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_5
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1398
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_6
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1397
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_7
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1396
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1395
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_2
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1394
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_3
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1393
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_4
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1392
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_5
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_1391
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_6
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_1390
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_7
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1389
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_281
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_280
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_279
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_278
Compensation_Array[6].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha4_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_277
Compensation_Array[6].Compensation_Processing_Element_u2
                                    4213.1377      0.8     424.7712     295.6464  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_4
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT
                                    3492.7200      0.6     447.3504       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_4
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     229.3200      0.0     229.3200       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_4_DW01_inc_0
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     404.3088      0.1     404.3088       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_4_DW01_inc_1
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_67
                                     789.5664      0.1     789.5664       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_4_DW01_add_1
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1
                                    1622.1744      0.3     352.8000       0.0000  0.0000  multiplier_8x5_4
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1388
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_2
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1387
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_3
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1386
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_4
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1385
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_5
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1384
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1383
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_1
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1382
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_2
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1381
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1380
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_4
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1379
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1378
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_6
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1377
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1376
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1375
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1374
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_3
                                      65.6208      0.0      65.6208       0.0000  0.0000  full_adder_1373
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_4
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1372
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1371
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_6
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1370
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_7
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1369
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1368
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_2
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1367
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1366
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_4
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1365
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_5
                                      63.5040      0.0      63.5040       0.0000  0.0000  full_adder_1364
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_6
                                      65.6208      0.0      65.6208       0.0000  0.0000  full_adder_1363
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_7
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1362
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_0
                                      21.8736      0.0      21.8736       0.0000  0.0000  half_adder_276
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_275
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_274
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha3_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_273
Compensation_Array[6].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha4_0
                                      11.9952      0.0      11.9952       0.0000  0.0000  half_adder_272
Compensation_Array[7].Compensation_Processing_Element_u0
                                    3956.2992      0.7     502.3872     311.1696  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_3
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT
                                    3142.7424      0.6     487.5696       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_3
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     245.5488      0.0     245.5488       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_3_DW01_inc_0
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     233.5536      0.0     233.5536       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_3_DW01_inc_7
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/add_67
                                     707.0112      0.1     707.0112       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_3_DW01_add_1
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1
                                    1469.0592      0.3     253.3104       0.0000  0.0000  multiplier_8x5_3
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_1
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1361
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_2
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1360
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1359
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_4
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1358
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_5
                                      60.6816      0.0      60.6816       0.0000  0.0000  full_adder_1357
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1356
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_1
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1355
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_2
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1354
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_3
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1353
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_4
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1352
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_5
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1351
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_6
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1350
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1349
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1348
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_2
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_1347
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_3
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1346
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1345
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1344
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_6
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1343
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1342
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_1
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1341
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_2
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1340
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1339
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_4
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1338
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_5
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1337
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_6
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1336
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/fa4_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1335
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_271
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha1_7
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_270
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha2_0
                                      29.6352      0.0      29.6352       0.0000  0.0000  half_adder_269
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha3_0
                                      21.1680      0.0      21.1680       0.0000  0.0000  half_adder_268
Compensation_Array[7].Compensation_Processing_Element_u0/CPE_MAC_UNIT/m1/ha4_0
                                      18.3456      0.0      18.3456       0.0000  0.0000  half_adder_267
Compensation_Array[7].Compensation_Processing_Element_u1
                                    4268.8801      0.8     444.5280     299.1744  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_2
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT
                                    3525.1776      0.6     500.2704       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_2
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     233.5536      0.0     233.5536       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_2_DW01_inc_0
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     446.6448      0.1     446.6448       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_2_DW01_inc_1
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/add_67
                                     666.7920      0.1     666.7920       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_2_DW01_add_1
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1
                                    1677.9168      0.3     291.4128       0.0000  0.0000  multiplier_8x5_2
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_1
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1334
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_2
                                      86.7888      0.0      86.7888       0.0000  0.0000  full_adder_1333
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1332
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_4
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1331
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_5
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1330
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa1_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1329
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_1
                                      61.3872      0.0      61.3872       0.0000  0.0000  full_adder_1328
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_2
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1327
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_3
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1326
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_4
                                      59.2704      0.0      59.2704       0.0000  0.0000  full_adder_1325
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_5
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1324
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_6
                                      60.6816      0.0      60.6816       0.0000  0.0000  full_adder_1323
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa2_7
                                      55.0368      0.0      55.0368       0.0000  0.0000  full_adder_1322
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_1
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1321
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_2
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1320
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_3
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1319
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_4
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1318
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_5
                                      64.9152      0.0      64.9152       0.0000  0.0000  full_adder_1317
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_6
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1316
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa3_7
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1315
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_1
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1314
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_2
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1313
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_3
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1312
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_4
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1311
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_5
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1310
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_6
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1309
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/fa4_7
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1308
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_266
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha1_7
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_265
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha2_0
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_264
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha3_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_263
Compensation_Array[7].Compensation_Processing_Element_u1/CPE_MAC_UNIT/m1/ha4_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_262
Compensation_Array[7].Compensation_Processing_Element_u2
                                    3990.8737      0.7     462.1680     312.5808  0.0000  CPE_COMPENSATION_PARTIAL_SUM_WIDTH14_1
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT
                                    3216.1248      0.6     429.7104       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_1
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_64_ni
                                     218.0304      0.0     218.0304       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_1_DW01_inc_0
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_0_root_add_66_ni
                                     399.3696      0.1     399.3696       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_1_DW01_inc_1
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/add_67
                                     563.7744      0.1     563.7744       0.0000  0.0000  MAC_COMPENSATION_PARTIAL_SUM_WIDTH14_1_DW01_add_1
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1
                                    1605.2400      0.3     270.9504       0.0000  0.0000  multiplier_8x5_1
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1307
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_2
                                      79.7328      0.0      79.7328       0.0000  0.0000  full_adder_1306
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_3
                                      80.4384      0.0      80.4384       0.0000  0.0000  full_adder_1305
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_4
                                      49.3920      0.0      49.3920       0.0000  0.0000  full_adder_1304
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_5
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1303
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa1_6
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1302
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1301
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_2
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1300
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_3
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1299
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_4
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1298
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_5
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1297
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_6
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_1296
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa2_7
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_1295
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1294
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_2
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1293
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_3
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_1292
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_4
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_1291
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_5
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1290
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_6
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_1289
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1288
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1287
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_2
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1286
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_3
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1285
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_4
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1284
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_5
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1283
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_6
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1282
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/fa4_7
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1281
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_261
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_260
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha2_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_259
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha3_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_258
Compensation_Array[7].Compensation_Processing_Element_u2/CPE_MAC_UNIT/m1/ha4_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_257
Compensation_Memory_Unit            4711.9968      0.9    2792.7648    1919.2320  0.0000  Compensation_Memory_SIZE8_CMEM_SIZE24_CMEM_ADDR_WIDTH5_COMPENSATION_WEIGHT_OUT_WIDTH32
Input_Buffer_Unit                  29962.5985      5.5   21448.1233    8514.4752  0.0000  Input_Buffer_SIZE8_CROW_WIDTH3_COMPENSATIOPN_ROW_SIZE24_CMEM_SIZE24_CMEM_ADDR_WIDTH5_INVALID_VALUE8_ACTUVATION_OUT_WIDTH56_COMPENSATION_ACTIVATION_OUT_WIDTH168
Output_gen[0].Accumulator_Unit      8446.7378      1.6    5076.0865    2601.5473  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_0
Output_gen[0].Accumulator_Unit/add_21_S2
                                     769.1040      0.1     769.1040       0.0000  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_0_DW01_add_0
Output_gen[0].Activation_Function_Unit
                                     109.3680      0.0     109.3680       0.0000  0.0000  Activation_Function_SIZE8_PARTIAL_SUM_WIDTH19_0
Output_gen[1].Accumulator_Unit      8184.9601      1.5    4745.1601    2734.9056  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_7
Output_gen[1].Accumulator_Unit/add_21_S2
                                     704.8944      0.1     704.8944       0.0000  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_7_DW01_add_0
Output_gen[1].Activation_Function_Unit
                                      67.0320      0.0      67.0320       0.0000  0.0000  Activation_Function_SIZE8_PARTIAL_SUM_WIDTH19_7
Output_gen[2].Accumulator_Unit      8269.6321      1.5    4850.2945    2727.1440  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_6
Output_gen[2].Accumulator_Unit/add_21_S2
                                     692.1936      0.1     692.1936       0.0000  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_6_DW01_add_0
Output_gen[2].Activation_Function_Unit
                                      86.7888      0.0      86.7888       0.0000  0.0000  Activation_Function_SIZE8_PARTIAL_SUM_WIDTH19_6
Output_gen[3].Accumulator_Unit      8073.4753      1.5    4652.0209    2720.0880  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_5
Output_gen[3].Accumulator_Unit/add_21_S2
                                     701.3664      0.1     701.3664       0.0000  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_5_DW01_add_0
Output_gen[3].Activation_Function_Unit
                                      67.0320      0.0      67.0320       0.0000  0.0000  Activation_Function_SIZE8_PARTIAL_SUM_WIDTH19_5
Output_gen[4].Accumulator_Unit      8202.6001      1.5    4744.4545    2726.4384  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_4
Output_gen[4].Accumulator_Unit/add_21_S2
                                     731.7072      0.1     731.7072       0.0000  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_4_DW01_add_0
Output_gen[4].Activation_Function_Unit
                                      67.0320      0.0      67.0320       0.0000  0.0000  Activation_Function_SIZE8_PARTIAL_SUM_WIDTH19_4
Output_gen[5].Accumulator_Unit      8216.7121      1.5    4790.3185    2724.3216  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_3
Output_gen[5].Accumulator_Unit/add_21_S2
                                     702.0720      0.1     702.0720       0.0000  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_3_DW01_add_0
Output_gen[5].Activation_Function_Unit
                                      67.0320      0.0      67.0320       0.0000  0.0000  Activation_Function_SIZE8_PARTIAL_SUM_WIDTH19_3
Output_gen[6].Accumulator_Unit      8021.9665      1.5    4619.5633    2718.6768  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_2
Output_gen[6].Accumulator_Unit/add_21_S2
                                     683.7264      0.1     683.7264       0.0000  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_2_DW01_add_0
Output_gen[6].Activation_Function_Unit
                                      67.0320      0.0      67.0320       0.0000  0.0000  Activation_Function_SIZE8_PARTIAL_SUM_WIDTH19_2
Output_gen[7].Accumulator_Unit      8474.2561      1.6    4977.3025    2765.2464  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_1
Output_gen[7].Accumulator_Unit/add_21_S2
                                     731.7072      0.1     731.7072       0.0000  0.0000  Accumulator_SIZE8_PARTIAL_SUM_WIDTH19_1_DW01_add_0
Output_gen[7].Activation_Function_Unit
                                      67.0320      0.0      67.0320       0.0000  0.0000  Activation_Function_SIZE8_PARTIAL_SUM_WIDTH19_1
Row_gen[0].Col_gen[0].Reduced_Processing_Element
                                    4032.5041      0.7     392.3136     634.3344  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_0
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1
                                    3005.8560      0.6     510.1488       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_0
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_0_DW01_inc_0
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.0400      0.0     194.0400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_0_DW01_inc_1
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_69
                                     400.7808      0.1     400.7808       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_0_DW01_add_1
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_72
                                     621.6336      0.1     621.6336       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_0_DW01_add_0
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0
                                    1172.7072      0.2     227.9088       0.0000  0.0000  multiplier_8x4_0
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1280
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_1279
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1278
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_1277
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1276
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1275
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1274
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_1273
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1272
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1271
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1270
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_1269
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1268
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_1267
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1266
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1265
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_1264
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1263
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1262
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_1261
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_256
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_255
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      10.5840      0.0      10.5840       0.0000  0.0000  half_adder_254
Row_gen[0].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_253
Row_gen[0].Col_gen[1].Reduced_Processing_Element
                                    3719.9232      0.7     247.6656     639.2736  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_63
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1
                                    2832.9840      0.5     489.6864       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_63
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     112.8960      0.0     112.8960       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_63_DW01_inc_0
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.0400      0.0     194.0400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_63_DW01_inc_1
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_69
                                     369.7344      0.1     369.7344       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_63_DW01_add_1
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_72
                                     505.2096      0.1     505.2096       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_63_DW01_add_0
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0
                                    1161.4176      0.2     224.3808       0.0000  0.0000  multiplier_8x4_63
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1260
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1259
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1258
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1257
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      27.5184      0.0      27.5184       0.0000  0.0000  full_adder_1256
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1255
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1254
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1253
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1252
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_1251
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1250
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1249
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1248
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1247
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1246
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1245
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1244
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1243
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1242
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1241
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_252
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_251
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_250
Row_gen[0].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_249
Row_gen[0].Col_gen[2].Reduced_Processing_Element
                                    4155.9841      0.8     460.0512     637.1568  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_62
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1
                                    3058.7760      0.6     571.5360       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_62
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      85.3776      0.0      85.3776       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_62_DW01_inc_0
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.0400      0.0     194.0400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_62_DW01_inc_1
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_69
                                     590.5872      0.1     590.5872       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_62_DW01_add_1
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_72
                                     438.1776      0.1     438.1776       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_62_DW01_add_0
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0
                                    1179.0576      0.2     208.8576       0.0000  0.0000  multiplier_8x4_62
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1240
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1239
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1238
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_1237
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1236
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1235
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1234
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1233
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1232
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1231
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1230
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1229
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1228
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1227
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1226
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1225
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1224
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1223
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1222
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1221
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                       9.1728      0.0       9.1728       0.0000  0.0000  half_adder_248
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_247
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.2288      0.0      16.2288       0.0000  0.0000  half_adder_246
Row_gen[0].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_245
Row_gen[0].Col_gen[3].Reduced_Processing_Element
                                    5456.4049      1.0     364.0896     623.0448  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_61
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1
                                    4469.2705      0.8     635.0400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_61
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     237.7872      0.0     237.7872       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_61_DW01_inc_2
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     510.8544      0.1     510.8544       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_61_DW01_inc_3
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_69
                                     752.1696      0.1     752.1696       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_61_DW01_add_2
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_72
                                    1049.2272      0.2    1049.2272       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_61_DW01_add_3
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0
                                    1284.1920      0.2     285.0624       0.0000  0.0000  multiplier_8x4_61
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1220
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1219
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      55.0368      0.0      55.0368       0.0000  0.0000  full_adder_1218
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1217
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      58.5648      0.0      58.5648       0.0000  0.0000  full_adder_1216
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_1215
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1214
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_1213
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1212
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1211
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1210
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1209
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1208
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1207
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1206
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1205
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1204
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1203
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1202
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1201
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      24.6960      0.0      24.6960       0.0000  0.0000  half_adder_244
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_243
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      10.5840      0.0      10.5840       0.0000  0.0000  half_adder_242
Row_gen[0].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      14.8176      0.0      14.8176       0.0000  0.0000  half_adder_241
Row_gen[0].Col_gen[4].Reduced_Processing_Element
                                    3990.8737      0.7     351.3888     620.2224  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_60
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1
                                    3019.2624      0.6     524.9664       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_60
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      92.4336      0.0      92.4336       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_60_DW01_inc_0
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.0400      0.0     194.0400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_60_DW01_inc_1
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_69
                                     423.3600      0.1     423.3600       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_60_DW01_add_1
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_72
                                     554.6016      0.1     554.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_60_DW01_add_0
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0
                                    1229.8608      0.2     242.7264       0.0000  0.0000  multiplier_8x4_60
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1200
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1199
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1198
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1197
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1196
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_1195
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_1194
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1193
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      60.6816      0.0      60.6816       0.0000  0.0000  full_adder_1192
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1191
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1190
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1189
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1188
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_1187
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1186
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1185
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1184
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1183
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1182
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1181
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_240
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_239
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      10.5840      0.0      10.5840       0.0000  0.0000  half_adder_238
Row_gen[0].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      18.3456      0.0      18.3456       0.0000  0.0000  half_adder_237
Row_gen[0].Col_gen[5].Reduced_Processing_Element
                                    4033.2096      0.7     415.5984     635.7456  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_59
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1
                                    2981.8656      0.5     543.3120       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_59
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      99.4896      0.0      99.4896       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_59_DW01_inc_0
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.0400      0.0     194.0400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_59_DW01_inc_1
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_69
                                     382.4352      0.1     382.4352       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_59_DW01_add_1
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_72
                                     549.6624      0.1     549.6624       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_59_DW01_add_0
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0
                                    1212.9264      0.2     234.9648       0.0000  0.0000  multiplier_8x4_59
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1180
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1179
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1178
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1177
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1176
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1175
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_1174
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1173
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1172
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1171
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_1170
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1169
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1168
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1167
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1166
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1165
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1164
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1163
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1162
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1161
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                       9.1728      0.0       9.1728       0.0000  0.0000  half_adder_236
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_235
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      10.5840      0.0      10.5840       0.0000  0.0000  half_adder_234
Row_gen[0].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_233
Row_gen[0].Col_gen[6].Reduced_Processing_Element
                                    5548.1329      1.0     511.5600     630.1008  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_58
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1
                                    4406.4721      0.8     661.1472       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_58
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     248.3712      0.0     248.3712       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_58_DW01_inc_2
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     542.6064      0.1     542.6064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_58_DW01_inc_3
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_69
                                     735.2352      0.1     735.2352       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_58_DW01_add_2
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_72
                                     973.7280      0.2     973.7280       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_58_DW01_add_3
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0
                                    1245.3840      0.2     253.3104       0.0000  0.0000  multiplier_8x4_58
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1160
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      58.5648      0.0      58.5648       0.0000  0.0000  full_adder_1159
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1158
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1157
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1156
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1155
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1154
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1153
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1152
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1151
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1150
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1149
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1148
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1147
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_1146
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1145
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1144
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_1143
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1142
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1141
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_232
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_231
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      10.5840      0.0      10.5840       0.0000  0.0000  half_adder_230
Row_gen[0].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      29.6352      0.0      29.6352       0.0000  0.0000  half_adder_229
Row_gen[0].Col_gen[7].Reduced_Processing_Element
                                    3909.7296      0.7     189.8064     618.1056  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_57
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1
                                    3101.8176      0.6     572.9472       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_57
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_57_DW01_inc_0
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     198.9792      0.0     198.9792       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_57_DW01_inc_1
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_69
                                     382.4352      0.1     382.4352       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_57_DW01_add_1
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_72
                                     521.4384      0.1     521.4384       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_57_DW01_add_0
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0
                                    1312.4160      0.2     234.2592       0.0000  0.0000  multiplier_8x4_57
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1140
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_1139
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_1138
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1137
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1136
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1135
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      62.0928      0.0      62.0928       0.0000  0.0000  full_adder_1134
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      95.9616      0.0      95.9616       0.0000  0.0000  full_adder_1133
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      79.7328      0.0      79.7328       0.0000  0.0000  full_adder_1132
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1131
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1130
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1129
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1128
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_1127
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_1126
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1125
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1124
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_1123
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1122
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_1121
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_228
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_227
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_226
Row_gen[0].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_225
Row_gen[1].Col_gen[0].Reduced_Processing_Element
                                    4153.8672      0.8     403.6032     641.3904  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_56
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1
                                    3108.8736      0.6     593.4096       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_56
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      99.4896      0.0      99.4896       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_56_DW01_inc_0
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     184.8672      0.0     184.8672       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_56_DW01_inc_2
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_69
                                     409.2480      0.1     409.2480       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_56_DW01_add_1
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_72
                                     874.9440      0.2     874.9440       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_56_DW01_add_2
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0
                                     946.9152      0.2     209.5632       0.0000  0.0000  multiplier_8x4_56
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_1120
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1119
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1118
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1117
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1116
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1115
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1114
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1113
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1112
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1111
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1110
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1109
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1108
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1107
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1106
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1105
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1104
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1103
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1102
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1101
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_224
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_223
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_222
Row_gen[1].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_221
Row_gen[1].Col_gen[1].Reduced_Processing_Element
                                    4187.0305      0.8     336.5712     628.6896  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_55
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1
                                    3221.7696      0.6     593.4096       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_55
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     101.6064      0.0     101.6064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_55_DW01_inc_0
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     199.6848      0.0     199.6848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_55_DW01_inc_2
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_69
                                     471.3408      0.1     471.3408       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_55_DW01_add_1
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_72
                                     893.2896      0.2     893.2896       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_55_DW01_add_2
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0
                                     962.4384      0.2     184.8672       0.0000  0.0000  multiplier_8x4_55
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_1100
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1099
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_1098
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1097
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1096
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1095
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_1094
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1093
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1092
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1091
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1090
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1089
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1088
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1087
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1086
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1085
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1084
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1083
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1082
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1081
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      18.3456      0.0      18.3456       0.0000  0.0000  half_adder_220
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_219
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_218
Row_gen[1].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      33.1632      0.0      33.1632       0.0000  0.0000  half_adder_217
Row_gen[1].Col_gen[2].Reduced_Processing_Element
                                    4557.4705      0.8     477.6912     644.2128  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_54
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1
                                    3435.5664      0.6     601.1712       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_54
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_54_DW01_inc_0
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     182.7504      0.0     182.7504       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_54_DW01_inc_2
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_69
                                     437.4720      0.1     437.4720       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_54_DW01_add_1
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_72
                                     993.4848      0.2     993.4848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_54_DW01_add_2
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0
                                    1107.0864      0.2     229.3200       0.0000  0.0000  multiplier_8x4_54
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_1080
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1079
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1078
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_1077
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1076
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1075
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_1074
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1073
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1072
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1071
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1070
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1069
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1068
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1067
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1066
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1065
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_1064
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_1063
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      64.9152      0.0      64.9152       0.0000  0.0000  full_adder_1062
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1061
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_216
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_215
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_214
Row_gen[1].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      31.7520      0.0      31.7520       0.0000  0.0000  half_adder_213
Row_gen[1].Col_gen[3].Reduced_Processing_Element
                                    5071.1473      0.9     412.0704     644.2128  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_53
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1
                                    4014.8640      0.7     697.1328       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_53
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     203.2128      0.0     203.2128       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_53_DW01_inc_1
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     186.2784      0.0     186.2784       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_53_DW01_inc_2
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_69
                                     795.2112      0.1     795.2112       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_53_DW01_add_0
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_72
                                     981.4896      0.2     981.4896       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_53_DW01_add_2
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0
                                    1151.5392      0.2     244.1376       0.0000  0.0000  multiplier_8x4_53
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_1060
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1059
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1058
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1057
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_1056
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_1055
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_1054
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1053
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1052
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1051
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1050
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1049
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_1048
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1047
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1046
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1045
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1044
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1043
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_1042
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_1041
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_212
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_211
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      19.0512      0.0      19.0512       0.0000  0.0000  half_adder_210
Row_gen[1].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_209
Row_gen[1].Col_gen[4].Reduced_Processing_Element
                                    4314.7441      0.8     438.1776     636.4512  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_52
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1
                                    3240.1152      0.6     614.5776       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_52
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_52_DW01_inc_0
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     191.9232      0.0     191.9232       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_52_DW01_inc_2
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_69
                                     409.2480      0.1     409.2480       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_52_DW01_add_1
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_72
                                     954.6768      0.2     954.6768       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_52_DW01_add_2
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0
                                     963.1440      0.2     238.4928       0.0000  0.0000  multiplier_8x4_52
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      55.0368      0.0      55.0368       0.0000  0.0000  full_adder_1040
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1039
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1038
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1037
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1036
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1035
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1034
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1033
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1032
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1031
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1030
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1029
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1028
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1027
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1026
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1025
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1024
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1023
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1022
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1021
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_208
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_207
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_206
Row_gen[1].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_205
Row_gen[1].Col_gen[5].Reduced_Processing_Element
                                    4189.1473      0.8     371.8512     628.6896  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_51
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1
                                    3188.6064      0.6     583.5312       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_51
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_51_DW01_inc_0
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     184.1616      0.0     184.1616       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_51_DW01_inc_2
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_69
                                     407.1312      0.1     407.1312       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_51_DW01_add_1
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_72
                                     920.8080      0.2     920.8080       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_51_DW01_add_2
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0
                                     979.3728      0.2     214.5024       0.0000  0.0000  multiplier_8x4_51
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_1020
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1019
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1018
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1017
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1016
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1015
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1014
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      62.0928      0.0      62.0928       0.0000  0.0000  full_adder_1013
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1012
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1011
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1010
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1009
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1008
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_1007
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_1006
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1005
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_1004
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1003
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_1002
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1001
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      14.8176      0.0      14.8176       0.0000  0.0000  half_adder_204
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_203
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      21.8736      0.0      21.8736       0.0000  0.0000  half_adder_202
Row_gen[1].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_201
Row_gen[1].Col_gen[6].Reduced_Processing_Element
                                    4440.3409      0.8     472.0464     637.8624  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_50
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1
                                    3330.4320      0.6     644.2128       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_50
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     101.6064      0.0     101.6064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_50_DW01_inc_0
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     189.8064      0.0     189.8064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_50_DW01_inc_2
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_69
                                     441.0000      0.1     441.0000       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_50_DW01_add_1
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_72
                                     892.5840      0.2     892.5840       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_50_DW01_add_2
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0
                                    1061.2224      0.2     218.7360       0.0000  0.0000  multiplier_8x4_50
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_1000
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_999
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_998
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      33.8688      0.0      33.8688       0.0000  0.0000  full_adder_997
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_996
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_995
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_994
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_993
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_992
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_991
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_990
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_989
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_988
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_987
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_986
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_985
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_984
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_983
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_982
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_981
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_200
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_199
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      19.0512      0.0      19.0512       0.0000  0.0000  half_adder_198
Row_gen[1].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_197
Row_gen[1].Col_gen[7].Reduced_Processing_Element
                                    3897.0288      0.7     173.5776     633.6288  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_49
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1
                                    3089.8224      0.6     612.4608       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_49
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_49_DW01_inc_0
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     174.2832      0.0     174.2832       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_49_DW01_inc_2
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_69
                                     391.6080      0.1     391.6080       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_49_DW01_add_1
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_72
                                     872.1216      0.2     872.1216       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_49_DW01_add_2
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0
                                     932.8032      0.2     186.9840       0.0000  0.0000  multiplier_8x4_49
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_980
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_979
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_978
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_977
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_976
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_975
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_974
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_973
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_972
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_971
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_970
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_969
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_968
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_967
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_966
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_965
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_964
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_963
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_962
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_961
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_196
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_195
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_194
Row_gen[1].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      14.8176      0.0      14.8176       0.0000  0.0000  half_adder_193
Row_gen[2].Col_gen[0].Reduced_Processing_Element
                                    5068.3249      0.9     279.4176     676.6704  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_48
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1
                                    4112.2368      0.8     607.5216       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_48
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     232.8480      0.0     232.8480       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_48_DW01_inc_1
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     185.5728      0.0     185.5728       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_48_DW01_inc_2
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_69
                                     835.4304      0.2     835.4304       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_48_DW01_add_0
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_72
                                    1029.4704      0.2    1029.4704       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_48_DW01_add_2
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0
                                    1221.3936      0.2     254.0160       0.0000  0.0000  multiplier_8x4_48
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_960
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      64.2096      0.0      64.2096       0.0000  0.0000  full_adder_959
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_958
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_957
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_956
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_955
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      74.0880      0.0      74.0880       0.0000  0.0000  full_adder_954
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_953
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      46.5696      0.0      46.5696       0.0000  0.0000  full_adder_952
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      48.6864      0.0      48.6864       0.0000  0.0000  full_adder_951
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_950
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_949
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_948
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      31.7520      0.0      31.7520       0.0000  0.0000  full_adder_947
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_946
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_945
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_944
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_943
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_942
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_941
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      16.2288      0.0      16.2288       0.0000  0.0000  half_adder_192
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_191
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      22.5792      0.0      22.5792       0.0000  0.0000  half_adder_190
Row_gen[2].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      19.0512      0.0      19.0512       0.0000  0.0000  half_adder_189
Row_gen[2].Col_gen[1].Reduced_Processing_Element
                                    4364.8417      0.8     328.8096     649.8576  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_47
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1
                                    3386.1744      0.6     644.2128       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_47
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_47_DW01_inc_0
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     174.9888      0.0     174.9888       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_47_DW01_inc_2
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_69
                                     426.8880      0.1     426.8880       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_47_DW01_add_1
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_72
                                    1024.5312      0.2    1024.5312       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_47_DW01_add_2
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0
                                    1009.0080      0.2     239.9040       0.0000  0.0000  multiplier_8x4_47
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_940
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_939
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_938
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_937
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_936
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_935
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_934
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_933
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_932
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_931
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_930
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_929
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_928
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_927
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_926
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_925
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_924
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_923
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_922
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_921
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_188
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_187
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_186
Row_gen[2].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_185
Row_gen[2].Col_gen[2].Reduced_Processing_Element
                                    4443.8689      0.8     367.6176     624.4560  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_46
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1
                                    3451.7952      0.6     621.6336       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_46
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     101.6064      0.0     101.6064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_46_DW01_inc_0
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     192.6288      0.0     192.6288       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_46_DW01_inc_2
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_69
                                     390.9024      0.1     390.9024       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_46_DW01_add_1
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_72
                                    1063.3392      0.2    1063.3392       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_46_DW01_add_2
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0
                                    1081.6848      0.2     232.1424       0.0000  0.0000  multiplier_8x4_46
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_920
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_919
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_918
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_917
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_916
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_915
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_914
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_913
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_912
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_911
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_910
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_909
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_908
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_907
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_906
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_905
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_904
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_903
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_902
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_901
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_184
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_183
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      13.4064      0.0      13.4064       0.0000  0.0000  half_adder_182
Row_gen[2].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.2848      0.0      23.2848       0.0000  0.0000  half_adder_181
Row_gen[2].Col_gen[3].Reduced_Processing_Element
                                    4918.7377      0.9     414.1872     680.1984  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_45
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1
                                    3824.3520      0.7     687.9600       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_45
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     223.6752      0.0     223.6752       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_45_DW01_inc_1
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     190.5120      0.0     190.5120       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_45_DW01_inc_2
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_69
                                     842.4864      0.2     842.4864       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_45_DW01_add_0
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_72
                                     905.2848      0.2     905.2848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_45_DW01_add_2
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0
                                     974.4336      0.2     222.2640       0.0000  0.0000  multiplier_8x4_45
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_900
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_899
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_898
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_897
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_896
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_895
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_894
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_893
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_892
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_891
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_890
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_889
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_888
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_887
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_886
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_885
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_884
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_883
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_882
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_881
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_180
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_179
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_178
Row_gen[2].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_177
Row_gen[2].Col_gen[4].Reduced_Processing_Element
                                    4176.4464      0.8     284.3568     648.4464  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_44
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1
                                    3243.6432      0.6     613.1664       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_44
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     108.6624      0.0     108.6624       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_44_DW01_inc_0
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     192.6288      0.0     192.6288       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_44_DW01_inc_2
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_69
                                     436.7664      0.1     436.7664       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_44_DW01_add_1
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_72
                                     860.8320      0.2     860.8320       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_44_DW01_add_2
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0
                                    1031.5872      0.2     206.0352       0.0000  0.0000  multiplier_8x4_44
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_880
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      77.6160      0.0      77.6160       0.0000  0.0000  full_adder_879
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_878
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_877
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_876
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_875
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_874
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_873
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_872
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_871
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_870
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_869
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_868
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_867
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_866
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_865
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_864
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_863
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_862
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_861
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      21.1680      0.0      21.1680       0.0000  0.0000  half_adder_176
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_175
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      13.4064      0.0      13.4064       0.0000  0.0000  half_adder_174
Row_gen[2].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_173
Row_gen[2].Col_gen[5].Reduced_Processing_Element
                                    4182.0913      0.8     404.3088     665.3808  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_43
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1
                                    3112.4016      0.6     601.1712       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_43
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_43_DW01_inc_0
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     182.0448      0.0     182.0448       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_43_DW01_inc_2
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_69
                                     397.2528      0.1     397.2528       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_43_DW01_add_1
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_72
                                     910.9296      0.2     910.9296       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_43_DW01_add_2
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0
                                     914.4576      0.2     173.5776       0.0000  0.0000  multiplier_8x4_43
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_860
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_859
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_858
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_857
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_856
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_855
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_854
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_853
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_852
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_851
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_850
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_849
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_848
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_847
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_846
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_845
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_844
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_843
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_842
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_841
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_172
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_171
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      26.8128      0.0      26.8128       0.0000  0.0000  half_adder_170
Row_gen[2].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_169
Row_gen[2].Col_gen[6].Reduced_Processing_Element
                                    4328.1504      0.8     435.3552     678.7872  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_42
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1
                                    3214.0080      0.6     626.5728       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_42
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_42_DW01_inc_0
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     199.6848      0.0     199.6848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_42_DW01_inc_2
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_69
                                     441.0000      0.1     441.0000       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_42_DW01_add_1
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_72
                                     845.3088      0.2     845.3088       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_42_DW01_add_2
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0
                                     994.8960      0.2     210.2688       0.0000  0.0000  multiplier_8x4_42
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      24.6960      0.0      24.6960       0.0000  0.0000  full_adder_840
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_839
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_838
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_837
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_836
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_835
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_834
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_833
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_832
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_831
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_830
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      52.9200      0.0      52.9200       0.0000  0.0000  full_adder_829
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_828
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_827
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_826
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_825
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_824
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_823
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_822
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_821
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      21.8736      0.0      21.8736       0.0000  0.0000  half_adder_168
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_167
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      31.0464      0.0      31.0464       0.0000  0.0000  half_adder_166
Row_gen[2].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_165
Row_gen[2].Col_gen[7].Reduced_Processing_Element
                                    4138.3440      0.8     212.3856     649.8576  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_41
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1
                                    3276.1008      0.6     692.1936       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_41
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_41_DW01_inc_0
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.7456      0.0     194.7456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_41_DW01_inc_2
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_69
                                     401.4864      0.1     401.4864       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_41_DW01_add_1
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_72
                                     905.2848      0.2     905.2848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_41_DW01_add_2
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0
                                     968.7888      0.2     227.2032       0.0000  0.0000  multiplier_8x4_41
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_820
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_819
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_818
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_817
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_816
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_815
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_814
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_813
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_812
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_811
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_810
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_809
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_808
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_807
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_806
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_805
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_804
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_803
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_802
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_801
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_164
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_163
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      24.6960      0.0      24.6960       0.0000  0.0000  half_adder_162
Row_gen[2].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_161
Row_gen[3].Col_gen[0].Reduced_Processing_Element
                                    4055.0833      0.7     286.4736     620.2224  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_40
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1
                                    3148.3872      0.6     644.2128       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_40
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_40_DW01_inc_0
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     179.2224      0.0     179.2224       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_40_DW01_inc_2
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_69
                                     401.4864      0.1     401.4864       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_40_DW01_add_1
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_72
                                     889.0560      0.2     889.0560       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_40_DW01_add_2
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0
                                     927.8640      0.2     213.0912       0.0000  0.0000  multiplier_8x4_40
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_800
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_799
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_798
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_797
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_796
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_795
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_794
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_793
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_792
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_791
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_790
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_789
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_788
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_787
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_786
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_785
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_784
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_783
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_782
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_781
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_160
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_159
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_158
Row_gen[3].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_157
Row_gen[3].Col_gen[1].Reduced_Processing_Element
                                    4409.2945      0.8     395.1360     628.6896  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_39
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1
                                    3385.4688      0.6     638.5680       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_39
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      92.4336      0.0      92.4336       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_39_DW01_inc_0
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     185.5728      0.0     185.5728       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_39_DW01_inc_2
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_69
                                     441.0000      0.1     441.0000       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_39_DW01_add_1
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_72
                                     987.8400      0.2     987.8400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_39_DW01_add_2
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0
                                    1040.0544      0.2     207.4464       0.0000  0.0000  multiplier_8x4_39
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      59.2704      0.0      59.2704       0.0000  0.0000  full_adder_780
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_779
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_778
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_777
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_776
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_775
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_774
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_773
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_772
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_771
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_770
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_769
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_768
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_767
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_766
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_765
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_764
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_763
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_762
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_761
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_156
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_155
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_154
Row_gen[3].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_153
Row_gen[3].Col_gen[2].Reduced_Processing_Element
                                    4128.4657      0.8     377.4960     628.6896  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_38
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1
                                    3122.2800      0.6     575.7696       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_38
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      94.5504      0.0      94.5504       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_38_DW01_inc_0
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.7456      0.0     194.7456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_38_DW01_inc_2
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_69
                                     407.1312      0.1     407.1312       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_38_DW01_add_1
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_72
                                     854.4816      0.2     854.4816       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_38_DW01_add_2
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0
                                     995.6016      0.2     192.6288       0.0000  0.0000  multiplier_8x4_38
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_760
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_759
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_758
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      40.2192      0.0      40.2192       0.0000  0.0000  full_adder_757
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_756
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_755
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      54.3312      0.0      54.3312       0.0000  0.0000  full_adder_754
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_753
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_752
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_751
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_750
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_749
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      26.1072      0.0      26.1072       0.0000  0.0000  full_adder_748
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_747
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_746
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_745
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_744
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_743
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_742
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_741
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_152
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_151
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.2288      0.0      16.2288       0.0000  0.0000  half_adder_150
Row_gen[3].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_149
Row_gen[3].Col_gen[3].Reduced_Processing_Element
                                    4075.5456      0.7     218.0304     628.6896  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_37
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1
                                    3228.8256      0.6     619.5168       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_37
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_37_DW01_inc_0
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     186.2784      0.0     186.2784       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_37_DW01_inc_2
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_69
                                     377.4960      0.1     377.4960       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_37_DW01_add_1
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_72
                                     912.3408      0.2     912.3408       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_37_DW01_add_2
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0
                                    1019.5920      0.2     248.3712       0.0000  0.0000  multiplier_8x4_37
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_740
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_739
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_738
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_737
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_736
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_735
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_734
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_733
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_732
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_731
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_730
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_729
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_728
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_727
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_726
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_725
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_724
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_723
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_722
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_721
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_148
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_147
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      21.1680      0.0      21.1680       0.0000  0.0000  half_adder_146
Row_gen[3].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_145
Row_gen[3].Col_gen[4].Reduced_Processing_Element
                                    4368.3696      0.8     451.5840     639.2736  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_36
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1
                                    3277.5120      0.6     625.8672       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_36
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      92.4336      0.0      92.4336       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_36_DW01_inc_0
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.7456      0.0     194.7456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_36_DW01_inc_2
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_69
                                     373.2624      0.1     373.2624       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_36_DW01_add_1
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_72
                                    1023.8256      0.2    1023.8256       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_36_DW01_add_2
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0
                                     967.3776      0.2     179.2224       0.0000  0.0000  multiplier_8x4_36
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_720
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_719
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_718
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_717
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_716
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      43.0416      0.0      43.0416       0.0000  0.0000  full_adder_715
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_714
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_713
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_712
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_711
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_710
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_709
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_708
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_707
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_706
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_705
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_704
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_703
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_702
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_701
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_144
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_143
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      36.6912      0.0      36.6912       0.0000  0.0000  half_adder_142
Row_gen[3].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_141
Row_gen[3].Col_gen[5].Reduced_Processing_Element
                                    4445.2801      0.8     378.2016     630.1008  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_35
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1
                                    3436.9776      0.6     703.4832       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_35
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_35_DW01_inc_0
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     192.6288      0.0     192.6288       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_35_DW01_inc_2
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_69
                                     408.5424      0.1     408.5424       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_35_DW01_add_1
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_72
                                     925.7472      0.2     925.7472       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_35_DW01_add_2
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0
                                    1100.0304      0.2     250.4880       0.0000  0.0000  multiplier_8x4_35
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_700
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_699
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_698
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_697
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_696
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_695
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_694
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_693
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_692
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_691
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_690
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_689
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_688
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_687
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_686
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_685
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_684
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_683
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_682
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_681
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_140
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_139
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_138
Row_gen[3].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      14.8176      0.0      14.8176       0.0000  0.0000  half_adder_137
Row_gen[3].Col_gen[6].Reduced_Processing_Element
                                    4856.6449      0.9     337.2768     667.4976  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_34
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1
                                    3851.8704      0.7     642.0960       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_34
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     206.7408      0.0     206.7408       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_34_DW01_inc_1
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.0400      0.0     194.0400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_34_DW01_inc_2
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_69
                                     803.6784      0.1     803.6784       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_34_DW01_add_0
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_72
                                     948.3264      0.2     948.3264       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_34_DW01_add_2
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0
                                    1056.9888      0.2     256.1328       0.0000  0.0000  multiplier_8x4_34
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_680
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_679
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_678
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_677
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_676
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_675
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_674
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_673
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_672
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_671
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_670
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_669
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_668
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_667
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_666
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_665
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_664
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_663
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_662
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_661
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_136
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_135
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_134
Row_gen[3].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_133
Row_gen[3].Col_gen[7].Reduced_Processing_Element
                                    3985.9344      0.7     234.9648     635.7456  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_33
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1
                                    3115.2240      0.6     601.1712       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_33
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_33_DW01_inc_0
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     174.2832      0.0     174.2832       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_33_DW01_inc_2
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_69
                                     396.5472      0.1     396.5472       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_33_DW01_add_1
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_72
                                     870.7104      0.2     870.7104       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_33_DW01_add_2
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0
                                     958.9104      0.2     227.9088       0.0000  0.0000  multiplier_8x4_33
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_660
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_659
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_658
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_657
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_656
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_655
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_654
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_653
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_652
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_651
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_650
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_649
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_648
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_647
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_646
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_645
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_644
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_643
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_642
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_641
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      21.1680      0.0      21.1680       0.0000  0.0000  half_adder_132
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_131
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.2288      0.0      16.2288       0.0000  0.0000  half_adder_130
Row_gen[3].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_129
Row_gen[4].Col_gen[0].Reduced_Processing_Element
                                    4879.9297      0.9     358.4448     661.8528  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_32
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1
                                    3859.6320      0.7     663.2640       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_32
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     206.7408      0.0     206.7408       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_32_DW01_inc_1
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     185.5728      0.0     185.5728       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_32_DW01_inc_2
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_69
                                     837.5472      0.2     837.5472       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_32_DW01_add_0
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_72
                                     912.3408      0.2     912.3408       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_32_DW01_add_2
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0
                                    1054.1664      0.2     262.4832       0.0000  0.0000  multiplier_8x4_32
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_640
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_639
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_638
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_637
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_636
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_635
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      24.6960      0.0      24.6960       0.0000  0.0000  full_adder_634
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_633
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_632
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_631
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_630
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_629
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_628
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_627
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_626
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_625
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_624
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_623
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_622
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_621
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_128
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_127
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_126
Row_gen[4].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      35.2800      0.0      35.2800       0.0000  0.0000  half_adder_125
Row_gen[4].Col_gen[1].Reduced_Processing_Element
                                    4232.1889      0.8     258.9552     635.7456  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_31
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1
                                    3337.4880      0.6     598.3488       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_31
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_31_DW01_inc_0
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     189.8064      0.0     189.8064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_31_DW01_inc_2
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_69
                                     408.5424      0.1     408.5424       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_31_DW01_add_1
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_72
                                     873.5328      0.2     873.5328       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_31_DW01_add_2
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0
                                    1160.7120      0.2     241.3152       0.0000  0.0000  multiplier_8x4_31
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_620
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_619
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_618
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_617
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_616
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_615
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_614
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_613
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_612
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_611
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_610
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_609
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_608
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_607
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_606
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_605
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_604
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_603
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_602
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_601
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_124
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_123
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      26.8128      0.0      26.8128       0.0000  0.0000  half_adder_122
Row_gen[4].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      21.1680      0.0      21.1680       0.0000  0.0000  half_adder_121
Row_gen[4].Col_gen[2].Reduced_Processing_Element
                                    4092.4800      0.8     237.7872     638.5680  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_30
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1
                                    3216.1248      0.6     661.8528       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_30
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      92.4336      0.0      92.4336       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_30_DW01_inc_0
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     177.1056      0.0     177.1056       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_30_DW01_inc_2
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_69
                                     417.0096      0.1     417.0096       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_30_DW01_add_1
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_72
                                     939.8592      0.2     939.8592       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_30_DW01_add_2
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0
                                     927.8640      0.2     215.2080       0.0000  0.0000  multiplier_8x4_30
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_600
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_599
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_598
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_597
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_596
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      26.1072      0.0      26.1072       0.0000  0.0000  full_adder_595
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_594
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_593
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_592
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_591
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_590
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_589
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_588
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_587
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_586
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_585
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_584
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_583
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_582
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_581
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_120
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_119
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_118
Row_gen[4].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_117
Row_gen[4].Col_gen[3].Reduced_Processing_Element
                                    4314.0385      0.8     378.9072     632.9232  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_29
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1
                                    3302.2080      0.6     595.5264       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_29
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_29_DW01_inc_0
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.0400      0.0     194.0400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_29_DW01_inc_2
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_69
                                     398.6640      0.1     398.6640       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_29_DW01_add_1
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_72
                                    1040.7600      0.2    1040.7600       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_29_DW01_add_2
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0
                                     959.6160      0.2     195.4512       0.0000  0.0000  multiplier_8x4_29
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      38.8080      0.0      38.8080       0.0000  0.0000  full_adder_580
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_579
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_578
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_577
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_576
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_575
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_574
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_573
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_572
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_571
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_570
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_569
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_568
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_567
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_566
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_565
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_564
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_563
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_562
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_561
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      21.1680      0.0      21.1680       0.0000  0.0000  half_adder_116
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_115
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_114
Row_gen[4].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_113
Row_gen[4].Col_gen[4].Reduced_Processing_Element
                                    4261.8241      0.8     338.6880     653.3856  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_28
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1
                                    3269.7504      0.6     589.1760       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_28
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_28_DW01_inc_0
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     182.0448      0.0     182.0448       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_28_DW01_inc_2
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_69
                                     421.9488      0.1     421.9488       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_28_DW01_add_1
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_72
                                     951.1488      0.2     951.1488       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_28_DW01_add_2
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0
                                    1018.8864      0.2     218.7360       0.0000  0.0000  multiplier_8x4_28
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      50.0976      0.0      50.0976       0.0000  0.0000  full_adder_560
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_559
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_558
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_557
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_556
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_555
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_554
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_553
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_552
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_551
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_550
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_549
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_548
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_547
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_546
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_545
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_544
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_543
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_542
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_541
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      33.1632      0.0      33.1632       0.0000  0.0000  half_adder_112
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  half_adder_111
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.2288      0.0      16.2288       0.0000  0.0000  half_adder_110
Row_gen[4].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_109
Row_gen[4].Col_gen[5].Reduced_Processing_Element
                                    4342.2625      0.8     368.3232     653.3856  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_27
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1
                                    3320.5536      0.6     668.2032       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_27
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     108.6624      0.0     108.6624       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_27_DW01_inc_0
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     187.6896      0.0     187.6896       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_27_DW01_inc_2
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_69
                                     453.7008      0.1     453.7008       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_27_DW01_add_1
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_72
                                     962.4384      0.2     962.4384       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_27_DW01_add_2
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0
                                     939.8592      0.2     213.0912       0.0000  0.0000  multiplier_8x4_27
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_540
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_539
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_538
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_537
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_536
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_535
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_534
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_533
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_532
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_531
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_530
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_529
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_528
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_527
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_526
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_525
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_524
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_523
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_522
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_521
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_108
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_107
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_106
Row_gen[4].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_105
Row_gen[4].Col_gen[6].Reduced_Processing_Element
                                    5425.3585      1.0     551.7792     649.8576  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_26
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1
                                    4223.7216      0.8     699.9552       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_26
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     206.0352      0.0     206.0352       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_26_DW01_inc_1
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.7456      0.0     194.7456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_26_DW01_inc_2
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_69
                                     793.8000      0.1     793.8000       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_26_DW01_add_0
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_72
                                    1109.9088      0.2    1109.9088       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_26_DW01_add_2
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0
                                    1219.2768      0.2     248.3712       0.0000  0.0000  multiplier_8x4_26
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_520
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      77.6160      0.0      77.6160       0.0000  0.0000  full_adder_519
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_518
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_517
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_516
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_515
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_514
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_513
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_512
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      62.0928      0.0      62.0928       0.0000  0.0000  full_adder_511
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_510
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_509
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_508
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      49.3920      0.0      49.3920       0.0000  0.0000  full_adder_507
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_506
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_505
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_504
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_503
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      55.0368      0.0      55.0368       0.0000  0.0000  full_adder_502
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_501
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      20.4624      0.0      20.4624       0.0000  0.0000  half_adder_104
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_103
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_102
Row_gen[4].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_101
Row_gen[4].Col_gen[7].Reduced_Processing_Element
                                    4957.5456      0.9     265.3056     664.6752  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_25
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1
                                    4027.5648      0.7     724.6512       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_25
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     232.8480      0.0     232.8480       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_25_DW01_inc_1
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.7456      0.0     194.7456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_25_DW01_inc_2
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_69
                                     815.6736      0.2     815.6736       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_25_DW01_add_0
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_72
                                     901.7568      0.2     901.7568       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_25_DW01_add_2
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0
                                    1157.8896      0.2     244.8432       0.0000  0.0000  multiplier_8x4_25
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_500
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_499
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_498
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_497
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_496
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_495
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      24.6960      0.0      24.6960       0.0000  0.0000  full_adder_494
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_493
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_492
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_491
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_490
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_489
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_488
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_487
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_486
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_485
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_484
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_483
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_482
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      40.9248      0.0      40.9248       0.0000  0.0000  full_adder_481
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_100
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_99
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_98
Row_gen[4].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_97
Row_gen[5].Col_gen[0].Reduced_Processing_Element
                                    4393.7712      0.8     384.5520     644.9184  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_24
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1
                                    3364.3008      0.6     635.7456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_24
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     101.6064      0.0     101.6064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_24_DW01_inc_0
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     191.2176      0.0     191.2176       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_24_DW01_inc_2
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_69
                                     364.0896      0.1     364.0896       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_24_DW01_add_1
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_72
                                     957.4992      0.2     957.4992       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_24_DW01_add_2
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0
                                    1114.1424      0.2     203.2128       0.0000  0.0000  multiplier_8x4_24
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_480
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_479
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_478
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_477
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_476
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_475
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_474
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_473
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_472
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_471
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_470
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      69.1488      0.0      69.1488       0.0000  0.0000  full_adder_469
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_468
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_467
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_466
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_465
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_464
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_463
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_462
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_461
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      13.4064      0.0      13.4064       0.0000  0.0000  half_adder_96
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_95
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_94
Row_gen[5].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_93
Row_gen[5].Col_gen[1].Reduced_Processing_Element
                                    4908.8593      0.9     254.0160     659.7360  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_23
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1
                                    3995.1072      0.7     604.6992       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_23
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     195.4512      0.0     195.4512       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_23_DW01_inc_1
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     199.6848      0.0     199.6848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_23_DW01_inc_2
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_69
                                     827.6688      0.2     827.6688       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_23_DW01_add_0
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_72
                                    1027.3536      0.2    1027.3536       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_23_DW01_add_2
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0
                                    1140.2496      0.2     266.0112       0.0000  0.0000  multiplier_8x4_23
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      32.4576      0.0      32.4576       0.0000  0.0000  full_adder_460
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_459
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      68.4432      0.0      68.4432       0.0000  0.0000  full_adder_458
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_457
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_456
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_455
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_454
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_453
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_452
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_451
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_450
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_449
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_448
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_447
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_446
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_445
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_444
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_443
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_442
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_441
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_92
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_91
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.2288      0.0      16.2288       0.0000  0.0000  half_adder_90
Row_gen[5].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_89
Row_gen[5].Col_gen[2].Reduced_Processing_Element
                                    4393.0657      0.8     424.7712     635.7456  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_22
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1
                                    3332.5488      0.6     629.3952       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_22
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      92.4336      0.0      92.4336       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_22_DW01_inc_0
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     191.9232      0.0     191.9232       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_22_DW01_inc_2
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_69
                                     406.4256      0.1     406.4256       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_22_DW01_add_1
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_72
                                     992.7792      0.2     992.7792       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_22_DW01_add_2
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0
                                    1019.5920      0.2     273.0672       0.0000  0.0000  multiplier_8x4_22
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      24.6960      0.0      24.6960       0.0000  0.0000  full_adder_440
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      33.8688      0.0      33.8688       0.0000  0.0000  full_adder_439
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_438
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_437
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_436
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_435
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_434
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_433
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_432
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_431
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_430
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_429
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_428
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_427
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_426
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_425
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_424
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_423
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_422
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_421
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_88
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_87
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      29.6352      0.0      29.6352       0.0000  0.0000  half_adder_86
Row_gen[5].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      38.8080      0.0      38.8080       0.0000  0.0000  half_adder_85
Row_gen[5].Col_gen[3].Reduced_Processing_Element
                                    4807.2529      0.9     283.6512     653.3856  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_21
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1
                                    3870.2160      0.7     697.1328       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_21
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_21_DW01_inc_0
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     199.6848      0.0     199.6848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_21_DW01_inc_2
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_69
                                     776.1600      0.1     776.1600       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_21_DW01_add_0
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_72
                                    1035.1152      0.2    1035.1152       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_21_DW01_add_2
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0
                                    1055.5776      0.2     225.0864       0.0000  0.0000  multiplier_8x4_21
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_420
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_419
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_418
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_417
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_416
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_415
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_414
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_413
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_412
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_411
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_410
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_409
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_408
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_407
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_406
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_405
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_404
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_403
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_402
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_401
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_84
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_83
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_82
Row_gen[5].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_81
Row_gen[5].Col_gen[4].Reduced_Processing_Element
                                    4910.9761      0.9     353.5056     649.8576  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_20
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1
                                    3907.6128      0.7     633.6288       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_20
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     222.9696      0.0     222.9696       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_20_DW01_inc_1
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     199.6848      0.0     199.6848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_20_DW01_inc_2
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_69
                                     774.0432      0.1     774.0432       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_20_DW01_add_0
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_72
                                    1035.1152      0.2    1035.1152       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_20_DW01_add_2
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0
                                    1042.1712      0.2     246.9600       0.0000  0.0000  multiplier_8x4_20
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_400
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_399
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_398
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_397
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_396
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_395
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      37.3968      0.0      37.3968       0.0000  0.0000  full_adder_394
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_393
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_392
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_391
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_390
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_389
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_388
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_387
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_386
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_385
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_384
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_383
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_382
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_381
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_80
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_79
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_78
Row_gen[5].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_77
Row_gen[5].Col_gen[5].Reduced_Processing_Element
                                    5287.7665      1.0     417.7152     670.3200  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_19
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1
                                    4199.7312      0.8     676.6704       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_19
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     239.1984      0.0     239.1984       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_19_DW01_inc_1
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     189.8064      0.0     189.8064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_19_DW01_inc_2
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_69
                                     768.3984      0.1     768.3984       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_19_DW01_add_0
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_72
                                    1047.8160      0.2    1047.8160       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_19_DW01_add_2
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0
                                    1277.8416      0.2     269.5392       0.0000  0.0000  multiplier_8x4_19
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_380
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_379
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_378
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_377
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_376
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_375
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_374
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      64.9152      0.0      64.9152       0.0000  0.0000  full_adder_373
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_372
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_371
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      69.1488      0.0      69.1488       0.0000  0.0000  full_adder_370
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_369
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_368
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_367
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_366
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_365
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_364
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_363
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_362
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_361
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      19.0512      0.0      19.0512       0.0000  0.0000  half_adder_76
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_75
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_74
Row_gen[5].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      14.8176      0.0      14.8176       0.0000  0.0000  half_adder_73
Row_gen[5].Col_gen[6].Reduced_Processing_Element
                                    4831.9489      0.9     339.3936     675.9648  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_18
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1
                                    3816.5904      0.7     649.1520       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_18
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     218.0304      0.0     218.0304       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_18_DW01_inc_1
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     181.3392      0.0     181.3392       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_18_DW01_inc_2
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_69
                                     780.3936      0.1     780.3936       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_18_DW01_add_0
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_72
                                     982.1952      0.2     982.1952       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_18_DW01_add_2
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0
                                    1005.4800      0.2     222.9696       0.0000  0.0000  multiplier_8x4_18
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_360
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_359
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_358
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_357
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_356
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_355
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_354
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_353
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_352
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_351
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_350
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_349
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_348
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_347
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_346
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_345
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_344
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_343
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_342
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_341
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_72
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_71
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      24.6960      0.0      24.6960       0.0000  0.0000  half_adder_70
Row_gen[5].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_69
Row_gen[5].Col_gen[7].Reduced_Processing_Element
                                    4759.2721      0.9     197.5680     671.0256  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_17
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1
                                    3890.6784      0.7     572.9472       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_17
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     227.9088      0.0     227.9088       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_17_DW01_inc_1
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     185.5728      0.0     185.5728       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_17_DW01_inc_2
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_69
                                     853.7760      0.2     853.7760       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_17_DW01_add_0
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_72
                                    1076.0400      0.2    1076.0400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_17_DW01_add_2
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0
                                     974.4336      0.2     215.2080       0.0000  0.0000  multiplier_8x4_17
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_340
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_339
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_338
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_337
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_336
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_335
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      24.6960      0.0      24.6960       0.0000  0.0000  full_adder_334
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_333
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_332
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_331
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_330
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_329
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      26.1072      0.0      26.1072       0.0000  0.0000  full_adder_328
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_327
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_326
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_325
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_324
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_323
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_322
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_321
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_68
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_67
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_66
Row_gen[5].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      39.5136      0.0      39.5136       0.0000  0.0000  half_adder_65
Row_gen[6].Col_gen[0].Reduced_Processing_Element
                                    4349.3184      0.8     470.6352     665.3808  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_16
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1
                                    3213.3024      0.6     582.1200       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_16
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     101.6064      0.0     101.6064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_16_DW01_inc_0
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     180.6336      0.0     180.6336       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_16_DW01_inc_2
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_69
                                     431.8272      0.1     431.8272       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_16_DW01_add_1
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_72
                                     949.0320      0.2     949.0320       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_16_DW01_add_2
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0
                                     968.0832      0.2     216.6192       0.0000  0.0000  multiplier_8x4_16
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_320
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_319
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_318
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_317
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_316
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_315
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_314
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_313
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_312
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_311
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_310
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_309
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_308
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_307
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_306
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_305
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_304
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_303
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_302
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_301
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_64
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  half_adder_63
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      13.4064      0.0      13.4064       0.0000  0.0000  half_adder_62
Row_gen[6].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_61
Row_gen[6].Col_gen[1].Reduced_Processing_Element
                                    4341.5568      0.8     434.6496     656.9136  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_15
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1
                                    3249.9936      0.6     611.0496       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_15
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_15_DW01_inc_0
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     172.1664      0.0     172.1664       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_15_DW01_inc_2
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_69
                                     389.4912      0.1     389.4912       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_15_DW01_add_1
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_72
                                     970.2000      0.2     970.2000       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_15_DW01_add_2
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0
                                     993.4848      0.2     238.4928       0.0000  0.0000  multiplier_8x4_15
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_300
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_299
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_298
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_297
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_296
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_295
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_294
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_293
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_292
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_291
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_290
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_289
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_288
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_287
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_286
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_285
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_284
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_283
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_282
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_281
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      13.4064      0.0      13.4064       0.0000  0.0000  half_adder_60
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_59
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_58
Row_gen[6].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_57
Row_gen[6].Col_gen[2].Reduced_Processing_Element
                                    4405.7664      0.8     295.6464     641.3904  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_14
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1
                                    3468.7296      0.6     651.2688       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_14
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_14_DW01_inc_0
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     192.6288      0.0     192.6288       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_14_DW01_inc_2
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_69
                                     443.1168      0.1     443.1168       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_14_DW01_add_1
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_72
                                    1032.2928      0.2    1032.2928       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_14_DW01_add_2
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0
                                    1035.8208      0.2     209.5632       0.0000  0.0000  multiplier_8x4_14
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      50.8032      0.0      50.8032       0.0000  0.0000  full_adder_280
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_279
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_278
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_277
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_276
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      34.5744      0.0      34.5744       0.0000  0.0000  full_adder_275
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_274
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_273
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_272
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_271
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      52.2144      0.0      52.2144       0.0000  0.0000  full_adder_270
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_269
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_268
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_267
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_266
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_265
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_264
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_263
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_262
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_261
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_56
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_55
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      13.4064      0.0      13.4064       0.0000  0.0000  half_adder_54
Row_gen[6].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      14.8176      0.0      14.8176       0.0000  0.0000  half_adder_53
Row_gen[6].Col_gen[3].Reduced_Processing_Element
                                    4375.4257      0.8     400.0752     626.5728  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_13
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1
                                    3348.7776      0.6     646.3296       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_13
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                      99.4896      0.0      99.4896       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_13_DW01_inc_0
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.7456      0.0     194.7456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_13_DW01_inc_2
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_69
                                     452.2896      0.1     452.2896       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_13_DW01_add_1
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_72
                                    1006.1856      0.2    1006.1856       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_13_DW01_add_2
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0
                                     949.7376      0.2     225.7920       0.0000  0.0000  multiplier_8x4_13
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_260
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_259
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_258
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_257
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_256
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_255
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_254
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_253
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_252
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_251
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_250
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_249
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_248
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_247
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_246
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_245
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_244
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_243
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_242
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_241
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_52
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_51
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_50
Row_gen[6].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_49
Row_gen[6].Col_gen[4].Reduced_Processing_Element
                                    4331.6784      0.8     357.7392     649.1520  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_12
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1
                                    3324.7872      0.6     611.7552       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_12
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_12_DW01_inc_0
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     199.6848      0.0     199.6848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_12_DW01_inc_2
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_69
                                     433.2384      0.1     433.2384       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_12_DW01_add_1
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_72
                                    1006.8912      0.2    1006.8912       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_12_DW01_add_2
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0
                                     959.6160      0.2     220.8528       0.0000  0.0000  multiplier_8x4_12
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_240
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_239
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_238
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_237
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_236
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_235
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_234
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_233
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_232
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_231
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_230
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_229
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      53.6256      0.0      53.6256       0.0000  0.0000  full_adder_228
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_227
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_226
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_225
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_224
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_223
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_222
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_221
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_48
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_47
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_46
Row_gen[6].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      21.8736      0.0      21.8736       0.0000  0.0000  half_adder_45
Row_gen[6].Col_gen[5].Reduced_Processing_Element
                                    5019.6384      0.9     277.3008     678.7872  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_11
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1
                                    4063.5504      0.7     646.3296       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_11
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     215.9136      0.0     215.9136       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_11_DW01_inc_1
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     186.2784      0.0     186.2784       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_11_DW01_inc_2
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_69
                                     817.0848      0.2     817.0848       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_11_DW01_add_0
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_72
                                    1001.9520      0.2    1001.9520       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_11_DW01_add_2
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0
                                    1195.9920      0.2     256.1328       0.0000  0.0000  multiplier_8x4_11
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_220
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      60.6816      0.0      60.6816       0.0000  0.0000  full_adder_219
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_218
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      45.8640      0.0      45.8640       0.0000  0.0000  full_adder_217
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_216
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_215
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_214
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_213
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_212
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_211
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_210
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_209
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_208
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_207
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_206
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_205
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_204
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_203
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_202
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_201
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_44
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_43
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_42
Row_gen[6].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_41
Row_gen[6].Col_gen[6].Reduced_Processing_Element
                                    4272.4081      0.8     292.8240     622.3392  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_10
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1
                                    3357.2448      0.6     601.8768       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_10
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_10_DW01_inc_0
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.7456      0.0     194.7456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_10_DW01_inc_2
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_69
                                     407.1312      0.1     407.1312       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_10_DW01_add_1
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_72
                                     975.8448      0.2     975.8448       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_10_DW01_add_2
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0
                                    1064.0448      0.2     194.7456       0.0000  0.0000  multiplier_8x4_10
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      64.9152      0.0      64.9152       0.0000  0.0000  full_adder_200
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_199
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_198
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_197
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_196
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_195
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_194
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_193
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_192
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_191
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_190
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_189
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_188
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      64.9152      0.0      64.9152       0.0000  0.0000  full_adder_187
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_186
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_185
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_184
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_183
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_182
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_181
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      21.1680      0.0      21.1680       0.0000  0.0000  half_adder_40
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_39
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      19.0512      0.0      19.0512       0.0000  0.0000  half_adder_38
Row_gen[6].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_37
Row_gen[6].Col_gen[7].Reduced_Processing_Element
                                    4102.3584      0.8     207.4464     647.7408  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_9
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1
                                    3247.1712      0.6     633.6288       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_9
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     108.6624      0.0     108.6624       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_9_DW01_inc_0
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     182.7504      0.0     182.7504       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_9_DW01_inc_2
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_69
                                     433.2384      0.1     433.2384       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_9_DW01_add_1
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_72
                                     939.8592      0.2     939.8592       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_9_DW01_add_2
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0
                                     949.0320      0.2     196.1568       0.0000  0.0000  multiplier_8x4_9
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_180
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_179
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_178
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_177
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_176
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_175
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_174
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_173
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_172
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_171
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_170
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_169
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_168
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_167
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_166
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_165
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_164
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_163
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_162
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_161
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      19.0512      0.0      19.0512       0.0000  0.0000  half_adder_36
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_35
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_34
Row_gen[6].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_33
Row_gen[7].Col_gen[0].Reduced_Processing_Element
                                    4359.1969      0.8     273.0672     644.9184  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_8
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1
                                    3441.2112      0.6     585.6480       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_8
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     101.6064      0.0     101.6064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_8_DW01_inc_0
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     184.8672      0.0     184.8672       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_8_DW01_inc_2
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_69
                                     426.1824      0.1     426.1824       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_8_DW01_add_1
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/add_72
                                    1107.0864      0.2    1107.0864       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_8_DW01_add_2
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0
                                    1035.8208      0.2     215.2080       0.0000  0.0000  multiplier_8x4_8
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_160
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_159
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_158
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_157
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_156
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_155
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      35.9856      0.0      35.9856       0.0000  0.0000  full_adder_154
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_153
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_152
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_151
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_150
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_149
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      51.5088      0.0      51.5088       0.0000  0.0000  full_adder_148
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_147
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_146
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_145
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_144
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_143
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_142
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_141
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_32
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_31
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      26.1072      0.0      26.1072       0.0000  0.0000  half_adder_30
Row_gen[7].Col_gen[0].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_29
Row_gen[7].Col_gen[1].Reduced_Processing_Element
                                    4976.5969      0.9     228.6144     657.6192  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_7
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1
                                    4090.3632      0.8     684.4320       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_7
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     184.1616      0.0     184.1616       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_7_DW01_inc_1
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     189.8064      0.0     189.8064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_7_DW01_inc_2
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_69
                                     815.6736      0.2     815.6736       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_7_DW01_add_0
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/add_72
                                     971.6112      0.2     971.6112       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_7_DW01_add_2
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0
                                    1244.6784      0.2     227.2032       0.0000  0.0000  multiplier_8x4_7
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_140
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      59.2704      0.0      59.2704       0.0000  0.0000  full_adder_139
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_138
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      56.4480      0.0      56.4480       0.0000  0.0000  full_adder_137
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_136
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_135
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_134
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_133
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_132
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_131
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_130
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_129
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_128
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_127
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_126
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_125
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_124
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_123
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_122
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_121
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_28
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_27
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      13.4064      0.0      13.4064       0.0000  0.0000  half_adder_26
Row_gen[7].Col_gen[1].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_25
Row_gen[7].Col_gen[2].Reduced_Processing_Element
                                    4027.5648      0.7     234.2592     646.3296  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_6
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1
                                    3146.9760      0.6     599.0544       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_6
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_6_DW01_inc_0
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     189.8064      0.0     189.8064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_6_DW01_inc_2
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_69
                                     406.4256      0.1     406.4256       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_6_DW01_add_1
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/add_72
                                     898.2288      0.2     898.2288       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_6_DW01_add_2
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0
                                     946.9152      0.2     191.2176       0.0000  0.0000  multiplier_8x4_6
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      62.7984      0.0      62.7984       0.0000  0.0000  full_adder_120
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_119
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_118
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_117
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_116
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_115
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      24.6960      0.0      24.6960       0.0000  0.0000  full_adder_114
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_113
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_112
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_111
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_110
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_109
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_108
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_107
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_106
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_105
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_104
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_103
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_102
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_101
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      30.3408      0.0      30.3408       0.0000  0.0000  half_adder_24
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_23
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      11.2896      0.0      11.2896       0.0000  0.0000  half_adder_22
Row_gen[7].Col_gen[2].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      33.8688      0.0      33.8688       0.0000  0.0000  half_adder_21
Row_gen[7].Col_gen[3].Reduced_Processing_Element
                                    4270.9968      0.8     266.7168     651.9744  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_5
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1
                                    3352.3056      0.6     594.8208       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_5
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     101.6064      0.0     101.6064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_5_DW01_inc_0
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     182.7504      0.0     182.7504       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_5_DW01_inc_2
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_69
                                     436.0608      0.1     436.0608       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_5_DW01_add_1
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/add_72
                                    1078.1568      0.2    1078.1568       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_5_DW01_add_2
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0
                                     958.9104      0.2     190.5120       0.0000  0.0000  multiplier_8x4_5
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_100
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_99
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_98
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_97
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_96
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_95
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_94
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_93
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_92
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_91
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_90
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_89
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_88
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_87
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_86
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_85
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_84
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_83
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_82
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_81
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_20
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_19
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      25.4016      0.0      25.4016       0.0000  0.0000  half_adder_18
Row_gen[7].Col_gen[3].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_17
Row_gen[7].Col_gen[4].Reduced_Processing_Element
                                    4225.8385      0.8     231.4368     642.0960  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_4
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1
                                    3352.3056      0.6     627.2784       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_4
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     108.6624      0.0     108.6624       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_4_DW01_inc_0
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     194.7456      0.0     194.7456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_4_DW01_inc_2
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_69
                                     399.3696      0.1     399.3696       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_4_DW01_add_1
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/add_72
                                     983.6064      0.2     983.6064       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_4_DW01_add_2
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0
                                    1038.6432      0.2     224.3808       0.0000  0.0000  multiplier_8x4_4
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      24.6960      0.0      24.6960       0.0000  0.0000  full_adder_80
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_79
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_78
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_77
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_76
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_75
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_74
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_73
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      45.1584      0.0      45.1584       0.0000  0.0000  full_adder_72
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_71
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_70
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_69
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_68
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_67
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_66
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_65
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_64
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_63
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_62
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_61
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      12.7008      0.0      12.7008       0.0000  0.0000  half_adder_16
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_15
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_14
Row_gen[7].Col_gen[4].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_13
Row_gen[7].Col_gen[5].Reduced_Processing_Element
                                    4427.6400      0.8     162.2880     652.6800  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_3
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1
                                    3612.6720      0.7     723.2400       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_3
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_3_DW01_inc_0
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     182.7504      0.0     182.7504       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_3_DW01_inc_2
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_69
                                     445.9392      0.1     445.9392       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_3_DW01_add_1
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/add_72
                                    1124.0208      0.2    1124.0208       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_3_DW01_add_2
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0
                                    1030.1760      0.2     206.7408       0.0000  0.0000  multiplier_8x4_3
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      36.6912      0.0      36.6912       0.0000  0.0000  full_adder_60
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      76.2048      0.0      76.2048       0.0000  0.0000  full_adder_59
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      62.0928      0.0      62.0928       0.0000  0.0000  full_adder_58
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      42.3360      0.0      42.3360       0.0000  0.0000  full_adder_57
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_56
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_55
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_54
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_53
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_52
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_51
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_50
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_49
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_48
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_47
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_46
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_45
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_44
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_43
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_42
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_41
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_12
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_11
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      16.9344      0.0      16.9344       0.0000  0.0000  half_adder_10
Row_gen[7].Col_gen[5].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_9
Row_gen[7].Col_gen[6].Reduced_Processing_Element
                                    4204.6704      0.8     262.4832     639.2736  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_2
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1
                                    3302.9136      0.6     589.8816       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_2
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     106.5456      0.0     106.5456       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_2_DW01_inc_0
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     187.6896      0.0     187.6896       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_2_DW01_inc_2
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_69
                                     407.8368      0.1     407.8368       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_2_DW01_add_1
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/add_72
                                     912.3408      0.2     912.3408       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_2_DW01_add_2
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0
                                    1098.6192      0.2     220.8528       0.0000  0.0000  multiplier_8x4_2
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      57.8592      0.0      57.8592       0.0000  0.0000  full_adder_40
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      55.7424      0.0      55.7424       0.0000  0.0000  full_adder_39
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_38
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      59.9760      0.0      59.9760       0.0000  0.0000  full_adder_37
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_36
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_35
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      39.5136      0.0      39.5136       0.0000  0.0000  full_adder_34
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      44.4528      0.0      44.4528       0.0000  0.0000  full_adder_33
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_32
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      43.7472      0.0      43.7472       0.0000  0.0000  full_adder_31
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      33.1632      0.0      33.1632       0.0000  0.0000  full_adder_30
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_29
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_28
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      38.1024      0.0      38.1024       0.0000  0.0000  full_adder_27
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_26
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_25
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      26.8128      0.0      26.8128       0.0000  0.0000  full_adder_24
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_23
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_22
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_21
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      15.5232      0.0      15.5232       0.0000  0.0000  half_adder_8
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_7
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      31.7520      0.0      31.7520       0.0000  0.0000  half_adder_6
Row_gen[7].Col_gen[6].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_5
Row_gen[7].Col_gen[7].Reduced_Processing_Element
                                    4059.3168      0.7      73.3824     662.5584  0.0000  RPE_SIZE8_PARTIAL_SUM_WIDTH19_ACTIVATION_EXTEND_WIDTH11_1
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1
                                    3323.3760      0.6     630.1008       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_1
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_63_ni
                                     113.6016      0.0     113.6016       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_1_DW01_inc_0
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_0_root_add_67_ni
                                     192.6288      0.0     192.6288       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_1_DW01_inc_2
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_69
                                     417.7152      0.1     417.7152       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_1_DW01_add_1
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/add_72
                                     923.6304      0.2     923.6304       0.0000  0.0000  MAC_Unit_PARTIAL_SUM_WIDTH19_1_DW01_add_2
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0
                                    1045.6992      0.2     249.0768       0.0000  0.0000  multiplier_8x4_1
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_1
                                      47.2752      0.0      47.2752       0.0000  0.0000  full_adder_20
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_2
                                      47.9808      0.0      47.9808       0.0000  0.0000  full_adder_19
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_18
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_17
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_5
                                      35.2800      0.0      35.2800       0.0000  0.0000  full_adder_16
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa1_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_15
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_1
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_14
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_13
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_3
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_12
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_4
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_11
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_10
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_9
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa2_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_8
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_1
                                      41.6304      0.0      41.6304       0.0000  0.0000  full_adder_7
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_2
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_6
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_3
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_5
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_4
                                      57.1536      0.0      57.1536       0.0000  0.0000  full_adder_4
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_5
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_3
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_6
                                      30.3408      0.0      30.3408       0.0000  0.0000  full_adder_2
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/ufa3_7
                                      29.6352      0.0      29.6352       0.0000  0.0000  full_adder_1
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_4
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha1_7
                                      23.9904      0.0      23.9904       0.0000  0.0000  half_adder_3
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha2_0
                                      17.6400      0.0      17.6400       0.0000  0.0000  half_adder_2
Row_gen[7].Col_gen[7].Reduced_Processing_Element/MAC_u1/m0/uha3_0
                                      27.5184      0.0      27.5184       0.0000  0.0000  half_adder_1
TPU_System_Controller               1731.5424      0.3     799.4448     932.0976  0.0000  TSC_SIZE8_MEM_SIZE64_READ_ADDR_WIDTH3
Unified_Buffer                     34550.4104      6.4   25935.7398    8546.9330  0.0000  UB_SIZE8_PARTIAL_SUM_WIDTH19
Unified_Buffer/add_36                 67.7376      0.0      67.7376       0.0000  0.0000  UB_SIZE8_PARTIAL_SUM_WIDTH19_DW01_inc_0
Weight_Memory_Unit                  9517.1330      1.8    2660.8177    6856.3153  0.0000  Weight_Memory_SIZE8_MEM_SIZE64_WRITE_ADDR_WIDTH6_READ_ADDR_WIDTH3_WEIGHT_OUT_WIDTH40
Weight_Pre_Processing_Unit          1299.0096      0.2     761.3424     537.6672  0.0000  WPU_SIZE8_MEM_SIZE64_ADDR_WIDTH6_CROW_WIDTH3_CMEM_SIZE24_CMEM_ADDR_WIDTH5
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                   435973.3112  107795.9249  0.0000

1
